create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1n1_l5n1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_buff_A0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_buff_A0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_A0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_C.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2n1p1_l5n1p1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_C.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_C.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p1/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io1_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io1_l2p1n1_l5p1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n1_l5n1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1n2_l5n1n2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p1_l5n1p1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2n1p2_l5n1p2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p1n1_l5p1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p2/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io2_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io2_l2p2n1_l5p2n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n1_l5n1n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n2_l5n1n2_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1n4_l5n1n4_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p1_l5n1p1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p2_l5n1p2_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2n1p4_l5n1p4_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p1n1_l5p1n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A1_1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p2n1_l5p2n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_165_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p4/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_432_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io4_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io4_l2p4n1_l5p4n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n1_l5n1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n1_l5n1n1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n2_l5n1n2_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n2_l5n1n2_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n4_l5n1n4_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n4_l5n1n4_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1n8_l5n1n8_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1n8_l5n1n8_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p1_l5n1p1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p1_l5n1p1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p2_l5n1p2_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p2_l5n1p2_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p4_l5n1p4_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p4_l5n1p4_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2n1p8_l5n1p8_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2n1p8_l5n1p8_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_buff_C_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p1n1_l5p1n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p1n1_l5p1n1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p2n1_l5p2n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p2n1_l5p2n1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_buff_A1_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_buff_A1_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A1_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p4n1_l5p4n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p4n1_l5p4n1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1n8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1n8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p2_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p2_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p2_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p4 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p4/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p4_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_mux_647_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p4_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p4_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p8 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_buff_C_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p8/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p8_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_buff_C_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7n1p8_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7n1p8_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p1n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p1n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p1n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p1n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p1n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p2n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p2n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p2n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p2n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p2n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p4n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p4n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p4n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p4n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p4n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p8n1 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_buff_A0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_buff_D_out_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p8n1/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

create_project prj /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p8n1_d1d2 -part xc7v585tffg1157-3
add_files -norecurse {/home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/wrapper.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/mem_ctrl.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/macro.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sdp_ram.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/sp_rom.v /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/kernel_ram.v}
add_files -fileset sim_1 -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/src//io_p8/rtl/tb_wrapper.v
create_fileset -constrset constraint
add_files -fileset constraint -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../peripheral/constraint/constraint.xdc
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fadd_32ns_32ns_32_4_full_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_mux_832_32_1_1.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_A0_0_0.v
add_files -norecurse /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_buff_D_out_0_0.v
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fadd_2_full_dsp_32_ip.tcl
source /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/hls/xc7v585tffg1157-3_prj//io8_l2p8n1_l5p8n1_l7p8n1_d1d2/solution/syn/verilog/syr2k_ap_fmul_0_max_dsp_32_ip.tcl
create_run synth_exe -constrset constraint -flow {Vivado Synthesis 2018}
create_run impl_exe -parent_run synth_exe -flow {Vivado Implementation 2018}
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_exe]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_exe]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE ExploreWithRemap [get_runs impl_exe]
set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE WLDrivenBlockPlacement [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE MoreGlobalIterations [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_exe]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_exe]
update_ip_catalog
current_run [get_runs synth_exe]
set_param general.maxThreads 8
launch_runs impl_exe -jobs 32
wait_on_run impl_exe
set synth_time [get_property STATS.ELAPSED [get_runs synth_exe]]
puts "synth time: $synth_time"
set par_time [get_property STATS.ELAPSED [get_runs impl_exe]]
puts "par time: $par_time"
set fp [open /home/projects/ljohn/simplescalar/zhigang/PowerGear/dataset/benchmark/utils/vivado/auto_run/../../../target/syr2k/vivado/xc7v585tffg1157-3_prj/io8_l2p8n1_l5p8n1_l7p8n1_d1d2/runtime.txt w]
puts $fp $synth_time
puts $fp $par_time
close $fp
close_project

