# ad9250_fmc_250ebz
This repository contains HDL code (mixed Verilog-VHDL) and the required Tcl scripts to create and build the example design for KC705 using Xilinx tool to test the communication with the AD9250 evaluation board.

![kc705_fmc](https://user-images.githubusercontent.com/24481794/147936671-44d6ea9f-ee08-4865-ab5b-85d103ca6d65.png)
![ad9250_ev_board](https://user-images.githubusercontent.com/24481794/147936688-700c594f-4a64-4702-9c6b-62433f22ae02.png)

![system_diagram](https://user-images.githubusercontent.com/24481794/147938375-e666786c-db19-4387-aba5-d92de5d1125d.jpg)
![connection_kc705_ad9250](https://user-images.githubusercontent.com/24481794/147938390-ac8e28d3-0d82-47d3-b7a9-f7f22168a1bf.jpg)
