Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.1.1.232.1

Wed Aug 24 15:30:02 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt dev_board_test_impl_1.twr dev_board_test_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 96.0396%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i25/D                         |    7.672 ns 
counter_9__i24/D                         |    7.949 ns 
counter_9__i23/D                         |    8.784 ns 
counter_9__i22/D                         |    9.062 ns 
counter_9__i21/D                         |    9.340 ns 
counter_9__i20/D                         |    9.618 ns 
counter_9__i19/D                         |    9.896 ns 
counter_9__i18/D                         |   10.174 ns 
counter_9__i17/D                         |   10.452 ns 
counter_9__i16/D                         |   10.729 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i16/D                         |    1.887 ns 
counter_9__i17/D                         |    1.887 ns 
counter_9__i18/D                         |    1.887 ns 
counter_9__i19/D                         |    1.887 ns 
counter_9__i20/D                         |    1.887 ns 
counter_9__i21/D                         |    1.887 ns 
counter_9__i22/D                         |    1.887 ns 
counter_9__i23/D                         |    1.887 ns 
counter_9__i24/D                         |    1.887 ns 
counter_9__i25/D                         |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 3 Start or End Points      |           Type           
-------------------------------------------------------------------
mcu_blink_in                            |                     input
fpga_blink_out                          |                    output
mcu_echo_led                            |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         3
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i25/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.672 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.000        15.387  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C    CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n510                                                      NET DELAY            0.000        15.665  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C    CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n162                                                      NET DELAY            0.000        15.943  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D    CIN0_TO_COUT0_DELAY  0.278        16.221  2       
n513                                                      NET DELAY            0.000        16.221  2       
counter_9_add_4_23/CI1->counter_9_add_4_23/CO1
                                          SLICE_R8C30D    CIN1_TO_COUT1_DELAY  0.278        16.499  2       
n164                                                      NET DELAY            0.556        17.055  2       
counter_9_add_4_25/CI0->counter_9_add_4_25/CO0
                                          SLICE_R8C31A    CIN0_TO_COUT0_DELAY  0.278        17.333  2       
n516                                                      NET DELAY            0.662        17.995  2       
counter_9_add_4_25/D1->counter_9_add_4_25/S1
                                          SLICE_R8C31A    D1_TO_F1_DELAY       0.477        18.472  1       
n106 ( DI1 )                                              NET DELAY            0.000        18.472  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -18.471  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.672  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i24/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.949 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.000        15.387  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C    CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n510                                                      NET DELAY            0.000        15.665  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C    CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n162                                                      NET DELAY            0.000        15.943  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D    CIN0_TO_COUT0_DELAY  0.278        16.221  2       
n513                                                      NET DELAY            0.000        16.221  2       
counter_9_add_4_23/CI1->counter_9_add_4_23/CO1
                                          SLICE_R8C30D    CIN1_TO_COUT1_DELAY  0.278        16.499  2       
n164                                                      NET DELAY            1.219        17.718  2       
counter_9_add_4_25/D0->counter_9_add_4_25/S0
                                          SLICE_R8C31A    D0_TO_F0_DELAY       0.477        18.195  1       
n107 ( DI0 )                                              NET DELAY            0.000        18.195  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -18.194  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.949  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i23/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.784 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.000        15.387  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C    CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n510                                                      NET DELAY            0.000        15.665  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C    CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n162                                                      NET DELAY            0.000        15.943  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D    CIN0_TO_COUT0_DELAY  0.278        16.221  2       
n513                                                      NET DELAY            0.662        16.883  2       
counter_9_add_4_23/D1->counter_9_add_4_23/S1
                                          SLICE_R8C30D    D1_TO_F1_DELAY       0.477        17.360  1       
n108 ( DI1 )                                              NET DELAY            0.000        17.360  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.359  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.784  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i22/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.8% (route), 67.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.062 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.000        15.387  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C    CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n510                                                      NET DELAY            0.000        15.665  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C    CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n162                                                      NET DELAY            0.662        16.605  2       
counter_9_add_4_23/D0->counter_9_add_4_23/S0
                                          SLICE_R8C30D    D0_TO_F0_DELAY       0.477        17.082  1       
n109 ( DI0 )                                              NET DELAY            0.000        17.082  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.081  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.062  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i21/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.340 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.000        15.387  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C    CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n510                                                      NET DELAY            0.662        16.327  2       
counter_9_add_4_21/D1->counter_9_add_4_21/S1
                                          SLICE_R8C30C    D1_TO_F1_DELAY       0.477        16.804  1       
n110 ( DI1 )                                              NET DELAY            0.000        16.804  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.803  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.340  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i20/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.618 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.000        15.109  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n160                                                      NET DELAY            0.662        16.049  2       
counter_9_add_4_21/D0->counter_9_add_4_21/S0
                                          SLICE_R8C30C    D0_TO_F0_DELAY       0.477        16.526  1       
n111 ( DI0 )                                              NET DELAY            0.000        16.526  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.525  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.618  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i19/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.896 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.000        14.831  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n507                                                      NET DELAY            0.662        15.771  2       
counter_9_add_4_19/D1->counter_9_add_4_19/S1
                                          SLICE_R8C30B    D1_TO_F1_DELAY       0.477        16.248  1       
n112 ( DI1 )                                              NET DELAY            0.000        16.248  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.247  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.896  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i18/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.3% (route), 63.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.174 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.000        14.553  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n158                                                      NET DELAY            0.662        15.493  2       
counter_9_add_4_19/D0->counter_9_add_4_19/S0
                                          SLICE_R8C30B    D0_TO_F0_DELAY       0.477        15.970  1       
n113 ( DI0 )                                              NET DELAY            0.000        15.970  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.969  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.174  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i17/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.452 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            0.556        14.275  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n504                                                      NET DELAY            0.662        15.215  2       
counter_9_add_4_17/D1->counter_9_add_4_17/S1
                                          SLICE_R8C30A    D1_TO_F1_DELAY       0.477        15.692  1       
n114 ( DI1 )                                              NET DELAY            0.000        15.692  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.691  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.452  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i16/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.729 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  14      
int_osc                                                      NET DELAY      5.510         5.510  14      



counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A    CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n142                                                      NET DELAY            0.000         9.271  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n483                                                      NET DELAY            0.000         9.549  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n144                                                      NET DELAY            0.000         9.827  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n486                                                      NET DELAY            0.000        10.105  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n146                                                      NET DELAY            0.000        10.383  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n489                                                      NET DELAY            0.000        10.661  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n148                                                      NET DELAY            0.556        11.495  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n492                                                      NET DELAY            0.000        11.773  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n150                                                      NET DELAY            0.000        12.051  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n495                                                      NET DELAY            0.000        12.329  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n152                                                      NET DELAY            0.000        12.607  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n498                                                      NET DELAY            0.000        12.885  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n154                                                      NET DELAY            0.000        13.163  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n501                                                      NET DELAY            0.000        13.441  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n156                                                      NET DELAY            1.219        14.938  2       
counter_9_add_4_17/D0->counter_9_add_4_17/S0
                                          SLICE_R8C30A    D0_TO_F0_DELAY       0.477        15.415  1       
n115 ( DI0 )                                              NET DELAY            0.000        15.415  1       


                                                             CONSTRAINT     0.000        20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  14      
int_osc ( CLK )                                              NET DELAY      5.510        26.343  14      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.414  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.729  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i16/Q  (SLICE_R8C30A)
Path End         : counter_9__i16/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i16/CK->counter_9__i16/Q       SLICE_R8C30A    CLK_TO_Q0_DELAY  0.768         3.809  1       
n10                                                       NET DELAY        0.870         4.679  1       
counter_9_add_4_17/C0->counter_9_add_4_17/S0
                                          SLICE_R8C30A    C0_TO_F0_DELAY   0.249         4.928  1       
n115 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i17/Q  (SLICE_R8C30A)
Path End         : counter_9__i17/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i17/CK->counter_9__i17/Q       SLICE_R8C30A    CLK_TO_Q1_DELAY  0.768         3.809  1       
n9                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_17/C1->counter_9_add_4_17/S1
                                          SLICE_R8C30A    C1_TO_F1_DELAY   0.249         4.928  1       
n114 ( DI1 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i18/Q  (SLICE_R8C30B)
Path End         : counter_9__i18/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i18/CK->counter_9__i18/Q       SLICE_R8C30B    CLK_TO_Q0_DELAY  0.768         3.809  1       
n8                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_19/C0->counter_9_add_4_19/S0
                                          SLICE_R8C30B    C0_TO_F0_DELAY   0.249         4.928  1       
n113 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i19/Q  (SLICE_R8C30B)
Path End         : counter_9__i19/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i19/CK->counter_9__i19/Q       SLICE_R8C30B    CLK_TO_Q1_DELAY  0.768         3.809  1       
n7                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_19/C1->counter_9_add_4_19/S1
                                          SLICE_R8C30B    C1_TO_F1_DELAY   0.249         4.928  1       
n112 ( DI1 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i20/Q  (SLICE_R8C30C)
Path End         : counter_9__i20/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i20/CK->counter_9__i20/Q       SLICE_R8C30C    CLK_TO_Q0_DELAY  0.768         3.809  1       
n6                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_21/C0->counter_9_add_4_21/S0
                                          SLICE_R8C30C    C0_TO_F0_DELAY   0.249         4.928  1       
n111 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i21/Q  (SLICE_R8C30C)
Path End         : counter_9__i21/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i21/CK->counter_9__i21/Q       SLICE_R8C30C    CLK_TO_Q1_DELAY  0.768         3.809  1       
n5                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_21/C1->counter_9_add_4_21/S1
                                          SLICE_R8C30C    C1_TO_F1_DELAY   0.249         4.928  1       
n110 ( DI1 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i22/Q  (SLICE_R8C30D)
Path End         : counter_9__i22/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i22/CK->counter_9__i22/Q       SLICE_R8C30D    CLK_TO_Q0_DELAY  0.768         3.809  1       
n4                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_23/C0->counter_9_add_4_23/S0
                                          SLICE_R8C30D    C0_TO_F0_DELAY   0.249         4.928  1       
n109 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i23/Q  (SLICE_R8C30D)
Path End         : counter_9__i23/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i23/CK->counter_9__i23/Q       SLICE_R8C30D    CLK_TO_Q1_DELAY  0.768         3.809  1       
n3                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_23/C1->counter_9_add_4_23/S1
                                          SLICE_R8C30D    C1_TO_F1_DELAY   0.249         4.928  1       
n108 ( DI1 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i24/Q  (SLICE_R8C31A)
Path End         : counter_9__i24/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i24/CK->counter_9__i24/Q       SLICE_R8C31A    CLK_TO_Q0_DELAY  0.768         3.809  1       
n2                                                        NET DELAY        0.870         4.679  1       
counter_9_add_4_25/C0->counter_9_add_4_25/S0
                                          SLICE_R8C31A    C0_TO_F0_DELAY   0.249         4.928  1       
n107 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i25/Q  (SLICE_R8C31A)
Path End         : counter_9__i25/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      



counter_9__i25/CK->counter_9__i25/Q       SLICE_R8C31A    CLK_TO_Q1_DELAY  0.768         3.809  2       
fpga_blink_out_c_24                                       NET DELAY        0.870         4.679  2       
counter_9_add_4_25/C1->counter_9_add_4_25/S1
                                          SLICE_R8C31A    C1_TO_F1_DELAY   0.249         4.928  1       
n106 ( DI1 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
int_osc ( CLK )                                              NET DELAY      3.041         3.041  15      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

