{
  "DESIGN_NAME": "comp32",
  "PDK": "sky130A", 
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25
}

