<?xml version='1.0' encoding='utf-8'?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-02392522v4</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="http://creativecommons.org/licenses/by/4.0/">Distributed under a Creative Commons Attribution 4.0 International License</licence>
        </availability>
        <date when="2024-03-03T08:25:13+01:00" />
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Design of Optimal Multiplierless FIR Filters with Minimal Number of Adders</title>
            <author role="aut">
              <persName>
                <forename type="first">Martin</forename>
                <surname>Kumm</surname>
              </persName>
              <email type="md5">a97feb82ff4ad9a78da328b653732cf2</email>
              <email type="domain">ai.hs-fulda.de</email>
              <idno type="idhal" notation="numeric">1048255</idno>
              <idno type="halauthorid" notation="string">1355701-1048255</idno>
              <affiliation ref="#struct-474004" />
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Anastasia</forename>
                <surname>Volkova</surname>
              </persName>
              <idno type="halauthorid">23766-0</idno>
              <affiliation ref="#struct-1088564" />
              <affiliation ref="#struct-1083366" />
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Silviu-Ioan</forename>
                <surname>Filip</surname>
              </persName>
              <email type="md5">1a5e62f9e7624491fed8d712952a1511</email>
              <email type="domain">inria.fr</email>
              <idno type="idhal" notation="string">silviu-ioan-filip</idno>
              <idno type="idhal" notation="numeric">17918</idno>
              <idno type="halauthorid" notation="string">25389-17918</idno>
              <idno type="ORCID">https://orcid.org/0000-0001-9278-7645</idno>
              <affiliation ref="#struct-1071247" />
              <affiliation ref="#struct-419153" />
            </author>
            <editor role="depositor">
              <persName>
                <forename>Silviu-Ioan</forename>
                <surname>Filip</surname>
              </persName>
              <email type="md5">1a5e62f9e7624491fed8d712952a1511</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1">
              <date type="whenSubmitted">2019-12-04 09:35:50</date>
            </edition>
            <edition n="v2">
              <date type="whenSubmitted">2021-05-06 15:09:55</date>
            </edition>
            <edition n="v3">
              <date type="whenSubmitted">2021-11-03 10:00:03</date>
            </edition>
            <edition n="v4" type="current">
              <date type="whenSubmitted">2022-06-01 12:08:39</date>
              <date type="whenModified">2023-05-09 13:42:05</date>
              <date type="whenReleased">2022-06-01 13:27:34</date>
              <date type="whenProduced">2022-05</date>
              <date type="whenEndEmbargoed">2022-06-01</date>
              <ref type="file" target="https://hal.science/hal-02392522v4/document">
                <date notBefore="2022-06-01" />
              </ref>
              <ref type="file" subtype="author" n="1" target="https://hal.science/hal-02392522v4/file/fir_ilp_arXiv.pdf">
                <date notBefore="2022-06-01" />
              </ref>
              <ref type="externalLink" target="http://arxiv.org/pdf/1912.04210" />
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="310775">
                <persName>
                  <forename>Silviu-Ioan</forename>
                  <surname>Filip</surname>
                </persName>
                <email type="md5">1a5e62f9e7624491fed8d712952a1511</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-02392522</idno>
            <idno type="halUri">https://hal.science/hal-02392522</idno>
            <idno type="halBibtex">kumm:hal-02392522</idno>
            <idno type="halRefHtml">&lt;i&gt;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems&lt;/i&gt;, 2022, &lt;a target="_blank" href="https://dx.doi.org/10.1109/TCAD.2022.3179221"&gt;&amp;#x27E8;10.1109/TCAD.2022.3179221&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, &amp;#x27E8;10.1109/TCAD.2022.3179221&amp;#x27E9;</idno>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="INSTITUT-TELECOM">Institut Mines Télécom</idno>
            <idno type="stamp" n="UNIV-RENNES1">Université de Rennes 1</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="INRIA">INRIA - Institut National de Recherche en Informatique et en Automatique</idno>
            <idno type="stamp" n="UNIV-UBS">Université de Bretagne Sud</idno>
            <idno type="stamp" n="INSA-RENNES">Institut National des Sciences Appliquées de Rennes</idno>
            <idno type="stamp" n="EC-NANTES">Ecole Centrale de Nantes</idno>
            <idno type="stamp" n="INRIA-RENNES">INRIA Rennes - Bretagne Atlantique</idno>
            <idno type="stamp" n="IRISA">Irisa</idno>
            <idno type="stamp" n="IRISA_SET">IRISA_SET</idno>
            <idno type="stamp" n="INRIA_TEST">INRIA - Institut National de Recherche en Informatique et en Automatique</idno>
            <idno type="stamp" n="UNAM">l'unam - université nantes angers le mans</idno>
            <idno type="stamp" n="TESTALAIN1">TESTALAIN1</idno>
            <idno type="stamp" n="CENTRALESUPELEC">Ecole CentraleSupélec</idno>
            <idno type="stamp" n="INRIA2">INRIA 2</idno>
            <idno type="stamp" n="UR1-HAL">Publications labos UR1 dans HAL-Rennes 1</idno>
            <idno type="stamp" n="UR1-MATH-STIC">UR1 - publications Maths-STIC</idno>
            <idno type="stamp" n="LS2N">Laboratoire des Sciences du Numérique de Nantes</idno>
            <idno type="stamp" n="LS2N-OGRE" corresp="LS2N">LS2N - équipe OGRE ( Optimisation Globale et Résolution Ensembliste )</idno>
            <idno type="stamp" n="UR1-UFR-ISTIC">UFR ISTIC Informatique et électronique</idno>
            <idno type="stamp" n="TEST-UR-CSS">TEST Université de Rennes CSS</idno>
            <idno type="stamp" n="UNIV-RENNES">Université de Rennes</idno>
            <idno type="stamp" n="INRIA-RENGRE">INRIA-RENGRE</idno>
            <idno type="stamp" n="INSTITUTS-TELECOM" corresp="INSTITUT-TELECOM">composantes instituts telecom </idno>
            <idno type="stamp" n="UR1-MATH-NUM">Pôle Rennes 1 - Mathématiques - Numérique </idno>
            <idno type="stamp" n="NANTES-UNIVERSITE">Nantes Université</idno>
            <idno type="stamp" n="NANTES-UNIV" corresp="NANTES-UNIVERSITE">Nantes Université</idno>
            <idno type="stamp" n="INRIA-ALLEMAGNE">INRIA-ALLEMAGNE</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Design of Optimal Multiplierless FIR Filters with Minimal Number of Adders</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Martin</forename>
                    <surname>Kumm</surname>
                  </persName>
                  <email type="md5">a97feb82ff4ad9a78da328b653732cf2</email>
                  <email type="domain">ai.hs-fulda.de</email>
                  <idno type="idhal" notation="numeric">1048255</idno>
                  <idno type="halauthorid" notation="string">1355701-1048255</idno>
                  <affiliation ref="#struct-474004" />
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Anastasia</forename>
                    <surname>Volkova</surname>
                  </persName>
                  <idno type="halauthorid">23766-0</idno>
                  <affiliation ref="#struct-1088564" />
                  <affiliation ref="#struct-1083366" />
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Silviu-Ioan</forename>
                    <surname>Filip</surname>
                  </persName>
                  <email type="md5">1a5e62f9e7624491fed8d712952a1511</email>
                  <email type="domain">inria.fr</email>
                  <idno type="idhal" notation="string">silviu-ioan-filip</idno>
                  <idno type="idhal" notation="numeric">17918</idno>
                  <idno type="halauthorid" notation="string">25389-17918</idno>
                  <idno type="ORCID">https://orcid.org/0000-0001-9278-7645</idno>
                  <affiliation ref="#struct-1071247" />
                  <affiliation ref="#struct-419153" />
                </author>
              </analytic>
              <monogr>
                <idno type="halJournalId" status="VALID">5368</idno>
                <idno type="issn">0278-0070</idno>
                <title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
                <imprint>
                  <publisher>IEEE</publisher>
                  <date type="datePub">2022-05</date>
                </imprint>
              </monogr>
              <idno type="arxiv">1912.04210</idno>
              <idno type="doi">10.1109/TCAD.2022.3179221</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Multiplierless implementation</term>
                <term xml:lang="en">FIR filters</term>
                <term xml:lang="en">ILP optimization</term>
                <term xml:lang="en">MCM problem</term>
              </keywords>
              <classCode scheme="halDomain" n="info.info-ts">Computer Science [cs]/Signal and Image Processing</classCode>
              <classCode scheme="halDomain" n="info.info-ar">Computer Science [cs]/Hardware Architecture [cs.AR]</classCode>
              <classCode scheme="halDomain" n="info.info-ao">Computer Science [cs]/Computer Arithmetic</classCode>
              <classCode scheme="halTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halOldTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halTreeTypology" n="ART">Journal articles</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>This work presents two novel methods that simultaneously optimize both the design of a finite impulse response (FIR) filter and its multiplierless hardware implementation. We use integer linear programming (ILP) to minimize the number of adders used to implement a direct/transposed FIR filter adhering to a given frequency specification. The proposed algorithms work by either fixing the number of adders used to implement the products (multiplier block adders) or by bounding the adder depth (AD) used for these products. The latter can be used to design filters with minimal AD for low power applications. In contrast to previous multiplierless FIR filter approaches, the methods introduced here ensure adder count optimality. We perform extensive numerical experiments which demonstrate that our simultaneous filter design approach yields results which are in many cases on par or better than those in the literature.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-474004" status="VALID">
          <orgName>University of Applied Sciences [Fulda]</orgName>
          <date type="start">2016-12-01</date>
          <desc>
            <address>
              <addrLine>Leipziger Str. 123, 36037 Fulda</addrLine>
              <country key="DE" />
            </address>
            <ref type="url">https://www.hs-fulda.de/</ref>
          </desc>
        </org>
        <org type="laboratory" xml:id="struct-1088564" status="VALID">
          <idno type="IdRef">203637585</idno>
          <idno type="RNSR">201722241F</idno>
          <idno type="ROR">https://ror.org/02snf8m58</idno>
          <orgName>Laboratoire des Sciences du Numérique de Nantes</orgName>
          <orgName type="acronym">LS2N</orgName>
          <date type="start">2022-01-01</date>
          <desc>
            <address>
              <addrLine>Nantes Université – faculté des Sciences et Techniques (FST)2 Chemin de la HoussinièreBP 92208, 44322 Nantes Cedex 3</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">https://www.ls2n.fr</ref>
          </desc>
          <listRelation>
            <relation active="#struct-300009" type="direct" />
            <relation name="UMR6004" active="#struct-441569" type="direct" />
            <relation active="#struct-481355" type="direct" />
            <relation active="#struct-302102" type="indirect" />
            <relation active="#struct-1086798" type="direct" />
            <relation active="#struct-1083366" type="indirect" />
            <relation active="#struct-1088543" type="direct" />
            <relation active="#struct-1083400" type="indirect" />
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-1083366" status="VALID">
          <idno type="IdRef">258086599</idno>
          <idno type="ROR">https://ror.org/03gnr7b55</idno>
          <orgName>Nantes Université</orgName>
          <orgName type="acronym">Nantes Univ</orgName>
          <date type="start">2022-01-01</date>
          <desc>
            <address>
              <country key="FR" />
            </address>
          </desc>
        </org>
        <org type="researchteam" xml:id="struct-1071247" status="VALID">
          <orgName>Architectures matérielles spécialisées pour l’ère post loi-de-Moore</orgName>
          <orgName type="acronym">TARAN</orgName>
          <date type="start">2021-05-01</date>
          <desc>
            <address>
              <addrLine>Campus de beaulieu 35042 Rennes cedex</addrLine>
              <country key="FR" />
            </address>
          </desc>
          <listRelation>
            <relation active="#struct-419153" type="direct" />
            <relation active="#struct-300009" type="indirect" />
            <relation active="#struct-491183" type="direct" />
            <relation active="#struct-490899" type="indirect" />
            <relation active="#struct-105160" type="indirect" />
            <relation active="#struct-117606" type="indirect" />
            <relation active="#struct-301232" type="indirect" />
            <relation active="#struct-172265" type="indirect" />
            <relation active="#struct-247362" type="indirect" />
            <relation active="#struct-411575" type="indirect" />
            <relation name="UMR6074" active="#struct-441569" type="indirect" />
            <relation active="#struct-481355" type="indirect" />
            <relation active="#struct-302102" type="indirect" />
          </listRelation>
        </org>
        <org type="laboratory" xml:id="struct-419153" status="VALID">
          <idno type="RNSR">198018249C</idno>
          <idno type="ROR">https://ror.org/04040yw90</idno>
          <orgName>Inria Rennes – Bretagne Atlantique</orgName>
          <desc>
            <address>
              <addrLine>Campus de beaulieu35042 Rennes cedex</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.inria.fr/centre/rennes</ref>
          </desc>
          <listRelation>
            <relation active="#struct-300009" type="direct" />
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-300009" status="VALID">
          <idno type="ROR">https://ror.org/02kvxyf05</idno>
          <orgName>Institut National de Recherche en Informatique et en Automatique</orgName>
          <orgName type="acronym">Inria</orgName>
          <desc>
            <address>
              <addrLine>Domaine de VoluceauRocquencourt - BP 10578153 Le Chesnay Cedex</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.inria.fr/en/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR" />
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-481355" status="VALID">
          <idno type="IdRef">202743233</idno>
          <idno type="ROR">https://ror.org/030hj3061</idno>
          <orgName>IMT Atlantique</orgName>
          <orgName type="acronym">IMT Atlantique</orgName>
          <date type="start">2017-01-01</date>
          <desc>
            <address>
              <addrLine>Campus Brest : Technopôle Brest-Iroise CS 8381829238 BREST Cedex 3 -Campus Nantes : 4, rue Alfred Kastler- La chantrerie 44300 NANTES -Campus Rennes :  2 Rue de la Châtaigneraie, 35510 CESSON SEVIGNE</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">https://www.imt-atlantique.fr</ref>
          </desc>
          <listRelation>
            <relation active="#struct-302102" type="direct" />
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-302102" status="VALID">
          <idno type="ROR">https://ror.org/025vp2923</idno>
          <orgName>Institut Mines-Télécom [Paris]</orgName>
          <orgName type="acronym">IMT</orgName>
          <date type="start">2012-03-01</date>
          <desc>
            <address>
              <addrLine>37-39 Rue Dareau, 75014 Paris</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.mines-telecom.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-1086798" status="VALID">
          <idno type="IdRef">03063525X</idno>
          <idno type="ISNI">0000000122039289</idno>
          <idno type="ROR">https://ror.org/03nh7d505</idno>
          <orgName>École Centrale de Nantes</orgName>
          <orgName type="acronym">Nantes Univ - ECN</orgName>
          <date type="start">2022-01-01</date>
          <desc>
            <address>
              <addrLine>1 rue de la Noë - BP 92101 - 44321 Nantes cedex 3</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.ec-nantes.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-1083366" type="direct" />
          </listRelation>
        </org>
        <org type="regrouplaboratory" xml:id="struct-1088543" status="VALID">
          <orgName>Nantes université - UFR des Sciences et des Techniques</orgName>
          <orgName type="acronym">Nantes univ -  UFR ST</orgName>
          <date type="start">2022-01-01</date>
          <desc>
            <address>
              <addrLine>2, rue de la Houssinière - BP 92208 - 44322 Nantes cedex 3</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.sciences-techniques.univ-nantes.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-1083400" type="direct" />
            <relation active="#struct-1083366" type="indirect" />
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-1083400" status="VALID">
          <orgName>Nantes Université - pôle Sciences et technologie</orgName>
          <date type="start">2022-01-01</date>
          <desc>
            <address>
              <country key="FR" />
            </address>
            <ref type="url">https://nouvelleuniversite.univ-nantes.fr/les-poles</ref>
          </desc>
          <listRelation>
            <relation active="#struct-1083366" type="direct" />
          </listRelation>
        </org>
        <org type="department" xml:id="struct-491183" status="VALID">
          <orgName>ARCHITECTURE</orgName>
          <orgName type="acronym">IRISA-D3</orgName>
          <desc>
            <address>
              <country key="FR" />
            </address>
            <ref type="url">https://www.irisa.fr/fr/departements/d3-architecture</ref>
          </desc>
          <listRelation>
            <relation active="#struct-490899" type="direct" />
            <relation active="#struct-105160" type="indirect" />
            <relation active="#struct-117606" type="indirect" />
            <relation active="#struct-301232" type="indirect" />
            <relation active="#struct-172265" type="indirect" />
            <relation active="#struct-247362" type="indirect" />
            <relation active="#struct-300009" type="indirect" />
            <relation active="#struct-411575" type="indirect" />
            <relation name="UMR6074" active="#struct-441569" type="indirect" />
            <relation active="#struct-481355" type="indirect" />
            <relation active="#struct-302102" type="indirect" />
          </listRelation>
        </org>
        <org type="laboratory" xml:id="struct-490899" status="VALID">
          <idno type="IdRef">026386909</idno>
          <idno type="ISNI">0000 0001 2298 7270</idno>
          <idno type="RNSR">200012163A</idno>
          <idno type="ROR">https://ror.org/00myn0z94</idno>
          <orgName>Institut de Recherche en Informatique et Systèmes Aléatoires</orgName>
          <orgName type="acronym">IRISA</orgName>
          <date type="start">2017-01-01</date>
          <desc>
            <address>
              <addrLine>Avenue du général LeclercCampus de Beaulieu 35042 RENNES CEDEX</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.irisa.fr</ref>
          </desc>
          <listRelation>
            <relation active="#struct-105160" type="direct" />
            <relation active="#struct-117606" type="direct" />
            <relation active="#struct-301232" type="indirect" />
            <relation active="#struct-172265" type="direct" />
            <relation active="#struct-247362" type="direct" />
            <relation active="#struct-300009" type="direct" />
            <relation active="#struct-411575" type="direct" />
            <relation name="UMR6074" active="#struct-441569" type="direct" />
            <relation active="#struct-481355" type="direct" />
            <relation active="#struct-302102" type="indirect" />
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-105160" status="VALID">
          <idno type="ROR">https://ror.org/015m7wh34</idno>
          <orgName>Université de Rennes</orgName>
          <orgName type="acronym">UR</orgName>
          <desc>
            <address>
              <addrLine>Campus de Beaulieu, 263 avenue Général Leclerc, CS 74205, 35042 RENNES CEDEX</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">https://www.univ-rennes.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-117606" status="VALID">
          <idno type="ROR">https://ror.org/04xaa4j22</idno>
          <orgName>Institut National des Sciences Appliquées - Rennes</orgName>
          <orgName type="acronym">INSA Rennes</orgName>
          <desc>
            <address>
              <addrLine>20, avenue des Buttes de Coësmes - CS 70839 - 35708 Rennes cedex 7</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.insa-rennes.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-301232" type="direct" />
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-301232" status="VALID">
          <idno type="IdRef">162105150</idno>
          <orgName>Institut National des Sciences Appliquées</orgName>
          <orgName type="acronym">INSA</orgName>
          <desc>
            <address>
              <country key="FR" />
            </address>
          </desc>
        </org>
        <org type="institution" xml:id="struct-172265" status="VALID">
          <idno type="ROR">https://ror.org/04ed7fw48</idno>
          <orgName>Université de Bretagne Sud</orgName>
          <orgName type="acronym">UBS</orgName>
          <desc>
            <address>
              <addrLine>BP 92116 - 56321 Lorient cedex</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.univ-ubs.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-247362" status="VALID">
          <idno type="ROR">https://ror.org/03rxtdc22</idno>
          <orgName>École normale supérieure - Rennes</orgName>
          <orgName type="acronym">ENS Rennes</orgName>
          <desc>
            <address>
              <addrLine>Campus de Ker Lann - avenue Robert Schuman - 35170 Bruz</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.ens-rennes.fr</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-411575" status="VALID">
          <idno type="IdRef">184443237</idno>
          <idno type="ROR">https://ror.org/019tcpt25</idno>
          <orgName>CentraleSupélec</orgName>
          <desc>
            <address>
              <addrLine>3, rue Joliot Curie,Plateau de Moulon,91192 GIF-SUR-YVETTE Cedex</addrLine>
              <country key="FR" />
            </address>
            <ref type="url">http://www.centralesupelec.fr</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  <teiCorpus>
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main" />
			</titleStmt>
			<publicationStmt>
				<publisher />
				<availability status="unknown"><licence /></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
					</analytic>
					<monogr>
						<imprint>
							<date />
						</imprint>
					</monogr>
					<idno type="MD5">066D8F6E6809CF91D58FF8D1305DBB92</idno>
					<idno type="DOI">10.1109/TCAD.2022.3179221</idno>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.8.0" ident="GROBID" when="2024-03-12T12:39+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<ref target="https://github.com/kermitt2/grobid" />
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<abstract />
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div><head>Design of Optimal Multiplierless FIR Filters with Minimal Number of Adders</head><p>Martin Kumm, Member, IEEE, Anastasia Volkova, and Silviu-Ioan Filip, Member, IEEE Abstract-This work presents two novel methods that simultaneously optimize both the design of a finite impulse response (FIR) filter and its multiplierless hardware implementation. We use integer linear programming (ILP) to minimize the number of adders used to implement a direct/transposed FIR filter adhering to a given frequency specification. The proposed algorithms work by either fixing the number of adders used to implement the products (multiplier block adders) or by bounding the adder depth (AD) used for these products. The latter can be used to design filters with minimal AD for low power applications. In contrast to previous multiplierless FIR filter approaches, the methods introduced here ensure adder count optimality. We perform extensive numerical experiments which demonstrate that our simultaneous filter design approach yields results which are in many cases on par or better than those in the literature.</p><p>Index Terms-FIR filters, multiplierless implementation, ILP optimization, MCM problem</p></div>
<div><head>I. INTRODUCTION</head><p>F Inite impulse response (FIR) filters are fundamental building blocks in digital signal processing (DSP). They provide strict stability and phase linearity, enabling many applications. However, their flexibility typically comes at the expense of a large number of multiplications, making them compute-intensive. Hence, many attempts have been made in the last four decades to avoid costly multiplications and to implement FIR filters in a multiplierless way <ref type="bibr" target="#b0">[1]</ref>- <ref type="bibr" target="#b22">[23]</ref>.</p><p>One of the most widespread ways to do so is to replace constant multiplications by additions, subtractions and bit shifts. Consider, for instance, the multiplication by a constant coefficient 23. It can be computed without dedicated multipliers as 23x = 8 • (2x + x)x = ((x &lt;&lt; 1) + x) &lt;&lt; 3)x, <ref type="bibr" target="#b0">(1)</ref> where (x &lt;&lt; b) denotes the arithmetic left shift of x by b bits. This computation uses one addition and one subtraction. Since in this context the add and subtract operations both have similar hardware cost, the total number of add/subtract units is usually referred to as adder cost. Bit shifts can be hard-wired in hardware implementations and do not contribute any cost. In general, the task of finding a minimal adder circuit for a given constant is known as the single constant multiplication (SCM) problem and is already an NP-complete optimization Manuscript received xx xx, 2021; revised xx xx, 2021. M. Kumm is with the Fulda University of Applied Sciences, 36037 Fulda, Germany (e-mail: martin.kumm@cs.hs-fulda.de).</p><p>A. Volkova is with Nantes Université, CNRS, LS2N, 44000 Nantes, France. (e-mail: anastasia.volkova@univ-nantes.fr).</p><p>S.I. Filip is with University of Rennes, Inria, CNRS, IRISA, Rennes, France (e-mail: silviu.filip@inria.fr). problem <ref type="bibr" target="#b23">[24]</ref>. For <ref type="bibr" target="#b0">(1)</ref>, the corresponding SCM adder circuit is illustrated in Fig. <ref type="figure" target="#fig_0">1a</ref>. Such a problem extends to multiplication with multiple constants, which is necessary when implementing FIR filters. It is called multiple constant multiplication (MCM). Here, some of the intermediate factors like the adder computing 3x in Fig. <ref type="figure" target="#fig_0">1a</ref> can be shared among different outputs. Take for example the coefficients {7, 23}; Fig. <ref type="figure" target="#fig_0">1b</ref> shows a solution for multiplying with both coefficients at an adder cost of only two. The corresponding optimization problem is called the MCM problem and has been addressed by numerous heuristic <ref type="bibr" target="#b24">[25]</ref>- <ref type="bibr" target="#b26">[27]</ref> and optimal <ref type="bibr" target="#b27">[28]</ref>- <ref type="bibr" target="#b29">[30]</ref> approaches.</p><p>Fig. <ref type="figure" target="#fig_1">2</ref> shows the two most popular structures used to implement FIR filters: the direct and transposed forms. The result of an MCM solution can be directly placed in the multiplier block of the transposed form from Fig. <ref type="figure" target="#fig_1">2b</ref>. The total adder cost can be modeled as the sum of the number of multiplier block adders and the remaining ones, commonly called structural adders. The transposed form can be obtained from the direct form by transposition <ref type="bibr" target="#b30">[31]</ref>. As the transposition of a single-input-single-output system does not change the adder count, it leads to the same adder cost. In the end, it does not matter which one of these two filter structures is actually optimized with respect to the adder count.</p><p>In the MCM optimization problem, it is assumed that the coefficients are known and already quantized to a fixed-point (or integer) representation. The design of FIR filters with fixed-point coefficients and a minimum frequency response approximation error is itself a well-known optimization problem, going back to at least <ref type="bibr" target="#b31">[32]</ref> with subsequent extensions and improvements <ref type="bibr" target="#b0">[1]</ref>- <ref type="bibr" target="#b3">[4]</ref>, <ref type="bibr" target="#b5">[6]</ref>, <ref type="bibr" target="#b7">[8]</ref>- <ref type="bibr" target="#b9">[10]</ref>, <ref type="bibr" target="#b11">[12]</ref>, <ref type="bibr" target="#b14">[15]</ref>, <ref type="bibr" target="#b15">[16]</ref>, <ref type="bibr" target="#b19">[20]</ref>, <ref type="bibr" target="#b21">[22]</ref>, <ref type="bibr" target="#b22">[23]</ref>, <ref type="bibr" target="#b32">[33]</ref>, <ref type="bibr" target="#b33">[34]</ref>. It is however often the case in practice that a bounded frequency response is acceptable. In fact, there may be a large number (often hundreds or more) of different fixed-point coefficient sets that meet such a specification. Because of this, the most widely used filter design technique is a 2-step approach in which: (a) a filter with real-valued coefficients is derived using standard approaches (e.g. windowing or Chebyshev) after which (b) the obtained values are quantized and optimized for a minimum number of adders using an MCM approach.</p><p>Still, when optimizing for resources (in this particular case, total number of adders), the obtained results are usually far from optimal (see Section VI-C for a comparison). Therefore, a lot of effort in fixed-point FIR filter design has gone into aggregate 1-step methods that put emphasis on resource use. Finding a minimal adder circuit for a given filter specification has thus been approached by several authors <ref type="bibr" target="#b0">[1]</ref>- <ref type="bibr" target="#b3">[4]</ref>, <ref type="bibr" target="#b5">[6]</ref>, <ref type="bibr" target="#b8">[9]</ref>, <ref type="bibr" target="#b9">[10]</ref>, <ref type="bibr" target="#b14">[15]</ref>, <ref type="bibr" target="#b15">[16]</ref>, <ref type="bibr" target="#b19">[20]</ref>, <ref type="bibr" target="#b22">[23]</ref>, <ref type="bibr" target="#b34">[35]</ref>.</p><p>However, to the best of our knowledge, only one approach, SIREN <ref type="bibr" target="#b22">[23]</ref>, <ref type="bibr" target="#b34">[35]</ref> , has actually addressed this 1-step design of multiplierless FIR filters in an optimal way, using a custom branch and bound algorithm. Here, by optimal multiplierless filter we mean a direct/transposed form FIR filter requiring a minimum number of addition/subtraction operations to meet a target frequency specification, as well as constraints on the maximum coefficient word size and filter order.</p><p>This work presents for the first time a closed form integer linear programming (ILP) formulation for solving this problem. The authors believe that having a mathematical ILP formulation allows for easy re-implementations and offers a convenient framework for further extensions. Examples are minimizing the power consumption <ref type="bibr" target="#b35">[36]</ref>- <ref type="bibr" target="#b37">[38]</ref>, the inclusion of lookup table-based multipliers <ref type="bibr" target="#b38">[39]</ref>, targeting 3-input adders for FPGAs <ref type="bibr" target="#b39">[40]</ref>, <ref type="bibr" target="#b40">[41]</ref>, pipelining <ref type="bibr" target="#b38">[39]</ref>, optimizing FIR cascaded filters <ref type="bibr" target="#b18">[19]</ref>, etc. Besides that, any performance improvements to ILP solvers directly translate into faster run-times for solving the multiplierless FIR filter design problem.</p><p>The main contributions of our work can be summarized as:</p><p>• We present for the first time a solution for the optimal multiplierless design (in terms of adder count) of FIR filters from a frequency specification using a closed form ILP formulation. • We provide another ILP formulation that is capable of additionally limiting the adder depth inside the FIR filter. • We show that relevant problem sizes can be addressed by current ILP solvers and that the adder complexity of well-known FIR filters can be further reduced compared to the most advanced methods.</p><p>Our approach builds on previous ILP formulations <ref type="bibr" target="#b29">[30]</ref>, <ref type="bibr" target="#b38">[39]</ref> for optimally solving the MCM problem, which we extend here to multiplierless FIR design. The major challenge is that such previous work assumes that the constants are known in advance, while in the FIR filter setting they are the unknowns. To address it we formalized the search space for the coefficients, incorporated the frequency domain constraints into the problem and "linked" the unknowns with the MCM problem inputs. We also formalized the notion of structural adders in order to efficiently exploit sparse filter implementations. In addition, the proposed tool takes advantage of a variety of techniques for reducing the search space of the obtained models.</p><p>In the following, we will give background information about previous work this paper is based on. In Section III and Section IV we describe the two ILP formulations that are at the core of the paper, whereas in Section V we talk about ideas meant to improve the practical run-time of the proposed algorithms. We then present experimental results accompanied by a comparison with the state-of-the-art (Section VI), followed by concluding remarks (Section VII).</p></div>
<div><head>II. BACKGROUND</head><p>Multiplierless filter design problems usually start with a functional specification of the frequency domain behavior, together with the number of filter coefficients and their word lengths. An optimization procedure is applied to get a set of bounded integer coefficients together with their associated adder circuits for the constant multiplications needed in the final implementation. Summarized in Fig. <ref type="figure" target="#fig_2">3</ref>, this section overviews these parameters and their interactions, together with the state-of-the-art design methods found in the literature.</p></div>
<div><head>A. Linear Phase FIR Filters</head><p>An N -th order linear phase FIR filter can be described by its zero-phase frequency response </p><formula xml:id="formula_0">H R (ω) = M -1 m=0 h m c m (ω), ω ∈ [0, π],<label>(2)</label></formula><formula xml:id="formula_1">I sym. even N 2 + 1 cm(ω) = 1 for m = 0 2 cos(ωm) for m &gt; 0 II sym. odd N +1 2 cm(ω) = 2 cos(ω(m + 1/2)) III asym. even N 2 cm(ω) = 2 sin(ω(m -1)) IV asym. odd N +1 2 cm(ω) = 2 sin(ω(m + 1/2))</formula><p>which has the property that its magnitude is identical to that of the transfer function, i.e.,</p><formula xml:id="formula_2">|H(e jω )| = |H R (ω)| .<label>(3)</label></formula><p>The c m (ω) terms are trigonometric functions and M denotes the number of independent coefficients after removing identical or negated ones due to symmetry. Both depend on the filter symmetry and on the parity of N as given in Table <ref type="table" target="#tab_0">I</ref>. Let D(ω) and D(ω) be the desired lower and upper bounds of the output frequency response H R (ω). The associated frequency specification-based FIR filter design problem consists of finding coefficients h m , m = 0, . . . , M -1 that fulfill the constraints</p><formula xml:id="formula_3">D(ω) ⩽ H R (ω) ⩽ D(ω), ∀ω ∈ Ω,<label>(4)</label></formula><p>where Ω ⊆ [0, π] is a set of target frequency bands (usually pass and stopbands). A standard approach in practice is to work with Ω d ⊆ Ω, a uniform discretization of Ω. One number for the size of Ω d found in the literature is 16M <ref type="bibr" target="#b33">[34]</ref>.</p></div>
<div><head>B. Fixed-point Constraints</head><p>Fixed-point (integer coefficient) FIR filter design problems further restrict the search space to integer variables h</p><formula xml:id="formula_4">′ m ∈ Z with |h ′ m | &lt; 2 B , where the coefficients of H R (ω) are h m = 2 -B h ′ m<label>(5)</label></formula><p>and B ∈ N is the maximum effective word length of each coefficient (excluding sign bit). Note that we do not rely on any number representations or other limited number spaces like many previous approaches <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b1">[2]</ref>, <ref type="bibr" target="#b4">[5]</ref>- <ref type="bibr" target="#b6">[7]</ref>, <ref type="bibr" target="#b8">[9]</ref>- <ref type="bibr" target="#b10">[11]</ref>, <ref type="bibr" target="#b12">[13]</ref>, <ref type="bibr" target="#b13">[14]</ref>, <ref type="bibr" target="#b15">[16]</ref>.</p><p>To broaden the feasible set of efficient designs, some applications allow the use of a real-valued scaling factor G &gt; 0 when computing the quantized fractional coefficients h m . Equation (4) thus becomes</p><formula xml:id="formula_5">GD(ω) ⩽ H R (ω) ⩽ GD(ω), ∀ω ∈ Ω .<label>(6)</label></formula><p>When the frequency specification contains a passband, it is called the passband gain <ref type="bibr" target="#b32">[33]</ref>. Finding adequate bounds for G is dependent on the set/format of feasible h ′ m coefficient values. If these values are constrained to a power of two space, the ratio between the upper and the lower bound on G does not need to be larger than 2 [33, <ref type="bibr">Lemma 1]</ref>. Even when this is not the case, the interval [0.7, 1.4] is frequently used <ref type="bibr" target="#b13">[14]</ref>, <ref type="bibr" target="#b19">[20]</ref>, <ref type="bibr" target="#b32">[33]</ref>. For our tests, unless otherwise stated, we project the polytope described by <ref type="bibr" target="#b5">(6)</ref> onto G in order to obtain a sufficiently large search domain [G, G] (see Section V-A). In case a unity or fixed-gain filter is required we use G = 1.</p></div>
<div><head>C. Multiplierless FIR Filters</head><p>Formulas ( <ref type="formula" target="#formula_4">5</ref>) and ( <ref type="formula" target="#formula_5">6</ref>) are easily expressed as constraints in an ILP formulation. However, to ensure an optimal multiplierless design, further constraints are needed.</p><p>The way these constraints are constructed and used has varied over the years. Early research in this direction looked at multiplierless designs where each coefficient was represented by a limited number of signed power-of-two terms, optimized using branch-and-bound techniques <ref type="bibr" target="#b0">[1]</ref>. Later, minimum signed digit (MSD) representations like the canonic signed digit (CSD) representation characterized by a minimum number of non-zero digits were quickly adopted for this purpose <ref type="bibr" target="#b1">[2]</ref>, <ref type="bibr" target="#b4">[5]</ref>, <ref type="bibr" target="#b10">[11]</ref>, <ref type="bibr" target="#b15">[16]</ref>.</p><p>The MSD representations of a number include all possible representations that have a minimum number of non-zero digits. This includes the CSD representation, but also alternatives. It can be used to find sharing opportunities of intermediate computations like the 7x term shown in Fig. <ref type="figure" target="#fig_0">1b</ref>. One way is by searching and eliminating redundant bit patterns common to several coefficients, a technique called common subexpression elimination (CSE). Savings are obtained by performing the computation specified by the bit pattern and distributing the result to all coefficients depending on it <ref type="bibr" target="#b5">[6]</ref>, <ref type="bibr" target="#b6">[7]</ref>, <ref type="bibr" target="#b24">[25]</ref>. However, the CSE search cannot deliver all possible sharing opportunities due to its dependency on the number representation <ref type="bibr" target="#b25">[26]</ref> and the effect of hidden non-zeros <ref type="bibr" target="#b37">[38]</ref>. To avoid them, graph-based approaches are commonly used in state-of-the-art MCM methods <ref type="bibr" target="#b24">[25]</ref>- <ref type="bibr" target="#b29">[30]</ref>. Some early work on multiplierless FIR filter design already considered this by incorporating the graph-based MCM algorithm of <ref type="bibr" target="#b24">[25]</ref> into a genetic algorithm that optimizes the filter coefficients according to the adder cost <ref type="bibr" target="#b3">[4]</ref>. A different approach is followed by <ref type="bibr" target="#b8">[9]</ref>, where a branch-and-bound-based ILP optimization is used; here, a pre-specified set of integer terms that can be shared among the different coefficient expansions, called the subexpression space, has to be provided. This work was later extended with a dynamic subexpression space expansion algorithm <ref type="bibr" target="#b12">[13]</ref>, <ref type="bibr" target="#b13">[14]</ref>, which, at least in the case of <ref type="bibr" target="#b13">[14]</ref>, claims to usually produce designs with a minimal number of adders. In contrast to these potentially slow branch-and-bound approaches, in <ref type="bibr" target="#b16">[17]</ref>, a fast polynomial-time heuristic for the design of low complexity multiplierless linear-phase FIR filters was proposed.</p><p>Although many of the approaches described above use optimal branch-and-bound or ILP methods, they are only used on a limited search space corresponding to the selected number representation. The branch-and-bound method SIREN, first described in <ref type="bibr" target="#b34">[35]</ref> and later refined in <ref type="bibr" target="#b22">[23]</ref>, is the only other work the authors are aware of, besides this one, which addresses the optimal multiplierless FIR filter design problem regardless of the number representation. It performs a depthfirst search on a search tree where each level consists of the possible values of one of the coefficients. When reaching the bottom of the tree, their optimal MCM algorithm <ref type="bibr" target="#b28">[29]</ref> is used to determine the adder cost. Lower and upper bounds of these coefficients are computed using linear programming (LP) and clever ways are proposed to further prune the search tree. The first objective in <ref type="bibr" target="#b22">[23]</ref> is to find the minimal effective word length B, with the number of adders being a secondary objective. The method could work in principle with any B, but run-time will become prohibitive, as the search tree increases exponentially with B.</p><p>Recent work has also focused on integrating filter coefficient sparsity, which can also have a big impact on the complexity of the final design <ref type="bibr" target="#b17">[18]</ref>, <ref type="bibr" target="#b41">[42]</ref>, <ref type="bibr" target="#b42">[43]</ref> by reducing the number of structural adders. Also, other structures than the direct and transposed forms (see Fig. <ref type="figure" target="#fig_1">2</ref>) have been shown to possess good properties. The factoring of FIR filters into a cascade of relatively small subsections can lead to a lower bit-level complexity <ref type="bibr" target="#b18">[19]</ref>. Alternative structures have also been proposed <ref type="bibr" target="#b20">[21]</ref>, <ref type="bibr" target="#b42">[43]</ref>- <ref type="bibr" target="#b44">[45]</ref>; they provide lower word sizes for the structural adders, reducing resource use.</p><p>Besides optimizing the adder count, it was shown early that the power consumption of the resulting filter also strongly depends on the adder depth (AD), which is defined as the number of cascaded adders in the multiplier block <ref type="bibr" target="#b35">[36]</ref>. Since then, many works have focused on limiting the AD either in MCM algorithms <ref type="bibr" target="#b36">[37]</ref>- <ref type="bibr" target="#b38">[39]</ref> or directly in multiplierless filter design methods <ref type="bibr" target="#b13">[14]</ref>. Again, all of those approaches are heuristics that provide minimal AD, but do not guarantee minimal adder cost.</p><p>A low-level metric, e.g. minimizing the number of full adders <ref type="bibr" target="#b45">[46]</ref> or gates <ref type="bibr" target="#b46">[47]</ref>, would lead to more hardwareefficient results. However, modeling with respect to these metrics significantly increases the size and complexity of the optimization problem, limiting its practicality. While counting adders is a larger-grain approach, it nevertheless gives a good indication of the hardware resources needed in practice, and is better-suited for efficient ILP modeling.</p></div>
<div><head>III. MULTIPLIERLESS FIR FILTERS WITH FIXED NUMBER</head><p>OF MULTIPLIER BLOCK ADDERS Our first ILP model targets the design of generic multiplierless FIR filters regardless of their adder depth. It is based on a recently proposed MCM ILP formulation <ref type="bibr" target="#b29">[30]</ref>, where the goal is to directly compute the parameters of an MCM adder graph, if feasible, for a given number of adders. This idea is extended here for multiplierless FIR filter design by adding constraints on the frequency specification. As a result, we get an ILP model to design a multiplierless filter for a fixed number of adders in the multiplier block. To optimize the total number of adders, this ILP model is applied several times using an overall algorithm discussed in Section III-B. In the following, we first present the ILP formulation for the fixed number of multiplier block adders.</p></div>
<div><head>A. ILP Formulation for Fixed Multiplier Block Adder Count</head><p>The proposed ILP formulation is given in ILP Formulation 1 and uses the constants and variables listed in Table <ref type="table" target="#tab_1">II</ref>. The objective is, given a fixed number of multiplier block adders A M , to minimize the number of structural adders A S (which</p><formula xml:id="formula_6">ILP Formulation 1 Multiplierless FIR filters with fixed A M minimize A S (h m,0 ) subject to C1a: G2 B D(ω) ⩽ M -1 m=0 h ′ m c m (ω) ⩽ G2 B D(ω), ∀ω ∈ Ω d C1b: h m ⩽ h ′ m ⩽ h m , ∀m = 0, . . . , M - C2: G ⩽ G ⩽ G C3a: h ′ m = (-1) ϕ 2 s c a if o a,m,s,ϕ = ∀a = 0, . . . , A M , m = 0, . . . , M - C3b: h ′ m = 0 if h m,0 = 1, ∀m = 0, . . . , M - C3c: AM a=0 Smax s=Smin 1 ϕ=0 o a,m,s,ϕ + h m,0 = 1, ∀m = 0, . . . , M - C4: c 0 = C5: c a = c sh,sg a,ℓ + c sh,sg a,r , ∀a = 1, . . . , A M C6a: c a,i = c k if c a,i,k = 1, ∀a = 1, . . . , A M , i ∈ {ℓ, r} k = 0, . . . , a - C6b: a-1 k=1 c a,i,k = 1, ∀a = 1, . . . , A M , i ∈ {ℓ, r} C7a: c sh a,i = 2 s c a,i if φ a,i,s = ∀a = 1, . . . , A M , i ∈ {ℓ, r}, s = S min , . . . , S max C7b: Smax-1 s=Smin φ a,i,s = 1, ∀a = 1, . . . , A M , i ∈ {ℓ, r} C7c: φ a,ℓ,s = 0 ∀s &gt; C7d: φ a,ℓ,s = φ a,r,s ∀s &lt; C8a: c sh,sg a,i = -c sh a,i if ϕ a,i = 1, ∀a = 1, . . . , A M , i ∈ {ℓ, r} C8b: c sh,sg a,i = c sh a,i if ϕ a,i = 0, ∀a = 1, . . . , A M , i ∈ {ℓ, r} C8c: ϕ a,ℓ + ϕ a,r ⩽ 1, ∀a = 1, . . . , A M</formula><p>depend on the number of zero filter coefficients, encoded by the binary decision variables h m,0 ). The resulting constraints can be roughly divided into frequency response conditions (C1, C2), equations linking the filter coefficients with the coefficients of the multiplier block (C3) and formulas describing the multiplierless realization of the multiplier block (C4 -C8).</p><p>The integer coefficients h ′ m (m = 0, . . . , M -1) of the FIR filter are directly used as integer variables in the ILP formulation. The resulting frequency response is constrained in C1a by setting (2) and ( <ref type="formula" target="#formula_4">5</ref>) into <ref type="bibr" target="#b5">(6)</ref>. Constraints C1b are called lifting constraints. These are actually not required to solve the problem, but can significantly reduce the search space and improve run-time performance. Specifically, they limit the range of the coefficients to lower h m and upper h m bounds. Constraint C2 similarly limits the range of the gain G. The computation of these bounds is considered in Section V-A.</p><p>Constraints C3a to C3c provide the connection between  </p><formula xml:id="formula_7">A S ∈ N Number of structural adders h ′ m ∈ Z Integer representation of filter coefficient h m,0 ∈ {0, 1} true, if coefficient h ′ m is zero ca ∈ N Constant computed in adder a c a,i ∈ N Constant of input i ∈ {ℓ,</formula><formula xml:id="formula_8">= 0 . . . M -1 G ∈ [G, G]</formula><p>Gain of a flexible gain filter (G = 1 when the gain is fixed)</p><p>the filter coefficient h ′ m and the (potentially shifted and signcorrected) multiples computed in the multiplier block c a . For that, the binary decision variables o a,m,s,ϕ ∈ {0, 1} encode if h ′ m is connected to adder a of the multiplier block, shifted by s, and either added (ϕ = 0) or subtracted (ϕ = 1) in the structural adders (C3a). In case the coefficient is zero, a single binary decision variable h m,0 is used (C3b). This encoding allows the optimization of structural adders by considering the h m,0 variables in the objective function. For every zero coefficient, the corresponding structural adder(s) can be saved depending on the coefficient and filter type. Table <ref type="table" target="#tab_3">III</ref> shows the number of structural adders for the different filter types. Overall, constraints C3c ensure that only one of the above cases is valid for each filter coefficient.</p><p>The remaining constraints C4 -C8 are identical to the ones used for solving the MCM problem from <ref type="bibr" target="#b29">[30]</ref>. We give a brief description here, but refer the reader to <ref type="bibr" target="#b29">[30]</ref> for a more detailed presentation. The multiplier block input is viewed as a multiplication by factor one (c 0 = 1) and is defined with constraint C4. Constraints C5 represent the actual add operation of adder a and its corresponding factor c a . It is obtained by adding the shifted and possibly sign corrected factors of its left input c sh,sg a,ℓ and its right input c sh,sg a,r . The source of the adder inputs is encoded by C6a/b. Indicator constraints C6a are used to set the value c a,i of the adder input i ∈ {ℓ, r} to the actual factor when the corresponding decision variable c a,i,k is set. Indicator constraints are special constraints in which a binary variable controls whether or not a specified linear constraint is active. They are in-fact non-linear, but are supported by many modern ILP solvers and are also simple to linearize for other solvers (see <ref type="bibr" target="#b29">[30]</ref>). Constraints C6b make sure that only one source is selected. The actual shift is </p><formula xml:id="formula_9">I N -h 0,0 -2 M -1 m=1 h m,0 II N -2 M -1 m=0 h m,0 III N -2 M -1 m=1 h m,0 IV N -2 M -1 m=0 h m,0</formula><p>constrained by C7a/b in a similar way: indicator constraints C7a are used to set the shifted factor c sh a,i according to the corresponding decision variable φ a,i,s .</p><p>Constraints C7c and C7d are both optional lifting constraints used to reduce the search space. As the filter coefficients can be shifted in constraint C3a, we can limit the constants of the multiplier block to odd numbers. This allows us to use the well-known fact that odd coefficients can be computed from odd numbers using one addition where either one operand is left shifted and the other operand is not shifted, or both operands are right shifted by the same value <ref type="bibr" target="#b47">[48,</ref><ref type="bibr">Theorem 3]</ref>.</p><p>To support subtractions, indicator constraints C8a/b are used to set the sign according to decision variable ϕ a,i . Finally, constraints C8c ensure that at most one input of the adder can be negative, as subtracting both inputs is typically more hardware demanding.</p><p>All of the integer variables from Table <ref type="table" target="#tab_1">II</ref> are computed from boolean variables weighted by integer constants. They can thus be relaxed to real variables without changing the problem, while also speeding up the optimization (by reducing the number of integer variables).</p></div>
<div><head>B. Minimizing the Total Number of Adders</head><p>As the number of adders in the multiplier block A M is fixed in ILP Formulation 1, we need to iterate over various values A M to find the minimum number of total adders</p><formula xml:id="formula_10">A = A M + A S .<label>(7)</label></formula><p>For that, we first search for a solution with minimal number of multiplier block adders by solving ILP Formulation 1 using a lower bound for the multiplier block adders A M = A M,LB and, if infeasible, increase A M by one until we obtain the first feasible solution. A feasible lower bound A M,LB is zero, but a better lower bound is provided later in Section V-B. This solution with minimum multiplier block adders A M,min is not necessarily the global optimum, as there might be a solution with A M &gt; A M,min and a smaller A S . To account for this, we need a lower bound for the structural adders A S,min . This is obtained once at the beginning of the overall algorithm by solving the problem for a maximally sparse FIR filter, which we do by taking ILP Formulation 1 where only the constraints C1 -C3 are considered.</p><p>In case the structural adders A S of solutions with A M = A M,min are not identical with A S,min , we increment A M until we find a solution with A S = A S,min . This is a safe stopping point since, by the optimality of ILP Formulation 1, there is no solution with larger A M and smaller A S . The solution with minimum total adders A found so far is hence also globally optimal. Typically, only a few iterations are necessary to reach this point.</p></div>
<div><head>IV. MULTIPLIERLESS FIR FILTERS WITH BOUNDED ADDER DEPTH</head><p>As discussed above, limiting the AD is important to reduce the power consumption of a filter. Unfortunately, adapting ILP Formulation 1 to limit the AD is not straightforward, as the topology of the adders and thus the AD is left open. We present in this section a novel ILP model for the design of multiplierless FIR filter with limited AD which is based on a formulation that was initially designed for optimizing pipelined MCM (PMCM) circuits <ref type="bibr" target="#b38">[39]</ref>.</p><p>In contrast to ILP Formulation 1, the possible coefficients are precomputed for each adder stage s and selected using binary decision variables. The computation of the corresponding coefficient sets is given next.</p></div>
<div><head>A. Definition of Coefficient Sets</head><p>We use some notation and definitions originally introduced in <ref type="bibr" target="#b25">[26]</ref>. First, we define the generalized add operation called A-operation, which includes shifts. An A-operation has two input coefficients u, v ∈ N and computes</p><formula xml:id="formula_11">A q (u, v) = |2 lu u + (-1) sv 2 lv v|2 -r ,<label>(8)</label></formula><p>where q = (l u , l v , r, s v ) is a configuration vector which determines the left shifts l u , l v ∈ N 0 of the inputs, r ∈ N 0 is the output right-shift and s v ∈ {0, 1} is a sign bit which denotes whether an addition or subtraction is performed. Next, we define the set A * (u, v) containing all possible coefficients which can be obtained from u and v by using exactly one A-operation:</p><formula xml:id="formula_12">A * (u, v) := {A q (u, v) | q is a valid configuration} . (9)</formula><p>A valid configuration is a combination of l u , l v , r and s v such that the result is a positive odd integer A q (u, v) ⩽ c max . The reason for limiting the integers to odd values is that we can compute every even multiple by shifting the corresponding odd multiple to the left. The c max limit is used to keep A * (u, v) finite. It is chosen as a power-of-two value which is usually set to the maximum coefficient bit width B plus one <ref type="bibr" target="#b24">[25]</ref>, <ref type="bibr" target="#b25">[26]</ref> </p><formula xml:id="formula_13">c max := 2 B+1 . (<label>10</label></formula><formula xml:id="formula_14">)</formula><p>For convenience, the A * set is also defined for an input set X ⊆ N as</p><formula xml:id="formula_15">A * (X) := u,v∈X A * (u, v) .<label>(11)</label></formula><p>We can now define the coefficients that can be computed at adder stage s, denoted as A s , by recursively computing the A * sets</p><formula xml:id="formula_16">A 0 := {1} (12) A s := A * (A s-1 ) .<label>(13)</label></formula><p>In addition, let T s denote the set of (u, v, w) triplets for which w ∈ A s can be computed using u and v from the previous stage (i.e., u, v ∈ A s-1 ). T s can be computed recursively, starting from the last stage s, which is equal to the maximum allowable AD:</p><formula xml:id="formula_17">T s := {(u, v, w) | w = A q (u, v), u, v ∈ A s , u ⩽ v, w ∈ A s+1 }.<label>(14)</label></formula><p>To give an example, the first elements of T 1 are T 1 = {(1, 1, 1), (1, 1, 3), (1, 1, 5), (1, 1, 7), (1, 1, 9), (1, 1, 15), . . .}. This set contains all the possible rules for computing multiples from the input within one stage of additions, while set T 2 = T 1 ∪ { <ref type="bibr" target="#b0">(1,</ref><ref type="bibr" target="#b2">3,</ref><ref type="bibr" target="#b10">11)</ref>, <ref type="bibr" target="#b0">(1,</ref><ref type="bibr" target="#b4">5,</ref><ref type="bibr" target="#b10">11)</ref>, . . . , <ref type="bibr" target="#b2">(3,</ref><ref type="bibr" target="#b4">5,</ref><ref type="bibr" target="#b10">11)</ref>, . . .} contains all the combinations of how elements in the next stage can be computed.</p></div>
<div><head>B. ILP Formulation for Fixed Adder Depth</head><p>The bounded AD model is given in ILP Formulation 2, while the corresponding constants and variables are given in Table <ref type="table" target="#tab_6">IV</ref>.</p><p>In contrast to ILP Formulation 1, the objective is to directly minimize the total number of adders A, which is separated into adders in the multiplier block (A M ) and structural adders A S . Similar to ILP Formulation 1, the constraints are divided into frequency response conditions (C1, C2), the link between the filter coefficients and the coefficients of the multiplier block (C3, C4) and the equations describing the multiplierless realization of the multiplier block (C5 -C8).</p><p>Constraints C1a/b and C2 are identical to the ones in ILP Formulation 1. Now, the connection between the odd multiplier block coefficients of the pre-computed sets and the filter coefficients is performed using binary decision variables. Let h m,w ∈ {0, 1} be a binary decision variable that is true if the magnitude of h ′ m is identical to w, i.e.,</p><formula xml:id="formula_18">h m,w = 1 when |h ′ m | = w 0 otherwise (<label>15</label></formula><formula xml:id="formula_19">)</formula><p>for m = 0, . . . , M -1 and w = 0, . . . , 2 B -1. Furthermore, let ϕ m determine the sign of h ′ m as follows</p><formula xml:id="formula_20">ϕ m = 0 when h ′ m ≥ 0 1 otherwise . (<label>16</label></formula><formula xml:id="formula_21">)</formula><p>The value of each integer coefficient h ′ m is selected by the indicator constraints C3a. In addition, constraints C3b make sure that only one value per filter coefficient is selected.</p><p>Next, we distinguish between coefficients that are computed for the selected stage (by using an addition) and coefficients that are just duplicated from a previous stage. <ref type="bibr">Hence</ref> </p><formula xml:id="formula_22">G2 B D(ω) ⩽ M -1 m=0 h ′ m c m (ω) ⩽ G2 B D(ω), ∀ω ∈ Ω d C1b: h m ⩽ h ′ m ⩽ h m , ∀m = 0, . . . , M -1 C2: G ⩽ G ⩽ G C3a: h ′ m =              2 B -1 w=0 wh m,w if ϕ m = 0 - 2 B -1 w=1 wh m,w if ϕ m = 1 ∀m = 0, . . . , M -<label>1</label></formula><p>C3b:</p><formula xml:id="formula_23">2 B -1 w=0 h m,w = 1, ∀m = 0, . . . , M -1 C4: d AD odd(w) + a AD odd(w) ⩾ 1 M M -1 m=0 h m,w , ∀w = 0, . . . , 2 B -1 C5: d s w = 0 ∀w ∈ A s \ s-1 s ′ =0</formula><p>A s ′ and s = 1, . . . , AD -1</p><formula xml:id="formula_24">C6: d s w -a s-1 w -d s-1 w ⩽ 0, ∀w ∈ A s \{0}, s = 2, . . . , AD C7: a s w - (u,v,w ′ )∈T s | w ′ =w x s-1 (u,v) ⩽ 0, ∀w ∈ A s , s = 2, . . . , AD C8: x s (u,v) -d s u -a s u ⩽ 0 x s (u,v) -d s v -a s v ⩽ 0 ∀(u, v,</formula><p>w) ∈ T s with s = 1, . . . , AD -1 using an adder or just duplicated, respectively. Duplicates do not contribute to the cost in this work, but note that the decision variable can be used to model the cost in a pipelined implementation of the multiplier block.</p><p>The connection to the filter coefficients h m,w is made through C4. As several of the M h ′ m coefficients can have the same w value, the right hand side of C4 is scaled by 1/M to keep it less than one. Whenever the right hand side of C4 is non-zero it forces the realization of coefficient w in the output stage AD, either as an adder or as a register/wire.</p><p>Constraints C5 and C6 consider the realization as register/wire: they require that a value w can only be replicated from a previous stage if it was computed or replicated before.</p><p>The realization as an adder computing constant w from the inputs u and v requires the presence of both inputs in the previous stage. For that, the binary variables x s (u,v) are introduced to determine if both are available in stage s: </p><formula xml:id="formula_25">x s (u,v) = 1 if</formula><formula xml:id="formula_26">G ∈ [G, G]</formula><p>Gain of a flexible gain filter (G = 1 when the gain is fixed)</p><p>Now, constraint C7 specifies that if w is computed by w = A(u, v) in stage s, the pair (u, v) has to be available in the previous stage. If a pair (u, v) is required in stage s, constraints C8 make sure that u and v have been realized in the previous stage either as register or adder. Note that instead of using constraint C5, it is more practical to remove all variables d s w = 0 from the cost function and their related constraints. Also note that the binary variables x s (u,v) and the integer variables h ′ m can be relaxed to real numbers to speed up the optimization.</p><p>Finally, this model can be extended to optimize an approximate low-level cost. For that, the A S and a s w terms have to be weighted with their corresponding low-level cost. While this is exact for the multiplier blocks (as their coefficients are pre-computed) the costs for the structural adders have to be approximated. This can be done by taking the input word size for computing the cost of each structural adder and considering their word size increase due to the multiplier block in the a s w terms. This works, of course, only when the structural adder is actually realized.</p></div>
<div><head>C. Selecting the Adder Depth</head><p>The AD is often selected to be as small as possible, typically at the expense of a higher adder cost. It is well known that the minimal AD needed when multiplying with a given coefficient can be realized by using a binary tree <ref type="bibr" target="#b48">[49]</ref>. Therefore, it cannot be lower than the base two logarithm of the nonzero digit count of its MSD representation. Unfortunately, as the coefficients are not known in advance, the minimum AD cannot be derived from the filter specification. However, the upper bound of the AD can be computed from the coefficient word size B as follows. A B bit binary number can have up to B + 1 digits when represented as an MSD number and up to ⌊(B + 1)/2⌋ + 1 non-zeros in the worst case. This leads to a maximum adder depth of</p><formula xml:id="formula_27">AD max = log 2 B + 1 2 + 1 . (<label>18</label></formula><formula xml:id="formula_28">)</formula><p>Using this bound, a search from AD = 0, . . . , AD max can be performed until the first feasible solution is found. For practical FIR filters, early studies have shown that coefficient word sizes between 15 bit to 20 bit are sufficient to achieve approximation errors between -70 and -100 dB. Using <ref type="bibr" target="#b17">(18)</ref>, this translates to ADs of at most three to four. In our experiments, we found very good solutions with AD = 2 for most of the filters from practice.</p></div>
<div><head>V. REDUCING THE PROBLEM COMPLEXITY A. Reducing the Coefficient Range</head><p>Following <ref type="bibr" target="#b22">[23,</ref><ref type="bibr">Sec. 3]</ref>, we bound the search space for the gain and coefficient values, respectively, by projecting the polytope corresponding to the discretized versions of ( <ref type="formula" target="#formula_3">4</ref>) or ( <ref type="formula" target="#formula_5">6</ref>) onto G and each h ′ m . For instance, in the case of the coefficients, the goal is a tight interval enclosure [h m , h m ] for the feasible values of h ′ m . This corresponds to the LPs:</p><formula xml:id="formula_29">minimize h ′ m or maximize h ′ m subject to G2 B D(ω) ⩽ M -1 k=0 h ′ k c k (ω) ⩽ G2 B D(ω), ∀ω ∈ Ω d ,</formula><p>where h ′ k ∈ R for k = 0, . . . , M -1 and G ∈ G, G (or G = 1 when unity gain is used). We get [h m , h m ] by taking</p><formula xml:id="formula_30">h m = ⌈h ′ m ⌉ from minimize h ′ m , h m = ⌊h ′ m ⌋ from maximize h ′ m .</formula><p>We do the same for G in computing the enclosure [G, G], which is done before bounding the filter coefficients.</p></div>
<div><head>B. Computing a Lower Bound for the Number of Adders</head><p>Having a good lower bound for the number of adders helps to reduce the number of ILP runs for ILP Formulation 1 as described in Section III-B. There are well-known bounds for the number of adders that are required to multiply with a pre-determined set of constants <ref type="bibr" target="#b49">[50]</ref>. Unfortunately, these can not be directly applied as we do not know the coefficients in advance. However, we can adopt them to the ranges we obtained in Section V-A.</p><p>The initial lower bound in <ref type="bibr" target="#b49">[50]</ref> is the following:</p><formula xml:id="formula_31">A M,LB = min m ⌈AD min (h ′ m )⌉ + M uq -1<label>(19)</label></formula><p>The function AD min (h ′ m ) computes the minimum AD for the coefficient h ′ m and M uq is the number of positive odd unique coefficients excluding zero and one. To transfer this to the coefficient ranges we obtained, we have to compute lower bounds for AD min (h ′ m ) and M uq . A lower bound of AD min (h ′ m ) can be obtained by simply evaluating the minimum AD for all the possible values h</p><formula xml:id="formula_32">′ m ∈ [h m , h m ], i.e., A M,LB = min m,h ′ m ∈[hm,hm] ⌈AD min (h ′ m )⌉ + M uq -1<label>(20)</label></formula><p>To obtain a lower bound of the number of unique coefficients M uq , we compute the following: 1) We initialize M uq = 0 and O m = {}, m = 0, . . . , M -1.</p><p>2) For each h ′ m ∈ [h m , h m ], we compute its positive odd representation by dividing its absolute value by two until it is odd and add it to the O m set.</p><p>3) For each O m , we check whether it contains neither 0 nor 1 and does not have any intersection with another set O n with n &gt; m. In this case, we know that we need at least one adder to compute this coefficient and we increase M uq by one.</p></div>
<div><head>C. Discretizing the Frequency Domain</head><p>Even though Ω is replaced by a finite set Ω d , we perform a rigorous posteriori validation of the result over Ω <ref type="bibr" target="#b50">[51]</ref>. Still, the typically large size of Ω d (16M is a common value found in the literature) can have a big impact on the run-time of the filter design routine. This is shown for instance in the context of an optimal branch-and-bound algorithm for FIR filter design with fixed-point coefficients <ref type="bibr" target="#b33">[34,</ref><ref type="bibr">Table 2]</ref>. A too small number of points can, on the other hand, lead to an invalid solution over Ω and a larger feasible set, potentially incurring a larger run-time as well. It is thus important to consider a discretization of reasonable size that is unlikely to lead to invalid solutions over Ω (i.e., equations ( <ref type="formula" target="#formula_3">4</ref>) or ( <ref type="formula" target="#formula_5">6</ref>) do not hold) and does not increase the search space by a too large factor. To this effect, we use so-called approximate Fekete points (AFPs), which contain the most critical frequencies for a given filter that needs to fit a target frequency response. They have recently been used to improve the robustness of the classic Parks-McClellan Chebyshev FIR filter design algorithm <ref type="bibr" target="#b51">[52]</ref> and for a fast and efficient heuristic for FIR fixedpoint coefficient optimization <ref type="bibr" target="#b52">[53]</ref>. They are efficient choices when performing polynomial interpolation/approximation on domains such as Ω. This is relevant in our context since H R (ω) in ( <ref type="formula" target="#formula_0">2</ref>) is a polynomial in cos(ω). For details on how to compute them we refer the reader to <ref type="bibr" target="#b51">[52]</ref>, <ref type="bibr" target="#b52">[53]</ref> and the references therein.</p></div>
<div><head>D. An Adaptive Search Strategy</head><p>Even if the current Ω d leads to a solution that does not pass a posteriori validation, it might still be possible to rescale the gain factor G such that (6) holds. By taking a point ω max ∈ Ω where GD(ω max ) -H R (ω max ) or H R (ω max ) -GD(ω max ) is largest (i.e., the point of largest deviation from the specification) we first update G to take a value close to H R (ω max )/D(ω max ) or H R (ω max )/D(ω max ), depending on where the deviation occurs. If this new gain leads to a valid solution over Ω, then it is optimal. If not, we update Ω d by adding the points of largest deviation for each frequency subdomain. We rerun the optimization with this new Ω d , repeating until either (a) there are no more invalid frequency points or (b) the problem becomes infeasible, meaning no solution with the imposed constraints over Ω exists.</p><p>We should mention that running the result validation code of <ref type="bibr" target="#b50">[51]</ref> at each iteration of the adaptive routine is computationally expensive. This is why at each iteration we perform a fast, non rigorous test consisting of verifying (6) on a much denser discretization of Ω than Ω d . We found this to usually be sufficient in ensuring that the a posteriori validation <ref type="bibr" target="#b50">[51]</ref> done at the end of optimization is successful. This is in stark contrast with the rest of the literature, which generally only uses a small discretization of Ω throughout the design process. While good for performance, such an approach will sometimes lead to designs which actually fail to satisfy the specification (see results in Table <ref type="table" target="#tab_7">VI</ref>).</p></div>
<div><head>VI. EXPERIMENTAL RESULTS</head><p>To test the ILP formulations discussed above, we have implemented them in a C++ filter design tool <ref type="foot" target="#foot_0">1</ref> . It features a flexible command-line interface.</p></div>
<div><head>A. Experimental Setup and Parameter Choices</head><p>The proposed implementation supports several popular (M)ILP solvers, such as Gurobi<ref type="foot" target="#foot_1">2</ref> and CPLEX <ref type="foot" target="#foot_2">3</ref> . For convenience, these solvers are accessed through the ScaLP <ref type="bibr" target="#b53">[54]</ref> library, which acts as a frontend. Based on our experiments, Gurobi usually proved to be the fastest, which is why, apart from a few exceptions, we use it on all the examples below.</p><p>All experiments use the AFP-based frequency grid discretization mentioned in Section V-C. As discussed before, the number of frequency points in Ω d is run-time critical. To determine an appropriate size, we ran an experiment using a typical design scenario with an Ω d size of kM points and k = 1, . . . , 32. They start large for very low k, as in these cases the frequency grid usually has to be extended to address violations, which require re-running the optimization routine on a new grid. If k is large enough (e.g., k ⩾ 4), invalid results become rare, meaning just one optimization pass is sufficient. Further increasing k at this point just leads to more constraints in the model and likely a larger run-time. Based on these results, we start with 4M points. This choice usually delivers a good balance between optimizer run-time and number of iterations needed to obtain a valid solution over Ω.</p></div>
<div><head>B. Benchmark Set</head><p>Several multiplierless filter designs were computed to evaluate our methods. They are introduced next.</p><p>1) A Family of Specifications from [4, Example 1]: We consider a family of low-pass linear-phase filter specifications from Redmill et al. <ref type="bibr" target="#b3">[4]</ref>. These specifications are defined by: where δ is a parameter regulating error. We set δ = 10 -p 20 , where p &gt; 0 is the error in decibels (dB).</p><formula xml:id="formula_33">1 -δ ⩽ H R (ω) ⩽ 1 + δ, ω ∈ [0, 0.3] (passband) -δ ⩽ H R (ω) ⩽ δ, ω ∈ [0.5, 0.1] (stopband)</formula><p>Our goal with this benchmark is to explore the tradeoff between the error (p), the filter order (N ) and the word length (B) in terms of the total number of adders.</p><p>2) A Set of State-of-the-art Specifications: We also test our tool on a set of reference specifications from the literature <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b1">[2]</ref>, <ref type="bibr" target="#b3">[4]</ref>, <ref type="bibr" target="#b5">[6]</ref>, <ref type="bibr" target="#b8">[9]</ref>, <ref type="bibr" target="#b9">[10]</ref>, <ref type="bibr" target="#b13">[14]</ref>, <ref type="bibr" target="#b15">[16]</ref>, <ref type="bibr" target="#b22">[23]</ref>, referred to as S1, S2, L1, L2, L3, X1, G1, Y 1 and Y 2. They are all low-pass filters defined by</p><formula xml:id="formula_34">1 -δ p ⩽ H R (ω) ⩽ 1 + δ p , ω ∈ Ω p (passband), -δ s ⩽ H R (ω) ⩽ δ s , ω ∈ Ω s (stopband),</formula><p>where the values of δ p , δ s , Ω p , Ω s for each specification are given in Table <ref type="table" target="#tab_6">V</ref>. Over time, some of these reference filter specifications were slightly modified by different publications.</p><p>We compare against the most recent version in each case, updating it to account for any violation of the specification in the results reported in the literature. The restriction to low-pass filters comes only from the existing literature. Our tool can also be used to design other types of filters, such as multiband filters or decimators (since we generalize constraints on the frequency response as functions of frequencies).</p></div>
<div><head>C. 1-step vs 2-step Design Optimization Approach</head><p>We start by demonstrating the advantages of an overall 1step optimization over the classic 2-step filter design process. For each frequency specification, there exist numerous coefficient sets satisfying it. Take, for example, frequency specification S1, when realized as a type I filter with N = 24: there exist 237 sets of coefficients of word length B = 9 that satisfy the constraints. We brute-force explored the design space and applied the optimal MCM solver <ref type="bibr" target="#b29">[30]</ref> on each possible filter coefficient set to design the multiplierless implementations. For this particular example, the total adder cost varies from 26 up to 34 adders. Figure <ref type="figure" target="#fig_3">4</ref> presents the histogram illustrating the number of coefficient sets falling into each adder cost category. It can be interpreted in the following way: when selecting coefficient sets out of the pool of feasible results, with high probability one obtains the design of cost 32, 33 or perhaps 31 adders. Indeed, only 15 out of 237 filters have cost less than 30 adders and the lowest cost is achieved by only one filter. Generally speaking, for an arbitrary filter specification, the 2-step approach that first selects a filter coefficient set (without a priori knowledge of the cost) and then designs an optimal MCM architecture, has a high probability to be far from optimal. Brute-force design exploration as presented here is not practical for higher-order and high-wordlength solutions, hence a 1-step optimization approach is necessary to navigate the search space towards an optimal solution.</p></div>
<div><head>D. ILP1 versus ILP2</head><p>1) Model Complexity and Run-Time Comparison: To estimate the model complexity, we evaluated the model sizes as well as the run-times. This is done using the family of specifications from [4, Example 1] as described in Section VI-B1. The value of p is varied from -2 dB to -46 dB using an effective word length of up to B = 10 bits. A timeout of 2 hours was set for each ILP run. Fig. <ref type="figure">5</ref> shows the ILP model sizes in terms of number of variables and constraints, while Fig. <ref type="figure" target="#fig_5">6</ref> shows the run-times obtained on an 8-core Intel Core i9 notebook CPU. The run-times include the ILP runs of the coefficient range reduction (Section V-A) as well as the adaptive search strategy (Section V-D). Coefficient range reduction always took less than a second to compute the lower and upper bounds for each coefficient. For the adaptive search strategy, at least one re-run was necessary in 27 out of the 125 cases (21.6%). At most four re-runs were necessary to meet frequency specification, in two of the cases.</p><p>The following can be observed: for ILP1, the model size grows with decreasing error as more adders are required, leading to longer run-times. For errors smaller than -38 dB, the ILP timeout was exceeded. For ILP2, the model size remains approximately constant for a fixed AD. The fluctuations in model size can be explained by the coefficient range reduction of Section V-A.</p><p>For AD=2, fast run-times were observed, outperforming ILP1 and scaling to -46 dB errors within a few seconds (for smaller errors, the word size has to be increased). For AD=3,  This shows the limitations of the proposed methods: ILP1 execution is dominated by the total number of adders while ILP2 execution is dominated by the adder depth. As filters with low adder depth are desired for low power applications, this later limitation is less impactful.</p><p>2) Optimization Results Comparison: Both ILP1 and ILP2 can be used to optimize for the total number of adders given fixed parameters like filter order N , filter type and the effective word length B (see Fig. <ref type="figure" target="#fig_2">3</ref>). In case of ILP2, the adder depth is an additional constraint. Therefore, in practice, the two approaches can sometimes lead to different results. This is exemplified in Fig. <ref type="figure">7</ref>, where we again design a set of filters using the family of specifications from [4, <ref type="bibr">Example 1]</ref>. We consider 37 filters with error varying from -2 dB to -38 dB, with a 9-bit effective word length and gain G = 1. In each case, a type I filter with smallest N that leads to a feasible Fig. <ref type="figure">7</ref>: Total adder count comparison when using ILP1 (adapted to minimize the total number of adders) and ILP2 (with AD limit set to 2) on the Redmill set of filters <ref type="bibr" target="#b3">[4]</ref>. solution under the given constraints was used. For ILP2, the upper bounds on the AD were set to 2 and 3, respectively. The ILP solver timeout was again set to 2 hours.</p><p>For most error targets the total adder count is identical between the three variants. The exceptions are as follows:</p><p>• At -22 dB the minimum filter order is N = 10, leading to a higher adder count than for -23 dB. . .-26 dB where a filter order of N = 12 is necessary. • At -27 dB and -32 dB, AD = 2 was simply not sufficient to reach the minimum adders. Similarly, at -31 dB and -36 dB, AD = 3 was not sufficient. • At -37 dB, ILP1 finds an optimal solution with N = 20 and 25 adders while an AD = 2 solution for ILP2 is only possible starting with N = 22 and achieving 23 adders. As we further illustrate in the next section, the combination of the filter order, word length and adder depth for a given specification forms a non-linear discrete design-space, increasing the difficulty of the search for the overall minimal-adder implementation.</p></div>
<div><head>E. Optimization Results for Benchmark Sets</head><p>For comparison with previous work, we use ILP2 with AD = 2 (unless otherwise stated).</p><p>1) The Family of Specifications from [4, Example 1]: The experiment setting from Section VI-D2 is expanded upon. We compare our best results (with effective word lengths B ∈ {8, 9, 10, 11}) with those from [4, <ref type="bibr">Example 1]</ref>. We start off by considering only type I filters (just like in <ref type="bibr" target="#b3">[4]</ref>), flexible gain G ∈ [2/3, 4/3] and minimal order N for each error target. The results are illustrated in Fig. <ref type="figure" target="#fig_8">8</ref>. We note that there are certain cases where, for a given B, taking the minimal filter order leading to a feasible solution does not minimize the adder cost. This is most visible for B = 11 and a -30 dB error target, where a minimal order N = 14 filter requires 24 adders. For B = 10, the minimal N is 16, leading to only 17 total adders, a 7 adder improvement. Taking N = 16 for B = 11 also results in a 17 adder solution. A lower implementation cost  Total number of adders best results extracted from <ref type="bibr" target="#b3">[4]</ref> best results with fixed gain best results with flexible gain Fig. <ref type="figure">9</ref>: Comparison between our best design space exploration results and the best results from [4, <ref type="bibr">Example 1]</ref>. Our tool improves designs from <ref type="bibr" target="#b3">[4]</ref> or proves them optimal. is sometimes possible when increasing the filter order leads to a sparser filter and/or a more economical MCM design. Such solutions better optimize the objective functions in the proposed ILP models. We nevertheless remark that increasing the filter order beyond a certain threshold will not lead to different solutions.</p><p>Of course, increasing the word length can also lead to a significant improvement in the results. For instance, the optimal -50 dB attenuation results for B ∈ {9, 10, 11} require 42, 32 and 31 adders, respectively. This nonlinearity of the word length/cost relation means that the user should favor a comprehensive exploration of the design space, varying the design parameters (especially B, filter type and N ) and examine the various trade-offs. This is possible with our tool. Fig. <ref type="figure">9</ref> shows the results of such an experiment where, with respect to the setting of Fig. <ref type="figure" target="#fig_8">8</ref>, we additionally allow N to vary and also consider type II filters. We also added the fixed and flexible gain as well as the results from the genetic algorithm presented in <ref type="bibr" target="#b3">[4]</ref>. Compared to <ref type="bibr" target="#b3">[4]</ref>, we could improve all of the results, except two of them where we obtained the same adder cost (-9 dB and -25 dB). It is clearly visible that allowing flexible gain designs can have a major influence on the quality of the results.</p><p>2) The Set of State-of-the-art Specifications: Table VI presents the comparison between our designs and the best results from literature <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b1">[2]</ref>, <ref type="bibr" target="#b3">[4]</ref>, <ref type="bibr" target="#b8">[9]</ref>, <ref type="bibr" target="#b13">[14]</ref>, <ref type="bibr" target="#b15">[16]</ref> for the filter specifications from Table <ref type="table" target="#tab_6">V</ref>. The following information for each implementation is given: filter order (N ), filter type, number of multiplier adders (A M ), number of structural adders (A S ), total number of adders (A), adder depth of the multiplier block (AD), gain (G), effective coefficient word length (B) and, finally, coefficients of the filter. In the following, we discuss each instance in detail.</p><p>S1: for this specification we show that the AD can be reduced from 3 to 2 stages, while keeping the same effective word length. We also reduce the number of adders by two (one structural and one MB).</p><p>S2: in <ref type="bibr" target="#b8">[9]</ref>, implementations with adder depths 3 and 2 are proposed, at the cost of 78 and 80 adders, respectively. These results are improved in <ref type="bibr" target="#b13">[14]</ref>, with the authors claiming that a 3-stage implementation at the cost of 76 adders has a high probability to be optimal. We demonstrate that a 2-stage design with a cost of only 66 adders is possible. Again, our result has higher sparsity than previous designs.</p><p>L1: the tool timed out for this specification before giving a feasible result, hence it is not presented in Table <ref type="table" target="#tab_7">VI</ref>. The best known result from literature is a 120-tap filter <ref type="bibr" target="#b8">[9]</ref> and the size of an instance of the corresponding ILP formulation goes beyond the current capabilities of the solvers we tried, showing its limitations.</p><p>L2: we could not achieve a better solution than the state of the art <ref type="bibr" target="#b13">[14]</ref> before the timeout. This example showcases the scalability limits of our tool with a high filter order and AD = 3, as also shown in Section VI-D1.</p><p>L3: in <ref type="bibr" target="#b13">[14]</ref>, an implementation with 35 adders is provided. We show that a 34 adder solution is possible.</p><p>X1&amp;G1: we obtain the same results as the optimal ones reported in <ref type="bibr" target="#b22">[23]</ref>.</p><p>Y1: the verification of the frequency response of the result of <ref type="bibr" target="#b22">[23]</ref> revealed a slight stopband violation. By adjusting the frequency specification (denoted as Y1 * ), we could obtain the same result. The solution of the initial frequency specification with AD= 2 requires one adder more while setting AD= 3 as in <ref type="bibr" target="#b13">[14]</ref> yield to an optimal solution with 29 adders.</p><p>Y2: we obtain a result with same adder count as the optimal one reported in <ref type="bibr" target="#b22">[23]</ref>.</p><p>Overall, the proposed tool achieves improvements to several of the considered filter design problems and confirms optimal results reported in literature. Most importantly, the user can explore a large design space by setting different implementation parameters, e.g., adder depth, coefficient word length, filter type, etc. The required run-time however, will depend greatly on the problem. In the case of Table VI, it varied from several seconds for the smallest filters (S1) up to several days for the largest ones (S2 and L2).</p></div>
<div><head>VII. CONCLUSION AND PERSPECTIVES</head><p>In this paper we have introduced two new algorithms for the design of optimal multiplierless FIR filters. Relying on ILP formulations stemming from the MCM literature, our algorithms minimize either (a) the number of structural adders given a fixed budget of multiplier block adders or (b) the total number of adders (multiplier block + structural adders) given a fixed adder depth. We further show how (a) can be applied iteratively to optimally minimize the total number of adders (without any adder count or adder depth constraints). Extensive numerical tests with example design problems from the stateof-the-art show that our approaches can offer in many cases better results. We also make available an open-source C++ implementation of the proposed methods.</p><p>In the future we plan to extend the current solution to other filter structures and use other efficiency metrics, in particular to optimize the number of full adders. Regarding new metrics, this calls for modeling the impact of the precision choice on the numerical quality of the result, which is non-trivial due to its highly non-linear nature. Developing a dedicated branch and bound solver for instance, inspired by <ref type="bibr" target="#b22">[23]</ref>, has the potential of helping us deal with this heterogenous design problem. Regarding filter structures, we plan to adapt our framework to cascaded forms and recursive filters.</p></div><figure xml:id="fig_0"><head>Fig. 1 :</head><label>1</label><figDesc>Fig. 1: Different adder circuits for constant multiplications.</figDesc></figure>
<figure xml:id="fig_1"><head>Fig. 2 :</head><label>2</label><figDesc>Fig. 2: Structure of FIR filters.</figDesc></figure>
<figure xml:id="fig_2"><head>Fig. 3 :</head><label>3</label><figDesc>Fig. 3: Simplified multiplierless FIR filter design flow.</figDesc></figure>
<figure xml:id="fig_3"><head>Fig. 4 :</head><label>4</label><figDesc>Fig. 4: Histogram demonstrating the total adder cost of feasible filter designs for S1 specification with word length B = 9.</figDesc></figure>
<figure xml:id="fig_4"><head>× 10 6 1 × 10 7 1 × 10 8 Fig. 5 :</head><label>185</label><figDesc>Fig. 5: Model size in terms of the number of variables and constraints for different pass/stopband errors for ILP1 and ILP2 with AD=2 and AD=3.</figDesc></figure>
<figure xml:id="fig_5"><head>Fig. 6 :</head><label>6</label><figDesc>Fig. 6: Run-time for different pass/stopband errors for ILP1 and ILP2 with AD=2 and AD=3.</figDesc></figure>
<figure xml:id="fig_7"><head /><label /><figDesc>pass/stopband (dB) Total number of adders best results for B = 8 best results for B = 9 best results for B = 10 best results for B = 11</figDesc></figure>
<figure xml:id="fig_8"><head>Fig. 8 :</head><label>8</label><figDesc>Fig. 8: Our designs with effective word lengths varying from 8 to 11, filter type I and smallest feasible filter order.</figDesc></figure>
<figure type="table" xml:id="tab_0"><head>TABLE I :</head><label>I</label><figDesc>Relation between filter order N , number of coefficients M and function c m (ω) for different filter types</figDesc><table><row><cell>Type Sym.</cell><cell>N</cell><cell>M</cell><cell>cm(ω)</cell></row></table></figure>
<figure type="table" xml:id="tab_1"><head>TABLE II :</head><label>II</label><figDesc>Used constants (top) and variables (bottom) in ILP Formulation 1</figDesc><table><row><cell>Constant/Variable</cell><cell>Meaning</cell></row><row><cell>A M ∈ N</cell><cell>Number of adders in the multiplier block</cell></row><row><cell>M ∈ N</cell><cell>Number of filter coefficients</cell></row><row><cell>S min , Smax ∈ Z</cell><cell>Minimum and maximum shift</cell></row><row><cell>B ∈ Z</cell><cell>max. effective word length of coefficients</cell></row><row><cell>G, G ∈ R</cell><cell>lower and upper bounds on the filter gain</cell></row></table></figure>
<figure type="table" xml:id="tab_3"><head>TABLE III :</head><label>III</label><figDesc>Structural adder count for the different filter types Type no. of structural adders, A S (h m,0 )</figDesc><table /></figure>
<figure type="table" xml:id="tab_6"><head>TABLE V :</head><label>V</label><figDesc>Specifications of the reference filters</figDesc><table><row><cell>Name</cell><cell>Source</cell><cell>Ωp/π</cell><cell>Ωs/π</cell><cell>δp</cell><cell>δs</cell></row><row><cell>S1</cell><cell>[4]</cell><cell>[0, 0.3]</cell><cell>[0.5, 1]</cell><cell cols="2">0.00636 0.00636</cell></row><row><cell>S2</cell><cell>[9], [14], [23]</cell><cell>[0, 0.042]</cell><cell>[0.14, 1]</cell><cell>0.026</cell><cell>0.001</cell></row><row><cell>L1</cell><cell>[9], [11], [23]</cell><cell>[0.8, 1]</cell><cell>[0, 0.74]</cell><cell>0.0057</cell><cell>0.0001</cell></row><row><cell>L2</cell><cell>[1], [16], [23]</cell><cell>[0, 0.2]</cell><cell>[0.28, 1]</cell><cell cols="2">0.02800 0.001</cell></row><row><cell /><cell /><cell>[0; 0.15]</cell><cell /><cell>0.0165</cell><cell /></row><row><cell>L3</cell><cell>[1], [16]</cell><cell>[0.15; 0.1875]</cell><cell>[0.2875; 1]</cell><cell>0.0296</cell><cell>0.0316</cell></row><row><cell /><cell /><cell>[0.1875; 0.2125]</cell><cell /><cell>0.0546</cell><cell /></row><row><cell>X1</cell><cell>[10], [14], [23]</cell><cell>[0, 0.2]</cell><cell>[0.8, 1]</cell><cell>0.0001</cell><cell>0.0001</cell></row><row><cell>G1</cell><cell>[6], [14], [23]</cell><cell>[0, 0.2]</cell><cell>[0.5, 1]</cell><cell>0.01</cell><cell>0.01</cell></row><row><cell>Y1</cell><cell>[14], [23]</cell><cell>[0, 0.3]</cell><cell>[0.5, 1]</cell><cell cols="2">0.00316 0.00316</cell></row><row><cell>Y2</cell><cell>[14], [23]</cell><cell>[0, 0.3]</cell><cell>[0.5, 1]</cell><cell cols="2">0.00115 0.00115</cell></row></table></figure>
<figure type="table" xml:id="tab_7"><head>TABLE VI :</head><label>VI</label><figDesc>Comparison between our method and the state-of-the-art results for the specifications in Table V. -5 -13 0 24 20 -26 -55 0 91 73 -96 -212 0 534 1004 * The solution slightly fails the specification</figDesc><table><row><cell>Name</cell><cell>Source</cell><cell>N</cell><cell cols="2">Type A M</cell><cell>A S</cell><cell>A</cell><cell>AD</cell><cell>G</cell><cell>B</cell><cell>Coefficients</cell></row><row><cell>S1</cell><cell>[4]</cell><cell>24</cell><cell>I</cell><cell>6</cell><cell>20</cell><cell>26</cell><cell>3</cell><cell>2.4570</cell><cell>9</cell><cell>2 8 0 -16 -14 20 43 0 -80 -71 112 377 502</cell></row><row><cell>S1</cell><cell>ours</cell><cell>23</cell><cell>II</cell><cell>5</cell><cell>19</cell><cell>24</cell><cell>2</cell><cell>2.46492</cell><cell>9</cell><cell>6 6 -8 -21 0 36 32 -42 -96 0 248 472</cell></row><row><cell>S2</cell><cell>[14]</cell><cell>59</cell><cell>II</cell><cell>17</cell><cell>59</cell><cell>76</cell><cell>3</cell><cell cols="3">10.47032 10 5 5 6 5 2 -2 -10 -20 -32 -48 -64 -78 -92 -98 -87 -65</cell></row><row><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell>-26 26 93 174 267 368 472 575 672 757 826 874 898</cell></row><row><cell>S2</cell><cell>ours</cell><cell>59</cell><cell>II</cell><cell>15</cell><cell>51</cell><cell>66</cell><cell>2</cell><cell>7.5904</cell><cell cols="2">10 0 0 0 -2 -5 -10 -16 -23 -32 -40 -50 -58 -64 -64 -61</cell></row><row><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell>-50 -29 0 38 86 143 206 274 344 412 476 532 576 608 624</cell></row><row><cell>L2</cell><cell>[14]</cell><cell>62</cell><cell>I</cell><cell>17</cell><cell>56</cell><cell>73</cell><cell>3</cell><cell>4.1991</cell><cell cols="2">10 4 8 12 13 9 0 -10 -16 -13 0 19 35 36 18 -15 -49 -64 -48 0</cell></row><row><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell>60 102 96 32 -72 -170 -203 -124 79 371 678 911 998</cell></row><row><cell>L2</cell><cell>ours</cell><cell>62</cell><cell>I</cell><cell>16</cell><cell>62</cell><cell>78</cell><cell>3</cell><cell>2.6668</cell><cell cols="2">11 4 9 13 12 4 -10 -26 -36 -32 -12 18 44 52 32 -10 -56 -80</cell></row><row><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell>-64 -4 74 130 128 48 -86 -215 -263 -168 88 460 854 1153</cell></row><row><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell /><cell>1265</cell></row><row><cell>L3</cell><cell>[14]</cell><cell>35</cell><cell>II</cell><cell>4</cell><cell>31</cell><cell>35</cell><cell>1</cell><cell>2.627</cell><cell>7</cell><cell>3 0 -2 -5 -5 0 3 7 8 3 -6 -14 -16 -7 12 40 65 80</cell></row><row><cell>L3</cell><cell>ours</cell><cell>35</cell><cell>II</cell><cell>3</cell><cell>31</cell><cell>34</cell><cell>2</cell><cell>2.60564</cell><cell>7</cell><cell>4 0 -2 -4 -4 0 3 8 8 3 -6 -13 -16 -8 13 40 64 80</cell></row><row><cell>X1</cell><cell cols="2">[23], ours 14</cell><cell>I</cell><cell>5</cell><cell>8</cell><cell>13</cell><cell>2</cell><cell>1.6404</cell><cell>10</cell><cell>-4 0 28 0 -113 0 509 840</cell></row><row><cell>G1</cell><cell cols="2">[23], ours 15</cell><cell>II</cell><cell>2</cell><cell>15</cell><cell>17</cell><cell>2</cell><cell>2.6338</cell><cell>6</cell><cell>1 2 -1 -7 -7 7 34 56</cell></row><row><cell>Y1  *</cell><cell cols="2">[23], ours 29</cell><cell>II</cell><cell>6</cell><cell>23</cell><cell>29</cell><cell>2</cell><cell>2.505</cell><cell>9</cell><cell>-1 -4 0 8 8 -10 -22 0 40 33 -44 -99 0 254 479</cell></row><row><cell>Y1</cell><cell>ours</cell><cell>29</cell><cell>II</cell><cell>7</cell><cell>23</cell><cell>30</cell><cell>2</cell><cell>2.468</cell><cell cols="2">10 -2 -8 0 16 15 -20 -44 0 80 65 -88 -195 0 500 944</cell></row><row><cell>Y1</cell><cell>ours</cell><cell>29</cell><cell>II</cell><cell>6</cell><cell>23</cell><cell>29</cell><cell>3</cell><cell>2.472</cell><cell cols="2">10 -2 -8 0 16 15 -20 -44 0 80 64 -88 -196 0 501 945</cell></row><row><cell>Y1</cell><cell>[14]</cell><cell>29</cell><cell>II</cell><cell>6</cell><cell>23</cell><cell>29</cell><cell>3</cell><cell>2.5985</cell><cell>10</cell><cell>-2 -8 0 17 16 -21 -46 0 84 68 -92 -205 0 527 994</cell></row><row><cell>Y2</cell><cell>[23]</cell><cell>37</cell><cell>II</cell><cell>9</cell><cell>29</cell><cell>38</cell><cell>3</cell><cell>2.6361</cell><cell>10</cell><cell>-1 0 4 4 -5 -13 0 24 20 -26 -55 0 91 73 -96 -213 0 536 1008</cell></row><row><cell>Y2</cell><cell>ours</cell><cell>37</cell><cell>II</cell><cell>9</cell><cell>29</cell><cell>38</cell><cell>3</cell><cell>2.6259</cell><cell>10</cell><cell>-1 0 4 4</cell></row></table></figure>
			<note place="foot" n="1" xml:id="foot_0"><p>Available as an open-source project at: https://gitlab.com/filteropt/firopt.</p></note>
			<note place="foot" n="2" xml:id="foot_1"><p>https://www.gurobi.com</p></note>
			<note place="foot" n="3" xml:id="foot_2"><p>https://www.ibm.com/analytics/cplex-optimizer</p></note>
		</body>
		<back>
			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<analytic>
		<title level="a" type="main">FIR filter design over a discrete powers-of-two coefficient space</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Lim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Parker</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Acoustics, Speech, and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">31</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="583" to="591" />
			<date type="published" when="1983">1983</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title level="a" type="main">An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients</title>
		<author>
			<persName><forename type="first">H</forename><surname>Samueli</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">36</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="1044" to="1047" />
			<date type="published" when="1989-07">Jul. 1989</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients</title>
		<author>
			<persName><forename type="first">C</forename><surname>Chen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</title>
		<imprint>
			<date type="published" when="1999">1999</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Genetic synthesis of reduced complexity filters and filter banks using primitive operator directed graphs</title>
		<author>
			<persName><forename type="first">D</forename><surname>Redmill</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Bull</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Dagless</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Circuits, Devices and Systems, IEE Proceedings</title>
		<imprint>
			<biblScope unit="volume">147</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="303" to="310" />
			<date type="published" when="2000">2000</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">A systematic algorithm for the design of multiplierless FIR filters</title>
		<author>
			<persName><forename type="first">J</forename><surname>Yli-Kaakinen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Saramaki</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE International Symposium on Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">2</biblScope>
			<biblScope unit="page" from="185" to="188" />
			<date type="published" when="2001">2001</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<analytic>
		<title level="a" type="main">Design of linear-phase FIR filters combining subexpression sharing with MILP</title>
		<author>
			<persName><forename type="first">O</forename><surname>Gustafsson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Wanhammar</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Midwest Symposium on Circuits and Systems</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2002-08">Aug. 2002</date>
			<biblScope unit="page" from="9" to="12" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">P</forename><surname>Vinod</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E.-K</forename><surname>Lai</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">24</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="295" to="304" />
			<date type="published" when="2005">2005</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<analytic>
		<title level="a" type="main">Optimization of Area Under a Delay Constraint in Digital Filter Synthesis Using SAT-Based Integer Linear Programming</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Costa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Monteiro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="669" to="674" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Design of Linear Phase FIR Filters in Subexpression Space Using Mixed Integer Linear Programming</title>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">J</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">C</forename><surname>Lim</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">54</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="2330" to="2338" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title level="a" type="main">Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions</title>
		<author>
			<persName><forename type="first">F</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">H</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">C</forename><surname>Jong</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">26</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="1898" to="1907" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<analytic>
		<title level="a" type="main">An algorithm for the design of low-power hardware-efficient FIR filters</title>
		<author>
			<persName><forename type="first">M</forename><surname>Aktan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Yurdakul</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Dundar</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">55</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page" from="1536" to="1545" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<monogr>
		<title level="m" type="main">Optimization Algorithms for the Multiple Constant Multiplications Problem</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2009">2009</date>
		</imprint>
		<respStmt>
			<orgName>Istanbul Technical University</orgName>
		</respStmt>
	</monogr>
	<note type="report_type">Ph.D. dissertation</note>
</biblStruct>

<biblStruct xml:id="b12">
	<analytic>
		<title level="a" type="main">Optimization of Linear Phase FIR Filters in Dynamically Expanding Subexpression Space</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lim</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Circuits, Systems, and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">29</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="1" to="16" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders</title>
		<author>
			<persName><forename type="first">D</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">J</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">58</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="126" to="136" />
			<date type="published" when="2011">2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<analytic>
		<title level="a" type="main">Design of Low-Power Multiple Constant Multiplications Using Low-Complexity Minimum Depth Operations</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Costa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Monteiro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)</title>
		<meeting>the Great Lakes Symposium on VLSI (GLSVLSI)</meeting>
		<imprint>
			<publisher>ACM</publisher>
			<date type="published" when="2011">2011</date>
			<biblScope unit="page" from="79" to="84" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b15">
	<analytic>
		<title level="a" type="main">A Novel Hybrid Monotonic Local Search Algorithm for FIR Filter Coefficients Optimization</title>
		<author>
			<persName><forename type="first">A</forename><surname>Shahein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Lotze</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Manoli</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">59</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="616" to="627" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b16">
	<analytic>
		<title level="a" type="main">A polynomial-time algorithm for the design of multiplierless linear-phase FIR filters with low hardware cost</title>
		<author>
			<persName><forename type="first">W</forename><surname>Bin Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">J</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2014">2014</date>
			<biblScope unit="page" from="970" to="973" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b17">
	<analytic>
		<title level="a" type="main">Bit-level multiplierless FIR filter optimization incorporating sparse filter technique</title>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">B</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">J</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">61</biblScope>
			<biblScope unit="issue">11</biblScope>
			<biblScope unit="page" from="3206" to="3215" />
			<date type="published" when="2014">2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b18">
	<analytic>
		<title level="a" type="main">Optimal Factoring of FIR Filters</title>
		<author>
			<persName><forename type="first">A</forename><surname>Mehrnia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">N</forename><surname>Willson</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Signal Processing</title>
		<imprint>
			<biblScope unit="volume">63</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="647" to="661" />
			<date type="published" when="2015-02">Feb. 2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b19">
	<analytic>
		<title level="a" type="main">Design of Low Power Multiplierless Linear-Phase FIR Filters</title>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">B</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Lou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">J</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b20">
	<analytic>
		<title level="a" type="main">Novel Structure for Area-Efficient Implementation of FIR Filters</title>
		<author>
			<persName><forename type="first">X</forename><surname>Lou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">K</forename><surname>Meher</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Ye</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Express Briefs</title>
		<imprint>
			<biblScope unit="volume">64</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="1212" to="1216" />
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b21">
	<analytic>
		<title level="a" type="main">A Tutorial on Multiplierless Design of FIR Filters: Algorithms and Architectures</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Monteiro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Circuits, Systems, and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">33</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page" from="1689" to="1719" />
			<date type="published" when="2014-01">Jan. 2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b22">
	<analytic>
		<title level="a" type="main">Exact and Approximate Algorithms for the Filter Design Optimization Problem</title>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Signal Processing</title>
		<imprint>
			<biblScope unit="volume">63</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="142" to="154" />
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b23">
	<analytic>
		<title level="a" type="main">Some Complexity Issues in Digital Signal Processing</title>
		<author>
			<persName><forename type="first">P</forename><surname>Cappello</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Steiglitz</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Acoustics, Speech and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">32</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="1037" to="1041" />
			<date type="published" when="1984-10">Oct. 1984</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b24">
	<analytic>
		<title level="a" type="main">Use of Minimum-Adder Multiplier Blocks in FIR Digital Filters</title>
		<author>
			<persName><forename type="first">A</forename><surname>Dempster</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Macleod</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</title>
		<imprint>
			<biblScope unit="volume">42</biblScope>
			<biblScope unit="issue">9</biblScope>
			<biblScope unit="page" from="569" to="577" />
			<date type="published" when="1995">1995</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b25">
	<analytic>
		<title level="a" type="main">Multiplierless Multiple Constant Multiplication</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Voronenko</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Püschel</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM Transactions on Algorithms</title>
		<imprint>
			<biblScope unit="volume">3</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="1" to="38" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b26">
	<analytic>
		<title level="a" type="main">A Difference Based Adder Graph Heuristic for Multiple Constant Multiplication Problems</title>
		<author>
			<persName><forename type="first">O</forename><surname>Gustafsson</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="page" from="1097" to="1100" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b27">
	<analytic>
		<title level="a" type="main">Towards Optimal Multiple Constant Multiplication: A Hypergraph Approach</title>
	</analytic>
	<monogr>
		<title level="m">Asilomar Conference on Signals, Systems and Computers (ACSSC)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2008-10">Oct. 2008</date>
			<biblScope unit="page" from="1805" to="1809" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b28">
	<analytic>
		<title level="a" type="main">Search Algorithms for the Multiple Constant Multiplications Problem: Exact and Approximate</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Günes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microprocessors and Microsystems</title>
		<imprint>
			<biblScope unit="volume">34</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="151" to="162" />
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b29">
	<analytic>
		<title level="a" type="main">Optimal Constant Multiplication using Integer Linear Programming</title>
		<author>
			<persName><forename type="first">M</forename><surname>Kumm</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Express Briefs</title>
		<imprint>
			<biblScope unit="volume">65</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="567" to="571" />
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b30">
	<analytic>
		<title level="a" type="main">Analysis of Linear Digital Networks</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">E</forename><surname>Crochiere</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">V</forename><surname>Oppenheim</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the IEEE</title>
		<meeting>the IEEE</meeting>
		<imprint>
			<date type="published" when="1975">1975</date>
			<biblScope unit="page" from="581" to="595" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b31">
	<analytic>
		<title level="a" type="main">Design of optimal finite wordlength FIR digital filters using integer programming techniques</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">M</forename><surname>Kodek</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Acoustics, Speech and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">28</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="304" to="308" />
			<date type="published" when="1980">1980</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b32">
	<analytic>
		<title level="a" type="main">Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Lim</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">37</biblScope>
			<biblScope unit="issue">12</biblScope>
			<biblScope unit="page" from="1480" to="1486" />
			<date type="published" when="1990">1990</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b33">
	<analytic>
		<title level="a" type="main">Design of optimal finite wordlength FIR digital filters</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">M</forename><surname>Kodek</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. of the European Conference on Circuit Theory and Design, ECCTD '99</title>
		<meeting>of the European Conference on Circuit Theory and Design, ECCTD '99</meeting>
		<imprint>
			<date type="published" when="1999-08">Aug. 1999</date>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page" from="401" to="404" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b34">
	<analytic>
		<title level="a" type="main">SIREN: a depth-first search algorithm for the filter design optimization problem</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Monteiro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">ser. ACM International Conference on Great Lakes Symposium on VLSI (GLSVLSI)</title>
		<imprint>
			<date type="published" when="2013">2013</date>
			<biblScope unit="page">179</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b35">
	<analytic>
		<title level="a" type="main">Transition Analysis on FPGA for Multiplier-Block Based FIR Filter Structures</title>
		<author>
			<persName><forename type="first">S</forename><surname>Demirsoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Dempster</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Kale</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium of Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2000">2000</date>
			<biblScope unit="volume">2</biblScope>
			<biblScope unit="page" from="862" to="865" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b36">
	<analytic>
		<title level="a" type="main">Designing Multiplier Blocks with Low Logic Depth</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">G</forename><surname>Dempster</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Demirsoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Kale</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2002">2002</date>
			<biblScope unit="page" from="773" to="776" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b37">
	<analytic>
		<title level="a" type="main">Minimal Logic Depth Adder Tree Optimization for Multiple Constant Multiplication</title>
		<author>
			<persName><forename type="first">M</forename><surname>Faust</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-H</forename><surname>Chang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="457" to="460" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b38">
	<analytic>
		<title level="a" type="main">FIR Filter Optimization for Video Processing on FPGAs</title>
		<author>
			<persName><forename type="first">M</forename><surname>Kumm</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Fanghänel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Möller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Zipf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Meyer-Baese</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Springer EURASIP Journal on Advances in Signal Processing</title>
		<imprint>
			<biblScope unit="page" from="1" to="18" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b39">
	<monogr>
		<title level="m" type="main">Structures and Methods for Implementing Ternary Adders/Subtractors in Programmable Logic Devices</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">M</forename><surname>Simkins</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">D</forename><surname>Philofsky</surname></persName>
		</author>
		<idno>US Patent No 7274211</idno>
		<imprint>
			<date type="published" when="2006-03">Mar. 2006</date>
			<publisher>Xilinx Inc</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b40">
	<monogr>
		<title level="m" type="main">Logic Cell Supporting Addition of Three Binary Words</title>
		<author>
			<persName><forename type="first">G</forename><surname>Baeckler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Langhammer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Schleicher</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Yuan</surname></persName>
		</author>
		<idno>US Patent No 7565388</idno>
		<imprint>
			<date type="published" when="2009">2009</date>
			<publisher>Altera Coop</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b41">
	<analytic>
		<title level="a" type="main">Design of sparse fir filters with reduced effective length</title>
		<author>
			<persName><forename type="first">W</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Lou</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">66</biblScope>
			<biblScope unit="issue">4</biblScope>
			<biblScope unit="page" from="1496" to="1506" />
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b42">
	<analytic>
		<title level="a" type="main">Cascaded Form Sparse FIR Filter Design</title>
		<author>
			<persName><forename type="first">W</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Lou</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">67</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="1692" to="1703" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b43">
	<analytic>
		<title level="a" type="main">An extrapolated impulse response filter design with sparse coefficients based on a novel linear approximation of matrix</title>
		<author>
			<persName><forename type="first">H</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zhao</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Circuits, Systems, and Signal Processing</title>
		<imprint>
			<biblScope unit="volume">34</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="2335" to="2361" />
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b44">
	<analytic>
		<title level="a" type="main">Matrix decomposition based lowcomplexity fir filter: Further results</title>
		<author>
			<persName><forename type="first">H</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zhao</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">67</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="672" to="685" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b45">
	<analytic>
		<title level="a" type="main">A Detailed Complexity Model for Multiple Constant Multiplication and an Algorithm to Minimize the Complexity</title>
		<author>
			<persName><forename type="first">K</forename><surname>Johansson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Gustafsson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Wanhammar</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">European Conference on Circuit Theory and Design</title>
		<imprint>
			<date type="published" when="2005">2005</date>
			<biblScope unit="volume">3</biblScope>
			<biblScope unit="page" from="465" to="468" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b46">
	<analytic>
		<title level="a" type="main">Optimization of Area in Digital FIR Filters using Gate-Level Metrics</title>
		<author>
			<persName><forename type="first">L</forename><surname>Aksoy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Costa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Flores</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Monteiro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="page" from="420" to="423" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b47">
	<analytic>
		<title level="a" type="main">Constant Integer Multiplication Using Minimum Adders</title>
		<author>
			<persName><forename type="first">A</forename><surname>Dempster</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">D</forename><surname>Macleod</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEE Proceedings of Circuits, Devices and Systems</title>
		<imprint>
			<biblScope unit="volume">141</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="407" to="413" />
			<date type="published" when="1994">1994</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b48">
	<analytic>
		<title level="a" type="main">FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders</title>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I.-C</forename><surname>Park</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</title>
		<imprint>
			<biblScope unit="volume">48</biblScope>
			<biblScope unit="issue">8</biblScope>
			<biblScope unit="page" from="770" to="777" />
			<date type="published" when="2001">2001</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b49">
	<analytic>
		<title level="a" type="main">Lower Bounds for Constant Multiplication Problems</title>
		<author>
			<persName><forename type="first">O</forename><surname>Gustafsson</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Express Briefs</title>
		<imprint>
			<biblScope unit="volume">54</biblScope>
			<biblScope unit="issue">11</biblScope>
			<biblScope unit="page" from="974" to="978" />
			<date type="published" when="2007">11 2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b50">
	<analytic>
		<title level="a" type="main">Reliable verification of digital implemented filters against frequency specifications</title>
		<author>
			<persName><forename type="first">A</forename><surname>Volkova</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Lauter</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Hilaire</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2017 IEEE 24th Symposium on Computer Arithmetic (ARITH)</title>
		<imprint>
			<date type="published" when="2017-07">July 2017</date>
			<biblScope unit="page" from="180" to="187" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b51">
	<analytic>
		<title level="a" type="main">A robust and scalable implementation of the Parks-McClellan algorithm for designing FIR filters</title>
		<author>
			<persName><forename type="first">S.-I</forename><surname>Filip</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM Transactions on Mathematical Software (TOMS)</title>
		<imprint>
			<biblScope unit="volume">43</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page">7</biblScope>
			<date type="published" when="2016">2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b52">
	<analytic>
		<title level="a" type="main">A Lattice Basis Reduction Approach for the Design of Finite Wordlength FIR Filters</title>
		<author>
			<persName><forename type="first">N</forename><surname>Brisebarre</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-I</forename><surname>Filip</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Hanrot</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Signal Processing</title>
		<imprint>
			<biblScope unit="volume">66</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="2673" to="2684" />
			<date type="published" when="2018-05">May 2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b53">
	<analytic>
		<title level="a" type="main">ScaLP: A Light-Weighted (MI)LP Library</title>
		<author>
			<persName><forename type="first">P</forename><surname>Sittel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Schönwälder</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kumm</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Zipf</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen</title>
		<imprint>
			<publisher>MBMV</publisher>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="10" />
		</imprint>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</teiCorpus></text>
</TEI>