# Reading pref.tcl
# do vga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/quartusprimeprojects/vgaProject {E:/quartusprimeprojects/vgaProject/ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:09 on Oct 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/quartusprimeprojects/vgaProject" E:/quartusprimeprojects/vgaProject/ram.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:05:10 on Oct 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/quartusprimeprojects/vgaProject {E:/quartusprimeprojects/vgaProject/CRCT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:10 on Oct 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/quartusprimeprojects/vgaProject" E:/quartusprimeprojects/vgaProject/CRCT.sv 
# -- Compiling module CRCT
# 
# Top level modules:
# 	CRCT
# End time: 14:05:10 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/quartusprimeprojects/vgaProject {E:/quartusprimeprojects/vgaProject/VideoControllerDebug.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:10 on Oct 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/quartusprimeprojects/vgaProject" E:/quartusprimeprojects/vgaProject/VideoControllerDebug.sv 
# -- Compiling module VideoControllerDebug
# 
# Top level modules:
# 	VideoControllerDebug
# End time: 14:05:10 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/quartusprimeprojects/vgaProject {E:/quartusprimeprojects/vgaProject/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:10 on Oct 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/quartusprimeprojects/vgaProject" E:/quartusprimeprojects/vgaProject/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:05:10 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:05:10 on Oct 01,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.VideoControllerDebug
# Loading work.CRCT
# Loading work.ram
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CRCT_640X480'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/CRCT_640X480 File: E:/quartusprimeprojects/vgaProject/VideoControllerDebug.sv Line: 41
# ** Warning: (vsim-3722) E:/quartusprimeprojects/vgaProject/VideoControllerDebug.sv(41): [TFMPC] - Missing connection for port 'h_count'.
# ** Warning: (vsim-3722) E:/quartusprimeprojects/vgaProject/VideoControllerDebug.sv(41): [TFMPC] - Missing connection for port 'v_count'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DomOficerov  Hostname: DESKTOP-BM937N9  ProcessID: 8164
#           Attempting to use alternate WLF file "./wlftkrxcei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkrxcei
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/quartusprimeprojects/vgaProject/testbench.sv(68)
#    Time: 2000486 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at E:/quartusprimeprojects/vgaProject/testbench.sv line 68
# End time: 14:07:36 on Oct 01,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 5
