# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:45 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs_valid index[0] index[1] index_valid

.latch       n110 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n115 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n120 control.tehb.dataReg[0]  0
.latch       n125 control.tehb.dataReg[1]  0
.latch       n130 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n71
01 1
.names control.tehb.control.fullReg new_n71 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n74
11 1
.names ins_ready[1] new_n74 index[0]
00 0
.names ins[14] index[0] new_n76
11 1
.names ins[0] index[0] new_n77
10 1
.names new_n76 new_n77 new_n78
00 1
.names index[1] new_n78 outs[0]
00 1
.names ins[15] index[0] new_n80
11 1
.names ins[1] index[0] new_n81
10 1
.names new_n80 new_n81 new_n82
00 1
.names index[1] new_n82 outs[1]
00 1
.names ins[16] index[0] new_n84
11 1
.names ins[2] index[0] new_n85
10 1
.names new_n84 new_n85 new_n86
00 1
.names index[1] new_n86 outs[2]
00 1
.names ins[17] index[0] new_n88
11 1
.names ins[3] index[0] new_n89
10 1
.names new_n88 new_n89 new_n90
00 1
.names index[1] new_n90 outs[3]
00 1
.names ins[18] index[0] new_n92
11 1
.names ins[4] index[0] new_n93
10 1
.names new_n92 new_n93 new_n94
00 1
.names index[1] new_n94 outs[4]
00 1
.names ins[19] index[0] new_n96
11 1
.names ins[5] index[0] new_n97
10 1
.names new_n96 new_n97 new_n98
00 1
.names index[1] new_n98 outs[5]
00 1
.names ins[20] index[0] new_n100
11 1
.names ins[6] index[0] new_n101
10 1
.names new_n100 new_n101 new_n102
00 1
.names index[1] new_n102 outs[6]
00 1
.names ins[21] index[0] new_n104
11 1
.names ins[7] index[0] new_n105
10 1
.names new_n104 new_n105 new_n106
00 1
.names index[1] new_n106 outs[7]
00 1
.names ins[8] index[0] new_n108
10 1
.names ins[22] index[0] new_n109
11 1
.names new_n108 new_n109 new_n110_1
00 1
.names index[1] new_n110_1 outs[8]
00 1
.names ins[9] index[0] new_n112
10 1
.names ins[23] index[0] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names index[1] new_n114 outs[9]
00 1
.names ins[10] index[0] new_n116
10 1
.names ins[24] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 outs[10]
00 1
.names ins[11] index[0] new_n120_1
10 1
.names ins[25] index[0] new_n121
11 1
.names new_n120_1 new_n121 new_n122
00 1
.names index[1] new_n122 outs[11]
00 1
.names ins[12] index[0] new_n124
10 1
.names ins[26] index[0] new_n125_1
11 1
.names new_n124 new_n125_1 new_n126
00 1
.names index[1] new_n126 outs[12]
00 1
.names ins[13] index[0] new_n128
10 1
.names ins[27] index[0] new_n129
11 1
.names new_n128 new_n129 new_n130_1
00 1
.names index[1] new_n130_1 outs[13]
00 1
.names ins_valid[0] new_n71 new_n132
00 1
.names control.tehb.control.fullReg new_n132 new_n133
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n133 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n133 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n136
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n137
01 1
.names new_n136 new_n137 new_n138
00 1
.names rst new_n138 new_n139
00 1
.names new_n133 new_n139 n130
01 1
.names new_n136 n130 n110
01 0
.names new_n137 n130 n115
01 0
.names control.tehb.control.fullReg new_n132 new_n143
00 1
.names new_n138 new_n143 new_n144
01 1
.names control.tehb.dataReg[0] new_n144 new_n145
10 1
.names new_n71 new_n144 new_n146
11 1
.names new_n145 new_n146 new_n147
00 1
.names rst new_n147 n120
00 1
.names rst control.tehb.dataReg[1] new_n149
01 1
.names new_n144 new_n149 n125
01 1
.end
