============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  09:09:33 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-515 ps) Late External Delay Assertion at pin signature[27]
          Group: in2out
     Startpoint: (F) seed[28]
          Clock: (R) clk
       Endpoint: (F) signature[27]
          Clock: (R) clk

                        Capture       Launch     
           Path Delay:+    1650            -     
           Drv Adjust:+       0           15     
          Src Latency:+       0            0     
          Net Latency:+       0 (I)        0 (I) 
        Capture Clock:+       0                  
              Arrival:=    1650           15     
                                                 
         Output Delay:-     412                  
          Uncertainty:-     125                  
        Required Time:=    1112                  
         Launch Clock:-      15                  
          Input Delay:-     412                  
            Data Path:-    1200                  
                Slack:=    -515                  

Exceptions/Constraints:
  max_delay                1650            proj_kmer_buffer.sdc_line_18      
  input_delay              412             proj_kmer_buffer.sdc_line_15_7_1  
  output_delay             412             proj_kmer_buffer.sdc_line_17_39_1 

#------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge       Cell         Fanout Trans Delay Arrival 
#                                                                                         (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  seed[28]                                  -       -     F     (arrival)              1    52     0     427 
  g356__1881/Y                              -       S0->Y R     MXT2_X6M_A9TL          5   107   168     595 
  WALLACE_CSA_DUMMY_OP_groupi_g2432__6131/Y -       B0->Y R     AO1B2_X6M_A9TL         2    77   145     740 
  WALLACE_CSA_DUMMY_OP_groupi_g2361__5526/Y -       B0->Y F     OAI2XB1_X8M_A9TL       2    63    65     806 
  WALLACE_CSA_DUMMY_OP_groupi_g2281__6260/Y -       A->Y  R     NOR2XB_X8M_A9TL        3   106    88     894 
  WALLACE_CSA_DUMMY_OP_groupi_g2264__9945/Y -       A->Y  F     NOR2XB_X8M_A9TL        2    53    58     952 
  WALLACE_CSA_DUMMY_OP_groupi_g2250__7098/Y -       A->Y  R     NAND2_X6M_A9TL         2    61    54    1006 
  WALLACE_CSA_DUMMY_OP_groupi_g2237__4319/Y -       BN->Y R     NAND2XB_X8M_A9TL       1    56   103    1109 
  WALLACE_CSA_DUMMY_OP_groupi_g2231__6417/Y -       A->Y  F     NAND2XB_X6M_A9TL       1    46    44    1153 
  WALLACE_CSA_DUMMY_OP_groupi_g2222__7482/Y -       A->Y  R     NOR2XB_X8M_A9TL        1    69    60    1213 
  WALLACE_CSA_DUMMY_OP_groupi_g2215__1705/Y -       A->Y  F     NAND2_X8M_A9TL         2    65    60    1274 
  WALLACE_CSA_DUMMY_OP_groupi_g2203__8428/Y -       A->Y  R     NAND2XB_X8M_A9TL       7   153   108    1382 
  WALLACE_CSA_DUMMY_OP_groupi_g2581__8428/Y -       A->Y  R     OR2_X6M_A9TL           1    45   119    1501 
  WALLACE_CSA_DUMMY_OP_groupi_g2169__2398/Y -       A->Y  F     NAND3XXB_X6M_A9TL      1    64    48    1549 
  WALLACE_CSA_DUMMY_OP_groupi_g2162__9945/Y -       A->Y  F     XOR2_X3M_A9TL          1   100    78    1628 
  signature[27]                             -       -     F     (port)                 -     -     0    1628 
#------------------------------------------------------------------------------------------------------------

