ARM GAS  /tmp/cchGkZ5T.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Stm32_Clock_Init,"ax",%progbits
  18              		.align	1
  19              		.global	Stm32_Clock_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Stm32_Clock_Init:
  27              	.LVL0:
  28              	.LFB242:
  29              		.file 1 "main.c"
   1:main.c        **** #include "stm32f4xx_hal.h"
   2:main.c        **** #include "yaskawa.h"
   3:main.c        **** #include <stdio.h>
   4:main.c        **** #include <string.h>
   5:main.c        **** 
   6:main.c        **** // Á≥ªÁªüÊó∂ÈíüÈÖçÁΩÆ
   7:main.c        **** void SystemClock_Config(void);
   8:main.c        **** void MX_GPIO_Init(void);
   9:main.c        **** void MX_USART1_UART_Init(void);  // Êîπ‰∏∫USART1
  10:main.c        **** void Error_Handler(void);
  11:main.c        **** 
  12:main.c        **** UART_HandleTypeDef UART1_Handler;  // Êîπ‰∏∫USART1
  13:main.c        **** 
  14:main.c        **** 
  15:main.c        **** //Êó∂ÈíüÁ≥ªÁªüÈÖçÁΩÆÂáΩÊï∞
  16:main.c        **** //Fvco=Fs*(plln/pllm);
  17:main.c        **** //SYSCLK=Fvco/pllp=Fs*(plln/(pllm*pllp));
  18:main.c        **** //Fusb=Fvco/pllq=Fs*(plln/(pllm*pllq));
  19:main.c        **** 
  20:main.c        **** //Fvco:VCOÈ¢ëÁéá
  21:main.c        **** //SYSCLK:Á≥ªÁªüÊó∂ÈíüÈ¢ëÁéá
  22:main.c        **** //Fusb:USB,SDIO,RNGÁ≠âÁöÑÊó∂ÈíüÈ¢ëÁéá
  23:main.c        **** //Fs:PLLËæìÂÖ•Êó∂ÈíüÈ¢ëÁéá,ÂèØ‰ª•ÊòØHSI,HSEÁ≠â. 
  24:main.c        **** //plln:‰∏ªPLLÂÄçÈ¢ëÁ≥ªÊï∞(PLLÂÄçÈ¢ë),ÂèñÂÄºËåÉÂõ¥:64~432.
  25:main.c        **** //pllm:‰∏ªPLLÂíåÈü≥È¢ëPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰πãÂâçÁöÑÂàÜÈ¢ë),ÂèñÂÄºËåÉÂõ¥:2~63.
  26:main.c        **** //pllp:Á≥ªÁªüÊó∂ÈíüÁöÑ‰∏ªPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰πãÂêéÁöÑÂàÜÈ¢ë),ÂèñÂÄºËåÉÂõ¥:2,4,6,8.(‰ªÖÈôêËøô4‰∏™ÂÄº
  27:main.c        **** //pllq:USB/SDIO/ÈöèÊú∫Êï∞‰∫ßÁîüÂô®Á≠âÁöÑ‰∏ªPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰πãÂêéÁöÑÂàÜÈ¢ë),ÂèñÂÄºËåÉÂõ¥:2~15.
  28:main.c        **** 
  29:main.c        **** //Â§ñÈÉ®Êô∂ÊåØ‰∏∫8MÁöÑÊó∂ÂÄô,Êé®ËçêÂÄº:plln=336,pllm=8,pllp=2,pllq=7.
ARM GAS  /tmp/cchGkZ5T.s 			page 2


  30:main.c        **** //ÂæóÂà∞:Fvco=8*(336/8)=336Mhz
  31:main.c        **** //     SYSCLK=336/2=168Mhz
  32:main.c        **** //     Fusb=336/7=48Mhz
  33:main.c        **** //ËøîÂõûÂÄº:0,ÊàêÂäü;1,Â§±Ë¥•
  34:main.c        **** void Stm32_Clock_Init(uint32_t plln,uint32_t pllm,uint32_t pllp,uint32_t pllq)
  35:main.c        **** {
  30              		.loc 1 35 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 80
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 35 1 is_stmt 0 view .LVU1
  35 0000 70B5     		push	{r4, r5, r6, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 4, -16
  39              		.cfi_offset 5, -12
  40              		.cfi_offset 6, -8
  41              		.cfi_offset 14, -4
  42 0002 94B0     		sub	sp, sp, #80
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 96
  36:main.c        ****     HAL_StatusTypeDef ret = HAL_OK;
  45              		.loc 1 36 5 is_stmt 1 view .LVU2
  46              	.LVL1:
  37:main.c        ****     RCC_OscInitTypeDef RCC_OscInitStructure; 
  47              		.loc 1 37 5 view .LVU3
  38:main.c        ****     RCC_ClkInitTypeDef RCC_ClkInitStructure;
  48              		.loc 1 38 5 view .LVU4
  39:main.c        ****     
  40:main.c        ****     __HAL_RCC_PWR_CLK_ENABLE(); //‰ΩøËÉΩPWRÊó∂Èíü
  49              		.loc 1 40 5 view .LVU5
  50              	.LBB4:
  51              		.loc 1 40 5 view .LVU6
  52 0004 0026     		movs	r6, #0
  53 0006 0196     		str	r6, [sp, #4]
  54              		.loc 1 40 5 view .LVU7
  55 0008 234C     		ldr	r4, .L9
  56 000a 256C     		ldr	r5, [r4, #64]
  57 000c 45F08055 		orr	r5, r5, #268435456
  58 0010 2564     		str	r5, [r4, #64]
  59              		.loc 1 40 5 view .LVU8
  60 0012 246C     		ldr	r4, [r4, #64]
  61 0014 04F08054 		and	r4, r4, #268435456
  62 0018 0194     		str	r4, [sp, #4]
  63              		.loc 1 40 5 view .LVU9
  64 001a 019C     		ldr	r4, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 40 5 view .LVU10
  41:main.c        ****     
  42:main.c        ****     //‰∏ãÈù¢Ëøô‰∏™ËÆæÁΩÆÁî®Êù•ËÆæÁΩÆË∞ÉÂéãÂô®ËæìÂá∫ÁîµÂéãÁ∫ßÂà´Ôºå‰ª•‰æøÂú®Âô®‰ª∂Êú™‰ª•ÊúÄÂ§ßÈ¢ëÁéá
  43:main.c        ****     //Êó∂‰ΩøÊÄßËÉΩ‰∏éÂäüËÄóÂÆûÁé∞Âπ≥Ë°°„ÄÇ
  44:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);//ËÆæÁΩÆË∞ÉÂéãÂô®ËæìÂá∫ÁîµÂéãÁ∫ßÂ
  67              		.loc 1 44 5 view .LVU11
  68              	.LBB5:
  69              		.loc 1 44 5 view .LVU12
  70 001c 0296     		str	r6, [sp, #8]
  71              		.loc 1 44 5 view .LVU13
ARM GAS  /tmp/cchGkZ5T.s 			page 3


  72 001e 1F4C     		ldr	r4, .L9+4
  73 0020 2568     		ldr	r5, [r4]
  74 0022 45F48045 		orr	r5, r5, #16384
  75 0026 2560     		str	r5, [r4]
  76              		.loc 1 44 5 view .LVU14
  77 0028 2468     		ldr	r4, [r4]
  78 002a 04F48044 		and	r4, r4, #16384
  79 002e 0294     		str	r4, [sp, #8]
  80              		.loc 1 44 5 view .LVU15
  81 0030 029C     		ldr	r4, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 44 5 view .LVU16
  45:main.c        ****     
  46:main.c        ****     RCC_OscInitStructure.OscillatorType=RCC_OSCILLATORTYPE_HSE;    //Êó∂ÈíüÊ∫ê‰∏∫HSE
  84              		.loc 1 46 5 view .LVU17
  85              		.loc 1 46 40 is_stmt 0 view .LVU18
  86 0032 0124     		movs	r4, #1
  87 0034 0894     		str	r4, [sp, #32]
  47:main.c        ****     RCC_OscInitStructure.HSEState=RCC_HSE_ON;                      //ÊâìÂºÄHSE
  88              		.loc 1 47 5 is_stmt 1 view .LVU19
  89              		.loc 1 47 34 is_stmt 0 view .LVU20
  90 0036 4FF48034 		mov	r4, #65536
  91 003a 0994     		str	r4, [sp, #36]
  48:main.c        ****     RCC_OscInitStructure.PLL.PLLState=RCC_PLL_ON;//ÊâìÂºÄPLL
  92              		.loc 1 48 5 is_stmt 1 view .LVU21
  93              		.loc 1 48 38 is_stmt 0 view .LVU22
  94 003c 0224     		movs	r4, #2
  95 003e 0E94     		str	r4, [sp, #56]
  49:main.c        ****     RCC_OscInitStructure.PLL.PLLSource=RCC_PLLSOURCE_HSE;//PLLÊó∂ÈíüÊ∫êÈÄâÊã©HSE
  96              		.loc 1 49 5 is_stmt 1 view .LVU23
  97              		.loc 1 49 39 is_stmt 0 view .LVU24
  98 0040 4FF48004 		mov	r4, #4194304
  99 0044 0F94     		str	r4, [sp, #60]
  50:main.c        ****     RCC_OscInitStructure.PLL.PLLM=pllm; //‰∏ªPLLÂíåÈü≥È¢ëPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰πãÂâçÁöÑÂàÜÈ¢ë),ÂèñÂÄº
 100              		.loc 1 50 5 is_stmt 1 view .LVU25
 101              		.loc 1 50 34 is_stmt 0 view .LVU26
 102 0046 1091     		str	r1, [sp, #64]
  51:main.c        ****     RCC_OscInitStructure.PLL.PLLN=plln; //‰∏ªPLLÂÄçÈ¢ëÁ≥ªÊï∞(PLLÂÄçÈ¢ë),ÂèñÂÄºËåÉÂõ¥:64~432.  
 103              		.loc 1 51 5 is_stmt 1 view .LVU27
 104              		.loc 1 51 34 is_stmt 0 view .LVU28
 105 0048 1190     		str	r0, [sp, #68]
  52:main.c        ****     RCC_OscInitStructure.PLL.PLLP=pllp; //Á≥ªÁªüÊó∂ÈíüÁöÑ‰∏ªPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰πãÂêéÁöÑÂàÜÈ¢ë),Âèñ
 106              		.loc 1 52 5 is_stmt 1 view .LVU29
 107              		.loc 1 52 34 is_stmt 0 view .LVU30
 108 004a 1292     		str	r2, [sp, #72]
  53:main.c        ****     RCC_OscInitStructure.PLL.PLLQ=pllq; //USB/SDIO/ÈöèÊú∫Êï∞‰∫ßÁîüÂô®Á≠âÁöÑ‰∏ªPLLÂàÜÈ¢ëÁ≥ªÊï∞(PLL‰π
 109              		.loc 1 53 5 is_stmt 1 view .LVU31
 110              		.loc 1 53 34 is_stmt 0 view .LVU32
 111 004c 1393     		str	r3, [sp, #76]
  54:main.c        ****     ret=HAL_RCC_OscConfig(&RCC_OscInitStructure);//ÂàùÂßãÂåñ
 112              		.loc 1 54 5 is_stmt 1 view .LVU33
 113              		.loc 1 54 9 is_stmt 0 view .LVU34
 114 004e 08A8     		add	r0, sp, #32
 115              	.LVL2:
 116              		.loc 1 54 9 view .LVU35
 117 0050 FFF7FEFF 		bl	HAL_RCC_OscConfig
 118              	.LVL3:
ARM GAS  /tmp/cchGkZ5T.s 			page 4


  55:main.c        **** 	
  56:main.c        ****     if(ret!=HAL_OK) while(1);
 119              		.loc 1 56 5 is_stmt 1 view .LVU36
 120              		.loc 1 56 7 is_stmt 0 view .LVU37
 121 0054 00B1     		cbz	r0, .L2
 122              	.L3:
 123              		.loc 1 56 21 is_stmt 1 discriminator 1 view .LVU38
 124              		.loc 1 56 29 discriminator 1 view .LVU39
 125              		.loc 1 56 26 discriminator 1 view .LVU40
 126 0056 FEE7     		b	.L3
 127              	.L2:
  57:main.c        ****     
  58:main.c        ****     //ÈÄâ‰∏≠PLL‰Ωú‰∏∫Á≥ªÁªüÊó∂ÈíüÊ∫êÂπ∂‰∏îÈÖçÁΩÆHCLK,PCLK1ÂíåPCLK2
  59:main.c        ****     RCC_ClkInitStructure.ClockType=(RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC
 128              		.loc 1 59 5 view .LVU41
 129              		.loc 1 59 35 is_stmt 0 view .LVU42
 130 0058 0F23     		movs	r3, #15
 131 005a 0393     		str	r3, [sp, #12]
  60:main.c        ****     RCC_ClkInitStructure.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK;//ËÆæÁΩÆÁ≥ªÁªüÊó∂ÈíüÊó∂ÈíüÊ∫ê‰∏∫PLL
 132              		.loc 1 60 5 is_stmt 1 view .LVU43
 133              		.loc 1 60 38 is_stmt 0 view .LVU44
 134 005c 0223     		movs	r3, #2
 135 005e 0493     		str	r3, [sp, #16]
  61:main.c        ****     RCC_ClkInitStructure.AHBCLKDivider=RCC_SYSCLK_DIV1;//AHBÂàÜÈ¢ëÁ≥ªÊï∞‰∏∫1
 136              		.loc 1 61 5 is_stmt 1 view .LVU45
 137              		.loc 1 61 39 is_stmt 0 view .LVU46
 138 0060 0023     		movs	r3, #0
 139 0062 0593     		str	r3, [sp, #20]
  62:main.c        ****     RCC_ClkInitStructure.APB1CLKDivider=RCC_HCLK_DIV4; //APB1ÂàÜÈ¢ëÁ≥ªÊï∞‰∏∫4
 140              		.loc 1 62 5 is_stmt 1 view .LVU47
 141              		.loc 1 62 40 is_stmt 0 view .LVU48
 142 0064 4FF4A053 		mov	r3, #5120
 143 0068 0693     		str	r3, [sp, #24]
  63:main.c        ****     RCC_ClkInitStructure.APB2CLKDivider=RCC_HCLK_DIV2; //APB2ÂàÜÈ¢ëÁ≥ªÊï∞‰∏∫2
 144              		.loc 1 63 5 is_stmt 1 view .LVU49
 145              		.loc 1 63 40 is_stmt 0 view .LVU50
 146 006a 4FF48053 		mov	r3, #4096
 147 006e 0793     		str	r3, [sp, #28]
  64:main.c        ****     ret=HAL_RCC_ClockConfig(&RCC_ClkInitStructure,FLASH_LATENCY_5);//ÂêåÊó∂ËÆæÁΩÆFLASHÂª∂Êó∂Âë®Êúü‰
 148              		.loc 1 64 5 is_stmt 1 view .LVU51
 149              		.loc 1 64 9 is_stmt 0 view .LVU52
 150 0070 0521     		movs	r1, #5
 151 0072 03A8     		add	r0, sp, #12
 152              	.LVL4:
 153              		.loc 1 64 9 view .LVU53
 154 0074 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 155              	.LVL5:
  65:main.c        **** 		
  66:main.c        ****     if(ret!=HAL_OK) while(1);
 156              		.loc 1 66 5 is_stmt 1 view .LVU54
 157              		.loc 1 66 7 is_stmt 0 view .LVU55
 158 0078 00B1     		cbz	r0, .L4
 159              	.L5:
 160              		.loc 1 66 21 is_stmt 1 discriminator 2 view .LVU56
 161              		.loc 1 66 29 discriminator 2 view .LVU57
 162              		.loc 1 66 26 discriminator 2 view .LVU58
 163 007a FEE7     		b	.L5
ARM GAS  /tmp/cchGkZ5T.s 			page 5


 164              	.L4:
  67:main.c        **** 
  68:main.c        **** 	 //STM32F405x/407x/415x/417x ZÁâàÊú¨ÁöÑÂô®‰ª∂ÊîØÊåÅÈ¢ÑÂèñÂäüËÉΩ
  69:main.c        **** 	if (HAL_GetREVID() == 0x1001)
 165              		.loc 1 69 2 view .LVU59
 166              		.loc 1 69 6 is_stmt 0 view .LVU60
 167 007c FFF7FEFF 		bl	HAL_GetREVID
 168              	.LVL6:
 169              		.loc 1 69 5 view .LVU61
 170 0080 41F20103 		movw	r3, #4097
 171 0084 9842     		cmp	r0, r3
 172 0086 01D0     		beq	.L8
 173              	.L1:
  70:main.c        **** 	{
  71:main.c        **** 		__HAL_FLASH_PREFETCH_BUFFER_ENABLE();  //‰ΩøËÉΩflashÈ¢ÑÂèñ
  72:main.c        **** 	}
  73:main.c        **** }
 174              		.loc 1 73 1 view .LVU62
 175 0088 14B0     		add	sp, sp, #80
 176              	.LCFI2:
 177              		.cfi_remember_state
 178              		.cfi_def_cfa_offset 16
 179              		@ sp needed
 180 008a 70BD     		pop	{r4, r5, r6, pc}
 181              	.L8:
 182              	.LCFI3:
 183              		.cfi_restore_state
  71:main.c        **** 	}
 184              		.loc 1 71 3 is_stmt 1 view .LVU63
 185 008c 044A     		ldr	r2, .L9+8
 186 008e 1368     		ldr	r3, [r2]
 187 0090 43F48073 		orr	r3, r3, #256
 188 0094 1360     		str	r3, [r2]
 189              		.loc 1 73 1 is_stmt 0 view .LVU64
 190 0096 F7E7     		b	.L1
 191              	.L10:
 192              		.align	2
 193              	.L9:
 194 0098 00380240 		.word	1073887232
 195 009c 00700040 		.word	1073770496
 196 00a0 003C0240 		.word	1073888256
 197              		.cfi_endproc
 198              	.LFE242:
 200              		.section	.text._sys_exit,"ax",%progbits
 201              		.align	1
 202              		.global	_sys_exit
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	_sys_exit:
 209              	.LVL7:
 210              	.LFB243:
  74:main.c        **** 
  75:main.c        **** #define USART_REC_LEN  			200  	//ÂÆö‰πâÊúÄÂ§ßÊé•Êî∂Â≠óËäÇÊï∞ 200
  76:main.c        **** #define EN_USART1_RX 			1		//‰ΩøËÉΩÔºà1Ôºâ/Á¶ÅÊ≠¢Ôºà0Ôºâ‰∏≤Âè£1Êé•Êî∂
  77:main.c        **** 	  	
ARM GAS  /tmp/cchGkZ5T.s 			page 6


  78:main.c        **** extern uint8_t  USART_RX_BUF[USART_REC_LEN]; //Êé•Êî∂ÁºìÂÜ≤,ÊúÄÂ§ßUSART_REC_LEN‰∏™Â≠óËäÇ.Êú´Â≠óËäÇ‰
  79:main.c        **** extern uint16_t USART_RX_STA;         		//Êé•Êî∂Áä∂ÊÄÅÊ†áËÆ∞	
  80:main.c        **** extern UART_HandleTypeDef UART1_Handler; //UARTÂè•ÊüÑ
  81:main.c        **** 
  82:main.c        **** #define RXBUFFERSIZE   1 //ÁºìÂ≠òÂ§ßÂ∞è
  83:main.c        **** extern uint8_t aRxBuffer[RXBUFFERSIZE];//HALÂ∫ìUSARTÊé•Êî∂Buffer
  84:main.c        **** 
  85:main.c        **** //Âä†ÂÖ•‰ª•‰∏ã‰ª£Á†Å,ÊîØÊåÅprintfÂáΩÊï∞,ËÄå‰∏çÈúÄË¶ÅÈÄâÊã©use MicroLIB	  
  86:main.c        **** //#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)	
  87:main.c        **** #if 1
  88:main.c        **** #pragma import(__use_no_semihosting)             
  89:main.c        **** //Ê†áÂáÜÂ∫ìÈúÄË¶ÅÁöÑÊîØÊåÅÂáΩÊï∞                 
  90:main.c        **** struct __FILE 
  91:main.c        **** { 
  92:main.c        **** 	int handle; 
  93:main.c        **** }; 
  94:main.c        **** 
  95:main.c        **** FILE __stdout;       
  96:main.c        **** //ÂÆö‰πâ_sys_exit()‰ª•ÈÅøÂÖç‰ΩøÁî®Âçä‰∏ªÊú∫Ê®°Âºè    
  97:main.c        **** void _sys_exit(int x) 
  98:main.c        **** { 
 211              		.loc 1 98 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
  99:main.c        **** 	x = x; 
 216              		.loc 1 99 2 view .LVU66
 100:main.c        **** } 
 217              		.loc 1 100 1 is_stmt 0 view .LVU67
 218 0000 7047     		bx	lr
 219              		.cfi_endproc
 220              	.LFE243:
 222              		.section	.text.fputc,"ax",%progbits
 223              		.align	1
 224              		.global	fputc
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	fputc:
 231              	.LFB244:
 101:main.c        **** //ÈáçÂÆö‰πâfputcÂáΩÊï∞ 
 102:main.c        **** int fputc(int ch, FILE *f)
 103:main.c        **** { 	
 232              		.loc 1 103 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237              	.LVL8:
 238              	.L13:
 104:main.c        **** 	while((USART1->SR&0X40)==0);//Âæ™ÁéØÂèëÈÄÅ,Áõ¥Âà∞ÂèëÈÄÅÂÆåÊØï   
 239              		.loc 1 104 29 discriminator 1 view .LVU69
 240              		.loc 1 104 7 discriminator 1 view .LVU70
 241              		.loc 1 104 15 is_stmt 0 discriminator 1 view .LVU71
 242 0000 044B     		ldr	r3, .L14
ARM GAS  /tmp/cchGkZ5T.s 			page 7


 243 0002 1B68     		ldr	r3, [r3]
 244              		.loc 1 104 7 discriminator 1 view .LVU72
 245 0004 13F0400F 		tst	r3, #64
 246 0008 FAD0     		beq	.L13
 105:main.c        **** 	USART1->DR = (uint8_t) ch;      
 247              		.loc 1 105 2 is_stmt 1 view .LVU73
 248              		.loc 1 105 15 is_stmt 0 view .LVU74
 249 000a C2B2     		uxtb	r2, r0
 250              		.loc 1 105 13 view .LVU75
 251 000c 014B     		ldr	r3, .L14
 252 000e 5A60     		str	r2, [r3, #4]
 106:main.c        **** 	return ch;
 253              		.loc 1 106 2 is_stmt 1 view .LVU76
 107:main.c        **** }
 254              		.loc 1 107 1 is_stmt 0 view .LVU77
 255 0010 7047     		bx	lr
 256              	.L15:
 257 0012 00BF     		.align	2
 258              	.L14:
 259 0014 00100140 		.word	1073811456
 260              		.cfi_endproc
 261              	.LFE244:
 263              		.section	.text.uart_init,"ax",%progbits
 264              		.align	1
 265              		.global	uart_init
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	uart_init:
 272              	.LVL9:
 273              	.LFB245:
 108:main.c        **** #endif 
 109:main.c        **** 
 110:main.c        **** //‰∏≤Âè£1‰∏≠Êñ≠ÊúçÂä°Á®ãÂ∫è
 111:main.c        **** //Ê≥®ÊÑè,ËØªÂèñUSARTx->SRËÉΩÈÅøÂÖçËé´ÂêçÂÖ∂Â¶ôÁöÑÈîôËØØ   	
 112:main.c        **** uint8_t USART_RX_BUF[USART_REC_LEN];     //Êé•Êî∂ÁºìÂÜ≤,ÊúÄÂ§ßUSART_REC_LEN‰∏™Â≠óËäÇ.
 113:main.c        **** //Êé•Êî∂Áä∂ÊÄÅ
 114:main.c        **** //bit15Ôºå	Êé•Êî∂ÂÆåÊàêÊ†áÂøó
 115:main.c        **** //bit14Ôºå	Êé•Êî∂Âà∞0x0d
 116:main.c        **** //bit13~0Ôºå	Êé•Êî∂Âà∞ÁöÑÊúâÊïàÂ≠óËäÇÊï∞ÁõÆ
 117:main.c        **** uint16_t USART_RX_STA=0;       //Êé•Êî∂Áä∂ÊÄÅÊ†áËÆ∞	
 118:main.c        **** 
 119:main.c        **** uint8_t aRxBuffer[RXBUFFERSIZE];//HALÂ∫ì‰ΩøÁî®ÁöÑ‰∏≤Âè£Êé•Êî∂ÁºìÂÜ≤
 120:main.c        **** UART_HandleTypeDef UART1_Handler; //UARTÂè•ÊüÑ
 121:main.c        **** 
 122:main.c        **** //ÂàùÂßãÂåñIO ‰∏≤Âè£1 
 123:main.c        **** //bound:Ê≥¢ÁâπÁéá
 124:main.c        **** void uart_init(uint32_t bound)
 125:main.c        **** {	
 274              		.loc 1 125 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 125 1 is_stmt 0 view .LVU79
 279 0000 10B5     		push	{r4, lr}
 280              	.LCFI4:
ARM GAS  /tmp/cchGkZ5T.s 			page 8


 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 4, -8
 283              		.cfi_offset 14, -4
 126:main.c        **** 	//UART ÂàùÂßãÂåñËÆæÁΩÆ
 127:main.c        **** 	UART1_Handler.Instance=USART1;					    //USART1
 284              		.loc 1 127 2 is_stmt 1 view .LVU80
 285              		.loc 1 127 24 is_stmt 0 view .LVU81
 286 0002 0A4C     		ldr	r4, .L18
 287 0004 0A4B     		ldr	r3, .L18+4
 288 0006 2360     		str	r3, [r4]
 128:main.c        **** 	UART1_Handler.Init.BaudRate=bound;				    //Ê≥¢ÁâπÁéá
 289              		.loc 1 128 2 is_stmt 1 view .LVU82
 290              		.loc 1 128 29 is_stmt 0 view .LVU83
 291 0008 6060     		str	r0, [r4, #4]
 129:main.c        **** 	UART1_Handler.Init.WordLength=UART_WORDLENGTH_8B;   //Â≠óÈïø‰∏∫8‰ΩçÊï∞ÊçÆÊ†ºÂºè
 292              		.loc 1 129 2 is_stmt 1 view .LVU84
 293              		.loc 1 129 31 is_stmt 0 view .LVU85
 294 000a 0023     		movs	r3, #0
 295 000c A360     		str	r3, [r4, #8]
 130:main.c        **** 	UART1_Handler.Init.StopBits=UART_STOPBITS_1;	    //‰∏Ä‰∏™ÂÅúÊ≠¢‰Ωç
 296              		.loc 1 130 2 is_stmt 1 view .LVU86
 297              		.loc 1 130 29 is_stmt 0 view .LVU87
 298 000e E360     		str	r3, [r4, #12]
 131:main.c        **** 	UART1_Handler.Init.Parity=UART_PARITY_NONE;		    //Êó†Â•áÂÅ∂Ê†°È™å‰Ωç
 299              		.loc 1 131 2 is_stmt 1 view .LVU88
 300              		.loc 1 131 27 is_stmt 0 view .LVU89
 301 0010 2361     		str	r3, [r4, #16]
 132:main.c        **** 	UART1_Handler.Init.HwFlowCtl=UART_HWCONTROL_NONE;   //Êó†Á°¨‰ª∂ÊµÅÊéß
 302              		.loc 1 132 2 is_stmt 1 view .LVU90
 303              		.loc 1 132 30 is_stmt 0 view .LVU91
 304 0012 A361     		str	r3, [r4, #24]
 133:main.c        **** 	UART1_Handler.Init.Mode=UART_MODE_TX_RX;		    //Êî∂ÂèëÊ®°Âºè
 305              		.loc 1 133 2 is_stmt 1 view .LVU92
 306              		.loc 1 133 25 is_stmt 0 view .LVU93
 307 0014 0C23     		movs	r3, #12
 308 0016 6361     		str	r3, [r4, #20]
 134:main.c        **** 	HAL_UART_Init(&UART1_Handler);					    //HAL_UART_Init()‰ºö‰ΩøËÉΩUART1
 309              		.loc 1 134 2 is_stmt 1 view .LVU94
 310 0018 2046     		mov	r0, r4
 311              	.LVL10:
 312              		.loc 1 134 2 is_stmt 0 view .LVU95
 313 001a FFF7FEFF 		bl	HAL_UART_Init
 314              	.LVL11:
 135:main.c        **** 	
 136:main.c        **** 	HAL_UART_Receive_IT(&UART1_Handler, (uint8_t *)aRxBuffer, RXBUFFERSIZE);//ËØ•ÂáΩÊï∞‰ºöÂºÄÂêØÊé•Êî∂
 315              		.loc 1 136 2 is_stmt 1 view .LVU96
 316 001e 0122     		movs	r2, #1
 317 0020 0449     		ldr	r1, .L18+8
 318 0022 2046     		mov	r0, r4
 319 0024 FFF7FEFF 		bl	HAL_UART_Receive_IT
 320              	.LVL12:
 137:main.c        ****   
 138:main.c        **** }
 321              		.loc 1 138 1 is_stmt 0 view .LVU97
 322 0028 10BD     		pop	{r4, pc}
 323              	.L19:
 324 002a 00BF     		.align	2
ARM GAS  /tmp/cchGkZ5T.s 			page 9


 325              	.L18:
 326 002c 00000000 		.word	UART1_Handler
 327 0030 00100140 		.word	1073811456
 328 0034 00000000 		.word	aRxBuffer
 329              		.cfi_endproc
 330              	.LFE245:
 332              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 333              		.align	1
 334              		.global	HAL_UART_MspInit
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	HAL_UART_MspInit:
 341              	.LVL13:
 342              	.LFB246:
 139:main.c        **** 
 140:main.c        **** //UARTÂ∫ïÂ±ÇÂàùÂßãÂåñÔºåÊó∂Èíü‰ΩøËÉΩÔºåÂºïËÑöÈÖçÁΩÆÔºå‰∏≠Êñ≠ÈÖçÁΩÆ
 141:main.c        **** //Ê≠§ÂáΩÊï∞‰ºöË¢´HAL_UART_Init()Ë∞ÉÁî®
 142:main.c        **** //huart:‰∏≤Âè£Âè•ÊüÑ
 143:main.c        **** 
 144:main.c        **** void HAL_UART_MspInit(UART_HandleTypeDef *huart)
 145:main.c        **** {
 343              		.loc 1 145 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 32
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 146:main.c        ****     //GPIOÁ´ØÂè£ËÆæÁΩÆ
 147:main.c        **** 	GPIO_InitTypeDef GPIO_Initure;
 347              		.loc 1 147 2 view .LVU99
 148:main.c        **** 	
 149:main.c        **** 	if(huart->Instance==USART1)//Â¶ÇÊûúÊòØ‰∏≤Âè£1ÔºåËøõË°å‰∏≤Âè£1 MSPÂàùÂßãÂåñ
 348              		.loc 1 149 2 view .LVU100
 349              		.loc 1 149 10 is_stmt 0 view .LVU101
 350 0000 0268     		ldr	r2, [r0]
 351              		.loc 1 149 4 view .LVU102
 352 0002 1E4B     		ldr	r3, .L27
 353 0004 9A42     		cmp	r2, r3
 354 0006 00D0     		beq	.L26
 355 0008 7047     		bx	lr
 356              	.L26:
 145:main.c        ****     //GPIOÁ´ØÂè£ËÆæÁΩÆ
 357              		.loc 1 145 1 view .LVU103
 358 000a 10B5     		push	{r4, lr}
 359              	.LCFI5:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 4, -8
 362              		.cfi_offset 14, -4
 363 000c 88B0     		sub	sp, sp, #32
 364              	.LCFI6:
 365              		.cfi_def_cfa_offset 40
 150:main.c        **** 	{
 151:main.c        **** 		__HAL_RCC_GPIOA_CLK_ENABLE();			//‰ΩøËÉΩGPIOAÊó∂Èíü
 366              		.loc 1 151 3 is_stmt 1 view .LVU104
 367              	.LBB6:
 368              		.loc 1 151 3 view .LVU105
 369 000e 0021     		movs	r1, #0
ARM GAS  /tmp/cchGkZ5T.s 			page 10


 370 0010 0191     		str	r1, [sp, #4]
 371              		.loc 1 151 3 view .LVU106
 372 0012 03F59433 		add	r3, r3, #75776
 373 0016 1A6B     		ldr	r2, [r3, #48]
 374 0018 42F00102 		orr	r2, r2, #1
 375 001c 1A63     		str	r2, [r3, #48]
 376              		.loc 1 151 3 view .LVU107
 377 001e 1A6B     		ldr	r2, [r3, #48]
 378 0020 02F00102 		and	r2, r2, #1
 379 0024 0192     		str	r2, [sp, #4]
 380              		.loc 1 151 3 view .LVU108
 381 0026 019A     		ldr	r2, [sp, #4]
 382              	.LBE6:
 383              		.loc 1 151 3 view .LVU109
 152:main.c        **** 		__HAL_RCC_USART1_CLK_ENABLE();			//‰ΩøËÉΩUSART1Êó∂Èíü
 384              		.loc 1 152 3 view .LVU110
 385              	.LBB7:
 386              		.loc 1 152 3 view .LVU111
 387 0028 0291     		str	r1, [sp, #8]
 388              		.loc 1 152 3 view .LVU112
 389 002a 5A6C     		ldr	r2, [r3, #68]
 390 002c 42F01002 		orr	r2, r2, #16
 391 0030 5A64     		str	r2, [r3, #68]
 392              		.loc 1 152 3 view .LVU113
 393 0032 5B6C     		ldr	r3, [r3, #68]
 394 0034 03F01003 		and	r3, r3, #16
 395 0038 0293     		str	r3, [sp, #8]
 396              		.loc 1 152 3 view .LVU114
 397 003a 029B     		ldr	r3, [sp, #8]
 398              	.LBE7:
 399              		.loc 1 152 3 view .LVU115
 153:main.c        **** 	
 154:main.c        **** 		GPIO_Initure.Pin=GPIO_PIN_9;			//PA9
 400              		.loc 1 154 3 view .LVU116
 401              		.loc 1 154 19 is_stmt 0 view .LVU117
 402 003c 4FF40073 		mov	r3, #512
 403 0040 0393     		str	r3, [sp, #12]
 155:main.c        **** 		GPIO_Initure.Mode=GPIO_MODE_AF_PP;		//Â§çÁî®Êé®ÊåΩËæìÂá∫
 404              		.loc 1 155 3 is_stmt 1 view .LVU118
 405              		.loc 1 155 20 is_stmt 0 view .LVU119
 406 0042 0223     		movs	r3, #2
 407 0044 0493     		str	r3, [sp, #16]
 156:main.c        **** 		GPIO_Initure.Pull=GPIO_PULLUP;			//‰∏äÊãâ
 408              		.loc 1 156 3 is_stmt 1 view .LVU120
 409              		.loc 1 156 20 is_stmt 0 view .LVU121
 410 0046 0122     		movs	r2, #1
 411 0048 0592     		str	r2, [sp, #20]
 157:main.c        **** 		GPIO_Initure.Speed=GPIO_SPEED_FAST;		//È´òÈÄü
 412              		.loc 1 157 3 is_stmt 1 view .LVU122
 413              		.loc 1 157 21 is_stmt 0 view .LVU123
 414 004a 0693     		str	r3, [sp, #24]
 158:main.c        **** 		GPIO_Initure.Alternate=GPIO_AF7_USART1;	//Â§çÁî®‰∏∫USART1
 415              		.loc 1 158 3 is_stmt 1 view .LVU124
 416              		.loc 1 158 25 is_stmt 0 view .LVU125
 417 004c 0723     		movs	r3, #7
 418 004e 0793     		str	r3, [sp, #28]
 159:main.c        **** 		HAL_GPIO_Init(GPIOA,&GPIO_Initure);	   	//ÂàùÂßãÂåñPA9
ARM GAS  /tmp/cchGkZ5T.s 			page 11


 419              		.loc 1 159 3 is_stmt 1 view .LVU126
 420 0050 0B4C     		ldr	r4, .L27+4
 421 0052 03A9     		add	r1, sp, #12
 422 0054 2046     		mov	r0, r4
 423              	.LVL14:
 424              		.loc 1 159 3 is_stmt 0 view .LVU127
 425 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 426              	.LVL15:
 160:main.c        **** 
 161:main.c        **** 		GPIO_Initure.Pin=GPIO_PIN_10;			//PA10
 427              		.loc 1 161 3 is_stmt 1 view .LVU128
 428              		.loc 1 161 19 is_stmt 0 view .LVU129
 429 005a 4FF48063 		mov	r3, #1024
 430 005e 0393     		str	r3, [sp, #12]
 162:main.c        **** 		HAL_GPIO_Init(GPIOA,&GPIO_Initure);	   	//ÂàùÂßãÂåñPA10
 431              		.loc 1 162 3 is_stmt 1 view .LVU130
 432 0060 03A9     		add	r1, sp, #12
 433 0062 2046     		mov	r0, r4
 434 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 435              	.LVL16:
 163:main.c        **** 		
 164:main.c        **** 		HAL_NVIC_EnableIRQ(USART1_IRQn);				//‰ΩøËÉΩUSART1‰∏≠Êñ≠ÈÄöÈÅì
 436              		.loc 1 164 3 view .LVU131
 437 0068 2520     		movs	r0, #37
 438 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 439              	.LVL17:
 165:main.c        **** 		HAL_NVIC_SetPriority(USART1_IRQn,3,3);			//Êä¢Âç†‰ºòÂÖàÁ∫ß3ÔºåÂ≠ê‰ºòÂÖàÁ∫ß3
 440              		.loc 1 165 3 view .LVU132
 441 006e 0322     		movs	r2, #3
 442 0070 1146     		mov	r1, r2
 443 0072 2520     		movs	r0, #37
 444 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 445              	.LVL18:
 166:main.c        **** 	}
 167:main.c        **** 
 168:main.c        **** }
 446              		.loc 1 168 1 is_stmt 0 view .LVU133
 447 0078 08B0     		add	sp, sp, #32
 448              	.LCFI7:
 449              		.cfi_def_cfa_offset 8
 450              		@ sp needed
 451 007a 10BD     		pop	{r4, pc}
 452              	.L28:
 453              		.align	2
 454              	.L27:
 455 007c 00100140 		.word	1073811456
 456 0080 00000240 		.word	1073872896
 457              		.cfi_endproc
 458              	.LFE246:
 460              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_UART_RxCpltCallback
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	HAL_UART_RxCpltCallback:
ARM GAS  /tmp/cchGkZ5T.s 			page 12


 469              	.LVL19:
 470              	.LFB247:
 169:main.c        **** 
 170:main.c        **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 171:main.c        **** {
 471              		.loc 1 171 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 172:main.c        **** 	if(huart->Instance==USART1)//Â¶ÇÊûúÊòØ‰∏≤Âè£1
 476              		.loc 1 172 2 view .LVU135
 477              		.loc 1 172 10 is_stmt 0 view .LVU136
 478 0000 0268     		ldr	r2, [r0]
 479              		.loc 1 172 4 view .LVU137
 480 0002 194B     		ldr	r3, .L36
 481 0004 9A42     		cmp	r2, r3
 482 0006 00D0     		beq	.L34
 483              	.LVL20:
 484              	.L29:
 173:main.c        **** 	{
 174:main.c        **** 		if((USART_RX_STA&0x8000)==0)//Êé•Êî∂Êú™ÂÆåÊàê
 175:main.c        **** 		{
 176:main.c        **** 			if(USART_RX_STA&0x4000)//Êé•Êî∂Âà∞‰∫Ü0x0d
 177:main.c        **** 			{
 178:main.c        **** 				if(aRxBuffer[0]!=0x0a)USART_RX_STA=0;//Êé•Êî∂ÈîôËØØ,ÈáçÊñ∞ÂºÄÂßã
 179:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 180:main.c        **** 			}
 181:main.c        **** 			else //ËøòÊ≤°Êî∂Âà∞0X0D
 182:main.c        **** 			{	
 183:main.c        **** 				if(aRxBuffer[0]==0x0d)USART_RX_STA|=0x4000;
 184:main.c        **** 				else
 185:main.c        **** 				{
 186:main.c        **** 					USART_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 187:main.c        **** 					USART_RX_STA++;
 188:main.c        **** 					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//Êé•Êî∂Êï∞ÊçÆÈîôËØØ,ÈáçÊñ∞ÂºÄÂßãÊé•Êî∂	  
 189:main.c        **** 				}		 
 190:main.c        **** 			}
 191:main.c        **** 		}
 192:main.c        **** 
 193:main.c        **** 	}
 194:main.c        **** }
 485              		.loc 1 194 1 view .LVU138
 486 0008 7047     		bx	lr
 487              	.LVL21:
 488              	.L34:
 174:main.c        **** 		{
 489              		.loc 1 174 3 is_stmt 1 view .LVU139
 174:main.c        **** 		{
 490              		.loc 1 174 27 is_stmt 0 view .LVU140
 491 000a 184A     		ldr	r2, .L36+4
 492 000c 1388     		ldrh	r3, [r2]
 493 000e B2F90020 		ldrsh	r2, [r2]
 174:main.c        **** 		{
 494              		.loc 1 174 5 view .LVU141
 495 0012 002A     		cmp	r2, #0
 496 0014 F8DB     		blt	.L29
ARM GAS  /tmp/cchGkZ5T.s 			page 13


 176:main.c        **** 			{
 497              		.loc 1 176 4 is_stmt 1 view .LVU142
 176:main.c        **** 			{
 498              		.loc 1 176 6 is_stmt 0 view .LVU143
 499 0016 13F4804F 		tst	r3, #16384
 500 001a 0ED0     		beq	.L31
 178:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 501              		.loc 1 178 5 is_stmt 1 view .LVU144
 178:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 502              		.loc 1 178 17 is_stmt 0 view .LVU145
 503 001c 144A     		ldr	r2, .L36+8
 504 001e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 178:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 505              		.loc 1 178 7 view .LVU146
 506 0020 0A2A     		cmp	r2, #10
 507 0022 03D0     		beq	.L32
 178:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 508              		.loc 1 178 27 is_stmt 1 discriminator 1 view .LVU147
 178:main.c        **** 				else USART_RX_STA|=0x8000;	//Êé•Êî∂ÂÆåÊàê‰∫Ü 
 509              		.loc 1 178 39 is_stmt 0 discriminator 1 view .LVU148
 510 0024 114B     		ldr	r3, .L36+4
 511 0026 0022     		movs	r2, #0
 512 0028 1A80     		strh	r2, [r3]	@ movhi
 513 002a 7047     		bx	lr
 514              	.L32:
 179:main.c        **** 			}
 515              		.loc 1 179 10 is_stmt 1 view .LVU149
 179:main.c        **** 			}
 516              		.loc 1 179 22 is_stmt 0 view .LVU150
 517 002c 6FEA4343 		mvn	r3, r3, lsl #17
 518 0030 6FEA5343 		mvn	r3, r3, lsr #17
 519 0034 0D4A     		ldr	r2, .L36+4
 520 0036 1380     		strh	r3, [r2]	@ movhi
 521 0038 7047     		bx	lr
 522              	.L31:
 183:main.c        **** 				else
 523              		.loc 1 183 5 is_stmt 1 view .LVU151
 183:main.c        **** 				else
 524              		.loc 1 183 17 is_stmt 0 view .LVU152
 525 003a 0D4A     		ldr	r2, .L36+8
 526 003c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 183:main.c        **** 				else
 527              		.loc 1 183 7 view .LVU153
 528 003e 0D2A     		cmp	r2, #13
 529 0040 0DD0     		beq	.L35
 186:main.c        **** 					USART_RX_STA++;
 530              		.loc 1 186 6 is_stmt 1 view .LVU154
 186:main.c        **** 					USART_RX_STA++;
 531              		.loc 1 186 31 is_stmt 0 view .LVU155
 532 0042 C3F30D01 		ubfx	r1, r3, #0, #14
 186:main.c        **** 					USART_RX_STA++;
 533              		.loc 1 186 39 view .LVU156
 534 0046 0B48     		ldr	r0, .L36+12
 535              	.LVL22:
 186:main.c        **** 					USART_RX_STA++;
 536              		.loc 1 186 39 view .LVU157
 537 0048 4254     		strb	r2, [r0, r1]
ARM GAS  /tmp/cchGkZ5T.s 			page 14


 187:main.c        **** 					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//Êé•Êî∂Êï∞ÊçÆÈîôËØØ,ÈáçÊñ∞ÂºÄÂßãÊé•Êî∂	  
 538              		.loc 1 187 6 is_stmt 1 view .LVU158
 187:main.c        **** 					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//Êé•Êî∂Êï∞ÊçÆÈîôËØØ,ÈáçÊñ∞ÂºÄÂßãÊé•Êî∂	  
 539              		.loc 1 187 18 is_stmt 0 view .LVU159
 540 004a 0133     		adds	r3, r3, #1
 541 004c 9BB2     		uxth	r3, r3
 542 004e 074A     		ldr	r2, .L36+4
 543 0050 1380     		strh	r3, [r2]	@ movhi
 188:main.c        **** 				}		 
 544              		.loc 1 188 6 is_stmt 1 view .LVU160
 188:main.c        **** 				}		 
 545              		.loc 1 188 8 is_stmt 0 view .LVU161
 546 0052 C72B     		cmp	r3, #199
 547 0054 D8D9     		bls	.L29
 188:main.c        **** 				}		 
 548              		.loc 1 188 40 is_stmt 1 discriminator 1 view .LVU162
 188:main.c        **** 				}		 
 549              		.loc 1 188 52 is_stmt 0 discriminator 1 view .LVU163
 550 0056 1346     		mov	r3, r2
 551 0058 0022     		movs	r2, #0
 552 005a 1A80     		strh	r2, [r3]	@ movhi
 553              		.loc 1 194 1 discriminator 1 view .LVU164
 554 005c D4E7     		b	.L29
 555              	.LVL23:
 556              	.L35:
 183:main.c        **** 				else
 557              		.loc 1 183 27 is_stmt 1 discriminator 1 view .LVU165
 183:main.c        **** 				else
 558              		.loc 1 183 39 is_stmt 0 discriminator 1 view .LVU166
 559 005e 43F48043 		orr	r3, r3, #16384
 560 0062 024A     		ldr	r2, .L36+4
 561 0064 1380     		strh	r3, [r2]	@ movhi
 562 0066 7047     		bx	lr
 563              	.L37:
 564              		.align	2
 565              	.L36:
 566 0068 00100140 		.word	1073811456
 567 006c 00000000 		.word	.LANCHOR0
 568 0070 00000000 		.word	aRxBuffer
 569 0074 00000000 		.word	USART_RX_BUF
 570              		.cfi_endproc
 571              	.LFE247:
 573              		.section	.text.USART1_IRQHandler,"ax",%progbits
 574              		.align	1
 575              		.global	USART1_IRQHandler
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 579              		.fpu fpv4-sp-d16
 581              	USART1_IRQHandler:
 582              	.LFB248:
 195:main.c        ****  
 196:main.c        **** //‰∏≤Âè£1‰∏≠Êñ≠ÊúçÂä°Á®ãÂ∫è
 197:main.c        **** void USART1_IRQHandler(void)                	
 198:main.c        **** { 
 583              		.loc 1 198 1 is_stmt 1 view -0
 584              		.cfi_startproc
ARM GAS  /tmp/cchGkZ5T.s 			page 15


 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587 0000 08B5     		push	{r3, lr}
 588              	.LCFI8:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 3, -8
 591              		.cfi_offset 14, -4
 199:main.c        **** 	uint32_t timeout=0;
 592              		.loc 1 199 2 view .LVU168
 593              	.LVL24:
 200:main.c        **** #if SYSTEM_SUPPORT_OS	 	//‰ΩøÁî®OS
 201:main.c        **** 	OSIntEnter();    
 202:main.c        **** #endif
 203:main.c        **** 	
 204:main.c        **** 	HAL_UART_IRQHandler(&UART1_Handler);	//Ë∞ÉÁî®HALÂ∫ì‰∏≠Êñ≠Â§ÑÁêÜÂÖ¨Áî®ÂáΩÊï∞
 594              		.loc 1 204 2 view .LVU169
 595 0002 0848     		ldr	r0, .L42
 596 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 597              	.LVL25:
 205:main.c        **** 	
 206:main.c        **** 	timeout=0;
 598              		.loc 1 206 2 view .LVU170
 207:main.c        ****     while (HAL_UART_GetState(&UART1_Handler) != HAL_UART_STATE_READY)//Á≠âÂæÖÂ∞±Áª™
 599              		.loc 1 207 5 view .LVU171
 600              	.L39:
 601              		.loc 1 207 11 view .LVU172
 602              		.loc 1 207 12 is_stmt 0 view .LVU173
 603 0008 0648     		ldr	r0, .L42
 604 000a FFF7FEFF 		bl	HAL_UART_GetState
 605              	.LVL26:
 606              		.loc 1 207 11 view .LVU174
 607 000e 2028     		cmp	r0, #32
 608 0010 FAD1     		bne	.L39
 609              	.L40:
 208:main.c        **** 	{
 209:main.c        **** 	 timeout++;////Ë∂ÖÊó∂Â§ÑÁêÜ
 210:main.c        ****      if(timeout>HAL_MAX_DELAY) break;		
 211:main.c        **** 	
 212:main.c        **** 	}
 213:main.c        ****      
 214:main.c        **** 	timeout=0;
 215:main.c        **** 	while(HAL_UART_Receive_IT(&UART1_Handler, (uint8_t *)aRxBuffer, RXBUFFERSIZE) != HAL_OK)//‰∏ÄÊ¨°Â§
 610              		.loc 1 215 7 is_stmt 1 view .LVU175
 611              		.loc 1 215 8 is_stmt 0 view .LVU176
 612 0012 0122     		movs	r2, #1
 613 0014 0449     		ldr	r1, .L42+4
 614 0016 0348     		ldr	r0, .L42
 615 0018 FFF7FEFF 		bl	HAL_UART_Receive_IT
 616              	.LVL27:
 617              		.loc 1 215 7 view .LVU177
 618 001c 0028     		cmp	r0, #0
 619 001e F8D1     		bne	.L40
 216:main.c        **** 	{
 217:main.c        **** 	 timeout++; //Ë∂ÖÊó∂Â§ÑÁêÜ
 218:main.c        **** 	 if(timeout>HAL_MAX_DELAY) break;	
 219:main.c        **** 	}
 220:main.c        **** #if SYSTEM_SUPPORT_OS	 	//‰ΩøÁî®OS
ARM GAS  /tmp/cchGkZ5T.s 			page 16


 221:main.c        **** 	OSIntExit();  											 
 222:main.c        **** #endif
 223:main.c        **** } 
 620              		.loc 1 223 1 view .LVU178
 621 0020 08BD     		pop	{r3, pc}
 622              	.L43:
 623 0022 00BF     		.align	2
 624              	.L42:
 625 0024 00000000 		.word	UART1_Handler
 626 0028 00000000 		.word	aRxBuffer
 627              		.cfi_endproc
 628              	.LFE248:
 630              		.section	.text.delay_init,"ax",%progbits
 631              		.align	1
 632              		.global	delay_init
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	delay_init:
 639              	.LVL28:
 640              	.LFB249:
 224:main.c        **** 
 225:main.c        **** //ÂàùÂßãÂåñÂª∂ËøüÂáΩÊï∞
 226:main.c        **** //ÂΩì‰ΩøÁî®ucosÁöÑÊó∂ÂÄô,Ê≠§ÂáΩÊï∞‰ºöÂàùÂßãÂåñucosÁöÑÊó∂ÈíüËäÇÊãç
 227:main.c        **** //SYSTICKÁöÑÊó∂ÈíüÂõ∫ÂÆö‰∏∫AHBÊó∂Èíü
 228:main.c        **** //SYSCLK:Á≥ªÁªüÊó∂ÈíüÈ¢ëÁéá
 229:main.c        **** static uint32_t fac_us=0;							//usÂª∂Êó∂ÂÄç‰πòÊï∞
 230:main.c        **** void delay_init(uint32_t SYSCLK)
 231:main.c        **** {
 641              		.loc 1 231 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 231 1 is_stmt 0 view .LVU180
 646 0000 08B5     		push	{r3, lr}
 647              	.LCFI9:
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 3, -8
 650              		.cfi_offset 14, -4
 232:main.c        **** #if SYSTEM_SUPPORT_OS 						//Â¶ÇÊûúÈúÄË¶ÅÊîØÊåÅOS.
 233:main.c        **** 	u32 reload;
 234:main.c        **** #endif
 235:main.c        ****     HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickÈ¢ëÁéá‰∏∫HCLK
 651              		.loc 1 235 5 is_stmt 1 view .LVU181
 652 0002 0420     		movs	r0, #4
 653              	.LVL29:
 654              		.loc 1 235 5 is_stmt 0 view .LVU182
 655 0004 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 656              	.LVL30:
 236:main.c        **** 	fac_us=SYSCLK;						//‰∏çËÆ∫ÊòØÂê¶‰ΩøÁî®OS,fac_usÈÉΩÈúÄË¶Å‰ΩøÁî®
 657              		.loc 1 236 2 is_stmt 1 view .LVU183
 237:main.c        **** #if SYSTEM_SUPPORT_OS 						//Â¶ÇÊûúÈúÄË¶ÅÊîØÊåÅOS.
 238:main.c        **** 	reload=SYSCLK;					    //ÊØèÁßíÈíüÁöÑËÆ°Êï∞Ê¨°Êï∞ Âçï‰Ωç‰∏∫K	   
 239:main.c        **** 	reload*=1000000/delay_ostickspersec;	//Ê†πÊçÆdelay_ostickspersecËÆæÂÆöÊ∫¢Âá∫Êó∂Èó¥
 240:main.c        **** 											//reload‰∏∫24‰ΩçÂØÑÂ≠òÂô®,ÊúÄÂ§ßÂÄº:16777216,Âú®180M‰∏ã,Á∫¶Âêà0.745sÂ∑¶Âè≥	
 241:main.c        **** 	fac_ms=1000/delay_ostickspersec;		//‰ª£Ë°®OSÂèØ‰ª•Âª∂Êó∂ÁöÑÊúÄÂ∞ëÂçï‰Ωç	   
ARM GAS  /tmp/cchGkZ5T.s 			page 17


 242:main.c        **** 	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//ÂºÄÂêØSYSTICK‰∏≠Êñ≠
 243:main.c        **** 	SysTick->LOAD=reload; 					//ÊØè1/OS_TICKS_PER_SECÁßí‰∏≠Êñ≠‰∏ÄÊ¨°	
 244:main.c        **** 	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //ÂºÄÂêØSYSTICK
 245:main.c        **** #else
 246:main.c        **** #endif
 247:main.c        **** }			
 658              		.loc 1 247 1 is_stmt 0 view .LVU184
 659 0008 08BD     		pop	{r3, pc}
 660              		.cfi_endproc
 661              	.LFE249:
 663              		.section	.text.MX_GPIO_Init,"ax",%progbits
 664              		.align	1
 665              		.global	MX_GPIO_Init
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 669              		.fpu fpv4-sp-d16
 671              	MX_GPIO_Init:
 672              	.LFB253:
 248:main.c        **** 
 249:main.c        **** int main(void)
 250:main.c        **** {
 251:main.c        ****     // HALÂ∫ìÂàùÂßãÂåñ
 252:main.c        ****     HAL_Init();
 253:main.c        **** 
 254:main.c        ****     // ÈÖçÁΩÆÁ≥ªÁªüÊó∂Èíü
 255:main.c        ****     //SystemClock_Config();
 256:main.c        ****     Stm32_Clock_Init(336,8,2,7); //System clock 168MHz
 257:main.c        **** 
 258:main.c        ****     // ÂàùÂßãÂåñGPIO
 259:main.c        ****     MX_GPIO_Init();
 260:main.c        **** 
 261:main.c        **** 	delay_init(168);               	//ÂàùÂßãÂåñÂª∂Êó∂ÂáΩÊï∞
 262:main.c        ****     // ÂàùÂßãÂåñUSART1
 263:main.c        **** 	uart_init(115200);              //ÂàùÂßãÂåñUSART
 264:main.c        **** 
 265:main.c        ****     // ÂàùÂßãÂåñYaskawaÁºñÁ†ÅÂô®ÈÄö‰ø°
 266:main.c        ****     //yaskawa_init();
 267:main.c        **** 
 268:main.c        ****     char msg[] = "STM32F407 Yaskawa Encoder Reader Started\r\n";
 269:main.c        ****     HAL_UART_Transmit(&UART1_Handler, (uint8_t*)msg, strlen(msg), 1000);  // Êîπ‰∏∫UART1_Handler
 270:main.c        ****     while(__HAL_UART_GET_FLAG(&UART1_Handler,UART_FLAG_TC)!=SET);		//Á≠âÂæÖÂèëÈÄÅÁªìÊùü
 271:main.c        **** 
 272:main.c        ****     while (1)
 273:main.c        ****     {
 274:main.c        ****         // Êõ¥Êñ∞ÁºñÁ†ÅÂô®Êï∞ÊçÆ
 275:main.c        ****        // yaskawa_update();
 276:main.c        **** 
 277:main.c        ****         // Ëé∑ÂèñÁºñÁ†ÅÂô®‰ΩçÁΩÆÂèäÁä∂ÊÄÅ
 278:main.c        ****         float position = 0;
 279:main.c        ****         uint32_t error_count = 0;
 280:main.c        ****         uint32_t crc_ok = 0;
 281:main.c        ****         uint32_t crc_error = 0;
 282:main.c        **** 
 283:main.c        ****         
 284:main.c        ****         //position = yaskawa_get_position();
 285:main.c        ****         //error_count = yaskawa_get_error_count();
ARM GAS  /tmp/cchGkZ5T.s 			page 18


 286:main.c        ****         //crc_ok = yaskawa_get_crc_ok();
 287:main.c        ****         //crc_error = yaskawa_get_crc_error();
 288:main.c        **** 
 289:main.c        ****         // ÈÄöËøá‰∏≤Âè£ËæìÂá∫ÁºñÁ†ÅÂô®Êï∞ÊçÆ
 290:main.c        ****         char buffer[200];
 291:main.c        ****         snprintf(buffer, sizeof(buffer),
 292:main.c        ****                 "Pos: %.6f rad, Errors: %lu, CRC OK: %lu, CRC Err: %lu\r\n",
 293:main.c        ****                 position, error_count, crc_ok, crc_error);
 294:main.c        ****         while(__HAL_UART_GET_FLAG(&UART1_Handler,UART_FLAG_TC)!=SET);		//Á≠âÂæÖÂèëÈÄÅÁªìÊùü
 295:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 296:main.c        **** 
 297:main.c        ****         // LEDÁøªËΩ¨ÔºåÂÆûÁé∞Èó™ÁÉÅ
 298:main.c        ****         HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_9);
 299:main.c        ****         HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 300:main.c        **** 
 301:main.c        ****         HAL_Delay(100); // 100msÂà∑Êñ∞Áéá
 302:main.c        ****     }
 303:main.c        **** 
 304:main.c        **** }
 305:main.c        **** 
 306:main.c        **** void SystemClock_Config(void)
 307:main.c        **** {
 308:main.c        ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 309:main.c        ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 310:main.c        **** 
 311:main.c        ****     // ÈÖçÁΩÆÁîµÊ∫ê
 312:main.c        ****     __HAL_RCC_PWR_CLK_ENABLE();
 313:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 314:main.c        **** 
 315:main.c        ****     // ÈÖçÁΩÆHSEÊó∂Èíü
 316:main.c        ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 317:main.c        ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 318:main.c        ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 319:main.c        ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 320:main.c        ****     RCC_OscInitStruct.PLL.PLLM = 8;  // 8MHz / 8 = 1MHz
 321:main.c        ****     RCC_OscInitStruct.PLL.PLLN = 336; // 1MHz * 336 = 336MHz
 322:main.c        ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; // 336MHz / 2 = 168MHz
 323:main.c        ****     RCC_OscInitStruct.PLL.PLLQ = 7;  // 336MHz / 7 = 48MHz (USB)
 324:main.c        ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 325:main.c        ****         Error_Handler();
 326:main.c        ****     }
 327:main.c        **** 
 328:main.c        ****     // ÈÖçÁΩÆÁ≥ªÁªüÊó∂Èíü
 329:main.c        ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 330:main.c        ****                                 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 331:main.c        ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 332:main.c        ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;   // 168MHz
 333:main.c        ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;    // 42MHz
 334:main.c        ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;    // 84MHz
 335:main.c        ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 336:main.c        ****         Error_Handler();
 337:main.c        ****     }
 338:main.c        **** }
 339:main.c        **** 
 340:main.c        **** void MX_USART1_UART_Init(void)  // Êîπ‰∏∫USART1ÂàùÂßãÂåñÂáΩÊï∞
 341:main.c        **** {
 342:main.c        ****     UART1_Handler.Instance = USART1;  // Êîπ‰∏∫USART1
ARM GAS  /tmp/cchGkZ5T.s 			page 19


 343:main.c        ****     UART1_Handler.Init.BaudRate = 115200;
 344:main.c        ****     UART1_Handler.Init.WordLength = UART_WORDLENGTH_8B;
 345:main.c        ****     UART1_Handler.Init.StopBits = UART_STOPBITS_1;
 346:main.c        ****     UART1_Handler.Init.Parity = UART_PARITY_NONE;
 347:main.c        ****     UART1_Handler.Init.Mode = UART_MODE_TX_RX;
 348:main.c        ****     UART1_Handler.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 349:main.c        ****     UART1_Handler.Init.OverSampling = UART_OVERSAMPLING_16;
 350:main.c        ****     if (HAL_UART_Init(&UART1_Handler) != HAL_OK) {
 351:main.c        ****         Error_Handler();
 352:main.c        ****     }
 353:main.c        **** }
 354:main.c        **** 
 355:main.c        **** void MX_GPIO_Init(void)
 356:main.c        **** {
 673              		.loc 1 356 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 32
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 678              	.LCFI10:
 679              		.cfi_def_cfa_offset 24
 680              		.cfi_offset 4, -24
 681              		.cfi_offset 5, -20
 682              		.cfi_offset 6, -16
 683              		.cfi_offset 7, -12
 684              		.cfi_offset 8, -8
 685              		.cfi_offset 14, -4
 686 0004 88B0     		sub	sp, sp, #32
 687              	.LCFI11:
 688              		.cfi_def_cfa_offset 56
 357:main.c        ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
 689              		.loc 1 357 5 view .LVU186
 358:main.c        **** 
 359:main.c        ****     // ‰ΩøËÉΩGPIOÊó∂Èíü
 360:main.c        ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 690              		.loc 1 360 5 view .LVU187
 691              	.LBB8:
 692              		.loc 1 360 5 view .LVU188
 693 0006 0024     		movs	r4, #0
 694 0008 0094     		str	r4, [sp]
 695              		.loc 1 360 5 view .LVU189
 696 000a 304B     		ldr	r3, .L48
 697 000c 1A6B     		ldr	r2, [r3, #48]
 698 000e 42F00102 		orr	r2, r2, #1
 699 0012 1A63     		str	r2, [r3, #48]
 700              		.loc 1 360 5 view .LVU190
 701 0014 1A6B     		ldr	r2, [r3, #48]
 702 0016 02F00102 		and	r2, r2, #1
 703 001a 0092     		str	r2, [sp]
 704              		.loc 1 360 5 view .LVU191
 705 001c 009A     		ldr	r2, [sp]
 706              	.LBE8:
 707              		.loc 1 360 5 view .LVU192
 361:main.c        ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 708              		.loc 1 361 5 view .LVU193
 709              	.LBB9:
 710              		.loc 1 361 5 view .LVU194
ARM GAS  /tmp/cchGkZ5T.s 			page 20


 711 001e 0194     		str	r4, [sp, #4]
 712              		.loc 1 361 5 view .LVU195
 713 0020 1A6B     		ldr	r2, [r3, #48]
 714 0022 42F04002 		orr	r2, r2, #64
 715 0026 1A63     		str	r2, [r3, #48]
 716              		.loc 1 361 5 view .LVU196
 717 0028 1A6B     		ldr	r2, [r3, #48]
 718 002a 02F04002 		and	r2, r2, #64
 719 002e 0192     		str	r2, [sp, #4]
 720              		.loc 1 361 5 view .LVU197
 721 0030 019A     		ldr	r2, [sp, #4]
 722              	.LBE9:
 723              		.loc 1 361 5 view .LVU198
 362:main.c        ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 724              		.loc 1 362 5 view .LVU199
 725              	.LBB10:
 726              		.loc 1 362 5 view .LVU200
 727 0032 0294     		str	r4, [sp, #8]
 728              		.loc 1 362 5 view .LVU201
 729 0034 1A6B     		ldr	r2, [r3, #48]
 730 0036 42F02002 		orr	r2, r2, #32
 731 003a 1A63     		str	r2, [r3, #48]
 732              		.loc 1 362 5 view .LVU202
 733 003c 1B6B     		ldr	r3, [r3, #48]
 734 003e 03F02003 		and	r3, r3, #32
 735 0042 0293     		str	r3, [sp, #8]
 736              		.loc 1 362 5 view .LVU203
 737 0044 029B     		ldr	r3, [sp, #8]
 738              	.LBE10:
 739              		.loc 1 362 5 view .LVU204
 363:main.c        **** 
 364:main.c        ****     // ÈÖçÁΩÆPA9‰∏∫USART1_TX
 365:main.c        ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 740              		.loc 1 365 5 view .LVU205
 741              		.loc 1 365 25 is_stmt 0 view .LVU206
 742 0046 4FF40073 		mov	r3, #512
 743 004a 0393     		str	r3, [sp, #12]
 366:main.c        ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 366 5 is_stmt 1 view .LVU207
 745              		.loc 1 366 26 is_stmt 0 view .LVU208
 746 004c 4FF00208 		mov	r8, #2
 747 0050 CDF81080 		str	r8, [sp, #16]
 367:main.c        ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 748              		.loc 1 367 5 is_stmt 1 view .LVU209
 749              		.loc 1 367 26 is_stmt 0 view .LVU210
 750 0054 0594     		str	r4, [sp, #20]
 368:main.c        ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 751              		.loc 1 368 5 is_stmt 1 view .LVU211
 752              		.loc 1 368 27 is_stmt 0 view .LVU212
 753 0056 0325     		movs	r5, #3
 754 0058 0695     		str	r5, [sp, #24]
 369:main.c        ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;  // USART1ÁöÑAF7
 755              		.loc 1 369 5 is_stmt 1 view .LVU213
 756              		.loc 1 369 31 is_stmt 0 view .LVU214
 757 005a 0727     		movs	r7, #7
 758 005c 0797     		str	r7, [sp, #28]
 370:main.c        ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cchGkZ5T.s 			page 21


 759              		.loc 1 370 5 is_stmt 1 view .LVU215
 760 005e 1C4E     		ldr	r6, .L48+4
 761 0060 03A9     		add	r1, sp, #12
 762 0062 3046     		mov	r0, r6
 763 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 764              	.LVL31:
 371:main.c        **** 
 372:main.c        ****     // ÈÖçÁΩÆPA10‰∏∫USART1_RX
 373:main.c        ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 765              		.loc 1 373 5 view .LVU216
 766              		.loc 1 373 25 is_stmt 0 view .LVU217
 767 0068 4FF48063 		mov	r3, #1024
 768 006c 0393     		str	r3, [sp, #12]
 374:main.c        ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 769              		.loc 1 374 5 is_stmt 1 view .LVU218
 770              		.loc 1 374 26 is_stmt 0 view .LVU219
 771 006e CDF81080 		str	r8, [sp, #16]
 375:main.c        ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 772              		.loc 1 375 5 is_stmt 1 view .LVU220
 773              		.loc 1 375 26 is_stmt 0 view .LVU221
 774 0072 0594     		str	r4, [sp, #20]
 376:main.c        ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 775              		.loc 1 376 5 is_stmt 1 view .LVU222
 776              		.loc 1 376 27 is_stmt 0 view .LVU223
 777 0074 0695     		str	r5, [sp, #24]
 377:main.c        ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;  // USART1ÁöÑAF7
 778              		.loc 1 377 5 is_stmt 1 view .LVU224
 779              		.loc 1 377 31 is_stmt 0 view .LVU225
 780 0076 0797     		str	r7, [sp, #28]
 378:main.c        ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 781              		.loc 1 378 5 is_stmt 1 view .LVU226
 782 0078 03A9     		add	r1, sp, #12
 783 007a 3046     		mov	r0, r6
 784 007c FFF7FEFF 		bl	HAL_GPIO_Init
 785              	.LVL32:
 379:main.c        **** 
 380:main.c        ****     // ÈÖçÁΩÆPG8‰∏∫Êî∂ÂèëÊéßÂà∂ÂºïËÑöÔºàÂ¶ÇÊûú‰ªçÁÑ∂ÈúÄË¶ÅRS485ÊéßÂà∂Ôºâ
 381:main.c        ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 786              		.loc 1 381 5 view .LVU227
 787              		.loc 1 381 25 is_stmt 0 view .LVU228
 788 0080 4FF48076 		mov	r6, #256
 789 0084 0396     		str	r6, [sp, #12]
 382:main.c        ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 790              		.loc 1 382 5 is_stmt 1 view .LVU229
 791              		.loc 1 382 26 is_stmt 0 view .LVU230
 792 0086 0127     		movs	r7, #1
 793 0088 0497     		str	r7, [sp, #16]
 383:main.c        ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 794              		.loc 1 383 5 is_stmt 1 view .LVU231
 795              		.loc 1 383 26 is_stmt 0 view .LVU232
 796 008a 0594     		str	r4, [sp, #20]
 384:main.c        ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 797              		.loc 1 384 5 is_stmt 1 view .LVU233
 798              		.loc 1 384 27 is_stmt 0 view .LVU234
 799 008c 0695     		str	r5, [sp, #24]
 385:main.c        ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800              		.loc 1 385 5 is_stmt 1 view .LVU235
ARM GAS  /tmp/cchGkZ5T.s 			page 22


 801 008e 114D     		ldr	r5, .L48+8
 802 0090 03A9     		add	r1, sp, #12
 803 0092 2846     		mov	r0, r5
 804 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 805              	.LVL33:
 386:main.c        **** 
 387:main.c        ****     // ÂàùÂßãÁä∂ÊÄÅËÆæ‰∏∫Êé•Êî∂Ê®°Âºè
 388:main.c        ****     HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, GPIO_PIN_RESET);
 806              		.loc 1 388 5 view .LVU236
 807 0098 2246     		mov	r2, r4
 808 009a 3146     		mov	r1, r6
 809 009c 2846     		mov	r0, r5
 810 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 811              	.LVL34:
 389:main.c        **** 
 390:main.c        ****     // ÈÖçÁΩÆPF9ÂíåPF10‰∏∫Êé®ÊåΩËæìÂá∫ÔºåÂàùÂßãÂåñLEDÁÜÑÁÅ≠
 391:main.c        ****     GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 812              		.loc 1 391 5 view .LVU237
 813              		.loc 1 391 25 is_stmt 0 view .LVU238
 814 00a2 4FF4C066 		mov	r6, #1536
 815 00a6 0396     		str	r6, [sp, #12]
 392:main.c        ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 816              		.loc 1 392 5 is_stmt 1 view .LVU239
 817              		.loc 1 392 26 is_stmt 0 view .LVU240
 818 00a8 0497     		str	r7, [sp, #16]
 393:main.c        ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 819              		.loc 1 393 5 is_stmt 1 view .LVU241
 820              		.loc 1 393 26 is_stmt 0 view .LVU242
 821 00aa 0594     		str	r4, [sp, #20]
 394:main.c        ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 822              		.loc 1 394 5 is_stmt 1 view .LVU243
 823              		.loc 1 394 27 is_stmt 0 view .LVU244
 824 00ac 0694     		str	r4, [sp, #24]
 395:main.c        ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 825              		.loc 1 395 5 is_stmt 1 view .LVU245
 826 00ae A5F58065 		sub	r5, r5, #1024
 827 00b2 03A9     		add	r1, sp, #12
 828 00b4 2846     		mov	r0, r5
 829 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 830              	.LVL35:
 396:main.c        **** 
 397:main.c        ****     // ÂàùÂßãÂÖ≥Èó≠LED
 398:main.c        ****     HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_RESET);
 831              		.loc 1 398 5 view .LVU246
 832 00ba 2246     		mov	r2, r4
 833 00bc 3146     		mov	r1, r6
 834 00be 2846     		mov	r0, r5
 835 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 836              	.LVL36:
 399:main.c        **** }
 837              		.loc 1 399 1 is_stmt 0 view .LVU247
 838 00c4 08B0     		add	sp, sp, #32
 839              	.LCFI12:
 840              		.cfi_def_cfa_offset 24
 841              		@ sp needed
 842 00c6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 843              	.L49:
ARM GAS  /tmp/cchGkZ5T.s 			page 23


 844 00ca 00BF     		.align	2
 845              	.L48:
 846 00cc 00380240 		.word	1073887232
 847 00d0 00000240 		.word	1073872896
 848 00d4 00180240 		.word	1073879040
 849              		.cfi_endproc
 850              	.LFE253:
 852              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 853              		.align	2
 854              	.LC1:
 855 0000 506F733A 		.ascii	"Pos: %.6f rad, Errors: %lu, CRC OK: %lu, CRC Err: %"
 855      20252E36 
 855      66207261 
 855      642C2045 
 855      72726F72 
 856 0033 6C750D0A 		.ascii	"lu\015\012\000"
 856      00
 857              		.align	2
 858              	.LC0:
 859 0038 53544D33 		.ascii	"STM32F407 Yaskawa Encoder Reader Started\015\012\000"
 859      32463430 
 859      37205961 
 859      736B6177 
 859      6120456E 
 860              		.section	.text.main,"ax",%progbits
 861              		.align	1
 862              		.global	main
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 866              		.fpu fpv4-sp-d16
 868              	main:
 869              	.LFB250:
 250:main.c        ****     // HALÂ∫ìÂàùÂßãÂåñ
 870              		.loc 1 250 1 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 248
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874 0000 30B5     		push	{r4, r5, lr}
 875              	.LCFI13:
 876              		.cfi_def_cfa_offset 12
 877              		.cfi_offset 4, -12
 878              		.cfi_offset 5, -8
 879              		.cfi_offset 14, -4
 880 0002 C5B0     		sub	sp, sp, #276
 881              	.LCFI14:
 882              		.cfi_def_cfa_offset 288
 252:main.c        **** 
 883              		.loc 1 252 5 view .LVU249
 884 0004 FFF7FEFF 		bl	HAL_Init
 885              	.LVL37:
 256:main.c        **** 
 886              		.loc 1 256 5 view .LVU250
 887 0008 0723     		movs	r3, #7
 888 000a 0222     		movs	r2, #2
 889 000c 0821     		movs	r1, #8
 890 000e 4FF4A870 		mov	r0, #336
ARM GAS  /tmp/cchGkZ5T.s 			page 24


 891 0012 FFF7FEFF 		bl	Stm32_Clock_Init
 892              	.LVL38:
 259:main.c        **** 
 893              		.loc 1 259 5 view .LVU251
 894 0016 FFF7FEFF 		bl	MX_GPIO_Init
 895              	.LVL39:
 261:main.c        ****     // ÂàùÂßãÂåñUSART1
 896              		.loc 1 261 2 view .LVU252
 897 001a A820     		movs	r0, #168
 898 001c FFF7FEFF 		bl	delay_init
 899              	.LVL40:
 263:main.c        **** 
 900              		.loc 1 263 2 view .LVU253
 901 0020 4FF4E130 		mov	r0, #115200
 902 0024 FFF7FEFF 		bl	uart_init
 903              	.LVL41:
 268:main.c        ****     HAL_UART_Transmit(&UART1_Handler, (uint8_t*)msg, strlen(msg), 1000);  // Êîπ‰∏∫UART1_Handler
 904              		.loc 1 268 5 view .LVU254
 268:main.c        ****     HAL_UART_Transmit(&UART1_Handler, (uint8_t*)msg, strlen(msg), 1000);  // Êîπ‰∏∫UART1_Handler
 905              		.loc 1 268 10 is_stmt 0 view .LVU255
 906 0028 39AC     		add	r4, sp, #228
 907 002a 1F4D     		ldr	r5, .L56
 908 002c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 909 002e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 910 0030 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 911 0032 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 912 0034 95E80700 		ldm	r5, {r0, r1, r2}
 913 0038 03C4     		stmia	r4!, {r0, r1}
 914 003a 24F8022B 		strh	r2, [r4], #2	@ movhi
 915 003e 120C     		lsrs	r2, r2, #16
 916 0040 2270     		strb	r2, [r4]
 269:main.c        ****     while(__HAL_UART_GET_FLAG(&UART1_Handler,UART_FLAG_TC)!=SET);		//Á≠âÂæÖÂèëÈÄÅÁªìÊùü
 917              		.loc 1 269 5 is_stmt 1 view .LVU256
 269:main.c        ****     while(__HAL_UART_GET_FLAG(&UART1_Handler,UART_FLAG_TC)!=SET);		//Á≠âÂæÖÂèëÈÄÅÁªìÊùü
 918              		.loc 1 269 54 is_stmt 0 view .LVU257
 919 0042 39A8     		add	r0, sp, #228
 920 0044 FFF7FEFF 		bl	strlen
 921              	.LVL42:
 269:main.c        ****     while(__HAL_UART_GET_FLAG(&UART1_Handler,UART_FLAG_TC)!=SET);		//Á≠âÂæÖÂèëÈÄÅÁªìÊùü
 922              		.loc 1 269 5 view .LVU258
 923 0048 4FF47A73 		mov	r3, #1000
 924 004c 82B2     		uxth	r2, r0
 925 004e 39A9     		add	r1, sp, #228
 926 0050 1648     		ldr	r0, .L56+4
 927 0052 FFF7FEFF 		bl	HAL_UART_Transmit
 928              	.LVL43:
 270:main.c        **** 
 929              		.loc 1 270 5 is_stmt 1 view .LVU259
 930              	.L51:
 270:main.c        **** 
 931              		.loc 1 270 65 discriminator 1 view .LVU260
 270:main.c        **** 
 932              		.loc 1 270 10 discriminator 1 view .LVU261
 270:main.c        **** 
 933              		.loc 1 270 11 is_stmt 0 discriminator 1 view .LVU262
 934 0056 154B     		ldr	r3, .L56+4
 935 0058 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cchGkZ5T.s 			page 25


 936 005a 1B68     		ldr	r3, [r3]
 270:main.c        **** 
 937              		.loc 1 270 10 discriminator 1 view .LVU263
 938 005c 13F0400F 		tst	r3, #64
 939 0060 F9D0     		beq	.L51
 940 0062 0DE0     		b	.L53
 941              	.LVL44:
 942              	.L55:
 943              	.LBB11:
 298:main.c        ****         HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 944              		.loc 1 298 9 is_stmt 1 view .LVU264
 945 0064 124C     		ldr	r4, .L56+8
 946 0066 4FF40071 		mov	r1, #512
 947 006a 2046     		mov	r0, r4
 948 006c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 949              	.LVL45:
 299:main.c        **** 
 950              		.loc 1 299 9 view .LVU265
 951 0070 4FF48061 		mov	r1, #1024
 952 0074 2046     		mov	r0, r4
 953 0076 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 954              	.LVL46:
 301:main.c        ****     }
 955              		.loc 1 301 9 view .LVU266
 956 007a 6420     		movs	r0, #100
 957 007c FFF7FEFF 		bl	HAL_Delay
 958              	.LVL47:
 959              	.LBE11:
 272:main.c        ****     {
 960              		.loc 1 272 11 view .LVU267
 961              	.L53:
 272:main.c        ****     {
 962              		.loc 1 272 5 view .LVU268
 963              	.LBB12:
 278:main.c        ****         uint32_t error_count = 0;
 964              		.loc 1 278 9 view .LVU269
 279:main.c        ****         uint32_t crc_ok = 0;
 965              		.loc 1 279 9 view .LVU270
 280:main.c        ****         uint32_t crc_error = 0;
 966              		.loc 1 280 9 view .LVU271
 281:main.c        **** 
 967              		.loc 1 281 9 view .LVU272
 290:main.c        ****         snprintf(buffer, sizeof(buffer),
 968              		.loc 1 290 9 view .LVU273
 291:main.c        ****                 "Pos: %.6f rad, Errors: %lu, CRC OK: %lu, CRC Err: %lu\r\n",
 969              		.loc 1 291 9 view .LVU274
 970 0080 0023     		movs	r3, #0
 971 0082 0493     		str	r3, [sp, #16]
 972 0084 0393     		str	r3, [sp, #12]
 973 0086 0293     		str	r3, [sp, #8]
 974 0088 0022     		movs	r2, #0
 975 008a 0023     		movs	r3, #0
 976 008c CDE90023 		strd	r2, [sp]
 977 0090 084A     		ldr	r2, .L56+12
 978 0092 C821     		movs	r1, #200
 979 0094 07A8     		add	r0, sp, #28
 980 0096 FFF7FEFF 		bl	snprintf
ARM GAS  /tmp/cchGkZ5T.s 			page 26


 981              	.LVL48:
 294:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 982              		.loc 1 294 9 view .LVU275
 983              	.L52:
 294:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 984              		.loc 1 294 69 discriminator 1 view .LVU276
 294:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 985              		.loc 1 294 14 discriminator 1 view .LVU277
 294:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 986              		.loc 1 294 15 is_stmt 0 discriminator 1 view .LVU278
 987 009a 044B     		ldr	r3, .L56+4
 988 009c 1B68     		ldr	r3, [r3]
 989 009e 1B68     		ldr	r3, [r3]
 294:main.c        ****         //HAL_UART_Transmit(&UART1_Handler, (uint8_t*)buffer, strlen(buffer), 1000);  // Êîπ‰∏∫UART
 990              		.loc 1 294 14 discriminator 1 view .LVU279
 991 00a0 13F0400F 		tst	r3, #64
 992 00a4 F9D0     		beq	.L52
 993 00a6 DDE7     		b	.L55
 994              	.L57:
 995              		.align	2
 996              	.L56:
 997 00a8 38000000 		.word	.LC0
 998 00ac 00000000 		.word	UART1_Handler
 999 00b0 00140240 		.word	1073878016
 1000 00b4 00000000 		.word	.LC1
 1001              	.LBE12:
 1002              		.cfi_endproc
 1003              	.LFE250:
 1005              		.section	.text.Error_Handler,"ax",%progbits
 1006              		.align	1
 1007              		.global	Error_Handler
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	Error_Handler:
 1014              	.LFB254:
 400:main.c        **** 
 401:main.c        **** void Error_Handler(void)
 402:main.c        **** {
 1015              		.loc 1 402 1 is_stmt 1 view -0
 1016              		.cfi_startproc
 1017              		@ Volatile: function does not return.
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 403:main.c        ****     /* User can add his own implementation to report the HAL error return state */
 404:main.c        ****     __disable_irq();
 1021              		.loc 1 404 5 view .LVU281
 1022              	.LBB13:
 1023              	.LBI13:
 1024              		.file 2 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h"
   1:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.4.2
   5:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     17. December 2022
ARM GAS  /tmp/cchGkZ5T.s 			page 27


   6:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  52:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/cchGkZ5T.s 			page 28


  63:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __NO_INIT
ARM GAS  /tmp/cchGkZ5T.s 			page 29


 120:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".bss.noinit")))
 121:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 122:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ALIAS
 123:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 124:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 125:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 126:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 127:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 128:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 129:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 130:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 131:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 132:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 133:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 134:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 135:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 136:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 137:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 138:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 139:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 140:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 141:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct __copy_table {
 142:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 143:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 144:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 145:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 146:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 147:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct __zero_table {
 148:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 149:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 150:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 151:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 152:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 153:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 154:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 155:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 156:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 157:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 158:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 160:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 163:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 164:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 165:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 166:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 167:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 168:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 170:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 171:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 172:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 173:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 176:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  /tmp/cchGkZ5T.s 			page 30


 177:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 178:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 179:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 180:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 181:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 182:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 183:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 184:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 185:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 186:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 188:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 189:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 190:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 192:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 193:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 194:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 195:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 196:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 197:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 198:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 199:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 201:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 202:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 203:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 204:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 205:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 206:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 207:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 208:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 209:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 210:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 211:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 212:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 213:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 214:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 215:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** */
 216:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 217:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 218:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 219:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 220:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 221:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 222:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 223:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 224:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 225:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 226:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 227:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 228:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 229:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 230:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 231:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 232:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 233:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cchGkZ5T.s 			page 31


 234:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 235:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 236:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 237:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 238:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 239:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 240:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 241:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 245:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 246:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 247:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 249:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 250:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 252:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 253:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 254:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 255:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 256:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 257:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 258:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 259:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 260:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 261:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 262:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 263:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 264:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 265:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 266:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 267:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 268:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 269:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 270:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 271:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 272:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 273:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 274:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 275:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 276:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 277:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 278:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 283:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 284:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 285:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 287:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 289:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 290:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchGkZ5T.s 			page 32


 291:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 292:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 293:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 294:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 295:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 296:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 297:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 298:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 299:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 300:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 301:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 302:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 303:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 306:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 307:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 308:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 309:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 311:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 313:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 314:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 315:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 316:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 317:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 318:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 319:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 320:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 321:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 322:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 323:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 324:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 328:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 329:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 330:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 331:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 332:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 333:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 334:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 335:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 336:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 337:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
 338:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 340:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 341:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 342:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 343:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 344:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 345:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 346:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 347:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
ARM GAS  /tmp/cchGkZ5T.s 			page 33


 348:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 349:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 350:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 351:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 352:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 353:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 354:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 355:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 356:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 357:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 358:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 359:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 360:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 361:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
 365:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 366:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 367:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 368:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 369:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 371:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 373:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 374:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 375:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 376:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 377:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 378:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 379:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 380:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 381:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 382:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 383:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 384:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 385:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 386:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 387:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 388:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 389:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 391:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 392:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 393:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
 394:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
 395:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
 396:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 397:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 398:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 399:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 400:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 401:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 402:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 404:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
ARM GAS  /tmp/cchGkZ5T.s 			page 34


 405:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 406:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 407:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 408:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 409:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 410:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 411:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 412:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 413:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 414:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 415:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 416:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
 417:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 418:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
 419:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    */
 420:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 421:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 422:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
 423:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 424:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 425:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 426:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 428:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 429:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 430:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 431:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 432:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 434:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 435:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 436:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 437:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 438:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 439:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 440:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 441:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 442:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 443:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 444:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 445:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 446:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 447:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 448:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 449:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 450:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 451:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 452:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 454:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 455:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 456:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 457:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 458:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 459:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 460:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 461:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cchGkZ5T.s 			page 35


 462:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 463:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 464:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 465:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 466:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 467:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 468:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 469:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 470:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 471:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 473:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 474:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 475:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 476:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 477:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 478:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 479:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 480:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 481:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 482:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 483:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 484:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 485:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 487:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 488:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 489:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 490:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 491:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 492:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 493:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 494:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 495:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 496:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 497:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 498:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 499:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 500:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 501:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 502:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 503:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 504:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 505:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 506:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 507:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 508:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 509:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 510:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 511:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 512:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 513:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 514:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 515:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 517:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/cchGkZ5T.s 			page 36


 519:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 520:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 521:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 522:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 523:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 524:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 525:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 526:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 527:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 528:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 529:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 530:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 531:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 532:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 533:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 534:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 535:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 536:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 538:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 539:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 540:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 541:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 542:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 543:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 544:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 545:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 546:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 547:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 548:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 549:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 554:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 555:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 556:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 557:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 558:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 559:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 560:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 561:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 562:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 563:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 564:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 565:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 566:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 567:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 568:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 569:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 570:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 571:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 572:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 573:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  })
 574:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchGkZ5T.s 			page 37


 576:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 577:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 578:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 579:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 580:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 581:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 582:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 584:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 585:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 586:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 587:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 588:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 589:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  })
 590:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 591:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 592:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 593:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 594:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 595:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 596:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 597:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 598:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 599:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 600:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 601:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 602:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 604:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 605:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 606:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 607:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 608:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 609:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 610:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 611:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 612:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 613:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 615:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 617:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 619:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 620:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 621:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 622:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 623:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 624:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 625:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 627:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 631:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 632:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
ARM GAS  /tmp/cchGkZ5T.s 			page 38


 633:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 634:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 635:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 637:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 639:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 640:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 641:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 642:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else
 643:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 644:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 645:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     */
 646:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 647:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 648:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 649:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 650:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 651:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 652:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 653:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 654:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 655:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 656:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 657:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 659:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 661:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 662:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 663:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 664:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 665:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 666:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 667:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 668:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 669:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 670:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 671:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 672:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 673:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 674:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 675:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 676:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 677:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 679:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 680:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 681:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 682:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 683:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 684:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 685:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 686:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 687:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 688:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 689:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchGkZ5T.s 			page 39


 690:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 691:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 692:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 693:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 694:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 695:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 696:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 697:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 698:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 699:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 700:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 701:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 702:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 703:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 704:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 705:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 706:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 707:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 708:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 709:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 710:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 711:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 712:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 713:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 714:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 715:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 716:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 717:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 718:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 719:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
 720:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 721:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 722:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 723:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
 724:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 725:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
 726:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 727:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 728:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
 729:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 730:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 731:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 732:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 733:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 734:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 735:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 736:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 737:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 738:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 739:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 740:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
 741:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   {
 742:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 743:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 744:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 745:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 746:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
ARM GAS  /tmp/cchGkZ5T.s 			page 40


 747:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
 748:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     {
 749:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
 750:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     }
 751:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   }
 752:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
 753:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 754:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 755:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 756:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 757:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 758:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 761:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 762:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 763:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 764:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 765:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 766:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 767:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 768:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 769:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 770:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 771:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 772:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 773:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 774:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 775:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 776:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 777:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 778:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 779:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 780:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 781:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 782:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 783:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 784:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 785:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 786:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 788:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 789:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 790:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 791:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 792:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 793:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 794:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 795:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 796:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 797:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 798:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 799:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 800:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 801:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 802:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 803:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /tmp/cchGkZ5T.s 			page 41


 804:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 805:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 806:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 807:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 808:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 809:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 810:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 811:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 812:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 814:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 816:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 817:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 818:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 820:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 821:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 822:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 823:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 824:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 825:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 826:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 827:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 828:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 829:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 830:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 831:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 832:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 833:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 834:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 835:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 836:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 837:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 838:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 839:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 840:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 841:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 842:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 843:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 844:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 845:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 846:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 847:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 848:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 849:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 850:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 851:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 852:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 854:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 855:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 856:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 857:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 858:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 859:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 860:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
ARM GAS  /tmp/cchGkZ5T.s 			page 42


 861:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 862:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 863:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 864:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 865:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 866:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 867:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 868:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 869:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 870:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 871:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 873:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 874:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 875:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 876:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 877:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 878:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 879:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 880:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 881:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 882:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 884:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 885:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 886:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 887:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 888:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 889:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 890:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 891:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 892:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 893:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 894:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 895:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 896:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 897:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 898:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 899:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 900:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 901:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 902:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 903:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 904:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 907:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 908:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 909:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 910:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 911:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 912:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 913:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 914:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 915:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 916:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 917:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
ARM GAS  /tmp/cchGkZ5T.s 			page 43


 918:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 919:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 920:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 921:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 922:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 923:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 924:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 925:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 926:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 927:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 928:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 929:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 930:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 931:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 932:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 933:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 934:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 935:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 936:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 939:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 940:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 941:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 942:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 943:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 944:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 945:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 946:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 947:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 948:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 949:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 952:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 953:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 954:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 956:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 958:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 963:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 964:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 965:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****  */
 966:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1025              		.loc 2 966 27 view .LVU282
 1026              	.LBB14:
 967:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h **** {
 968:CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1027              		.loc 2 968 3 view .LVU283
 1028              		.syntax unified
 1029              	@ 968 "CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h" 1
 1030 0000 72B6     		cpsid i
ARM GAS  /tmp/cchGkZ5T.s 			page 44


 1031              	@ 0 "" 2
 1032              		.thumb
 1033              		.syntax unified
 1034              	.L59:
 1035              	.LBE14:
 1036              	.LBE13:
 405:main.c        ****     while (1) {
 1037              		.loc 1 405 5 discriminator 1 view .LVU284
 406:main.c        ****         // ÈîôËØØÂ§ÑÁêÜ
 407:main.c        ****     }
 1038              		.loc 1 407 5 discriminator 1 view .LVU285
 405:main.c        ****     while (1) {
 1039              		.loc 1 405 11 discriminator 1 view .LVU286
 1040 0002 FEE7     		b	.L59
 1041              		.cfi_endproc
 1042              	.LFE254:
 1044              		.section	.text.SystemClock_Config,"ax",%progbits
 1045              		.align	1
 1046              		.global	SystemClock_Config
 1047              		.syntax unified
 1048              		.thumb
 1049              		.thumb_func
 1050              		.fpu fpv4-sp-d16
 1052              	SystemClock_Config:
 1053              	.LFB251:
 307:main.c        ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1054              		.loc 1 307 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 80
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058 0000 00B5     		push	{lr}
 1059              	.LCFI15:
 1060              		.cfi_def_cfa_offset 4
 1061              		.cfi_offset 14, -4
 1062 0002 95B0     		sub	sp, sp, #84
 1063              	.LCFI16:
 1064              		.cfi_def_cfa_offset 88
 308:main.c        ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1065              		.loc 1 308 5 view .LVU288
 308:main.c        ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1066              		.loc 1 308 24 is_stmt 0 view .LVU289
 1067 0004 3022     		movs	r2, #48
 1068 0006 0021     		movs	r1, #0
 1069 0008 08A8     		add	r0, sp, #32
 1070 000a FFF7FEFF 		bl	memset
 1071              	.LVL49:
 309:main.c        **** 
 1072              		.loc 1 309 5 is_stmt 1 view .LVU290
 309:main.c        **** 
 1073              		.loc 1 309 24 is_stmt 0 view .LVU291
 1074 000e 0023     		movs	r3, #0
 1075 0010 0393     		str	r3, [sp, #12]
 1076 0012 0493     		str	r3, [sp, #16]
 1077 0014 0593     		str	r3, [sp, #20]
 1078 0016 0693     		str	r3, [sp, #24]
 1079 0018 0793     		str	r3, [sp, #28]
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/cchGkZ5T.s 			page 45


 1080              		.loc 1 312 5 is_stmt 1 view .LVU292
 1081              	.LBB15:
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1082              		.loc 1 312 5 view .LVU293
 1083 001a 0193     		str	r3, [sp, #4]
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1084              		.loc 1 312 5 view .LVU294
 1085 001c 214A     		ldr	r2, .L66
 1086 001e 116C     		ldr	r1, [r2, #64]
 1087 0020 41F08051 		orr	r1, r1, #268435456
 1088 0024 1164     		str	r1, [r2, #64]
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1089              		.loc 1 312 5 view .LVU295
 1090 0026 126C     		ldr	r2, [r2, #64]
 1091 0028 02F08052 		and	r2, r2, #268435456
 1092 002c 0192     		str	r2, [sp, #4]
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1093              		.loc 1 312 5 view .LVU296
 1094 002e 019A     		ldr	r2, [sp, #4]
 1095              	.LBE15:
 312:main.c        ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1096              		.loc 1 312 5 view .LVU297
 313:main.c        **** 
 1097              		.loc 1 313 5 view .LVU298
 1098              	.LBB16:
 313:main.c        **** 
 1099              		.loc 1 313 5 view .LVU299
 1100 0030 0293     		str	r3, [sp, #8]
 313:main.c        **** 
 1101              		.loc 1 313 5 view .LVU300
 1102 0032 1D4B     		ldr	r3, .L66+4
 1103 0034 1A68     		ldr	r2, [r3]
 1104 0036 42F48042 		orr	r2, r2, #16384
 1105 003a 1A60     		str	r2, [r3]
 313:main.c        **** 
 1106              		.loc 1 313 5 view .LVU301
 1107 003c 1B68     		ldr	r3, [r3]
 1108 003e 03F48043 		and	r3, r3, #16384
 1109 0042 0293     		str	r3, [sp, #8]
 313:main.c        **** 
 1110              		.loc 1 313 5 view .LVU302
 1111 0044 029B     		ldr	r3, [sp, #8]
 1112              	.LBE16:
 313:main.c        **** 
 1113              		.loc 1 313 5 view .LVU303
 316:main.c        ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1114              		.loc 1 316 5 view .LVU304
 316:main.c        ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1115              		.loc 1 316 38 is_stmt 0 view .LVU305
 1116 0046 0123     		movs	r3, #1
 1117 0048 0893     		str	r3, [sp, #32]
 317:main.c        ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1118              		.loc 1 317 5 is_stmt 1 view .LVU306
 317:main.c        ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1119              		.loc 1 317 32 is_stmt 0 view .LVU307
 1120 004a 4FF48033 		mov	r3, #65536
 1121 004e 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/cchGkZ5T.s 			page 46


 318:main.c        ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1122              		.loc 1 318 5 is_stmt 1 view .LVU308
 318:main.c        ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1123              		.loc 1 318 36 is_stmt 0 view .LVU309
 1124 0050 0223     		movs	r3, #2
 1125 0052 0E93     		str	r3, [sp, #56]
 319:main.c        ****     RCC_OscInitStruct.PLL.PLLM = 8;  // 8MHz / 8 = 1MHz
 1126              		.loc 1 319 5 is_stmt 1 view .LVU310
 319:main.c        ****     RCC_OscInitStruct.PLL.PLLM = 8;  // 8MHz / 8 = 1MHz
 1127              		.loc 1 319 37 is_stmt 0 view .LVU311
 1128 0054 4FF48002 		mov	r2, #4194304
 1129 0058 0F92     		str	r2, [sp, #60]
 320:main.c        ****     RCC_OscInitStruct.PLL.PLLN = 336; // 1MHz * 336 = 336MHz
 1130              		.loc 1 320 5 is_stmt 1 view .LVU312
 320:main.c        ****     RCC_OscInitStruct.PLL.PLLN = 336; // 1MHz * 336 = 336MHz
 1131              		.loc 1 320 32 is_stmt 0 view .LVU313
 1132 005a 0822     		movs	r2, #8
 1133 005c 1092     		str	r2, [sp, #64]
 321:main.c        ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; // 336MHz / 2 = 168MHz
 1134              		.loc 1 321 5 is_stmt 1 view .LVU314
 321:main.c        ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; // 336MHz / 2 = 168MHz
 1135              		.loc 1 321 32 is_stmt 0 view .LVU315
 1136 005e 4FF4A872 		mov	r2, #336
 1137 0062 1192     		str	r2, [sp, #68]
 322:main.c        ****     RCC_OscInitStruct.PLL.PLLQ = 7;  // 336MHz / 7 = 48MHz (USB)
 1138              		.loc 1 322 5 is_stmt 1 view .LVU316
 322:main.c        ****     RCC_OscInitStruct.PLL.PLLQ = 7;  // 336MHz / 7 = 48MHz (USB)
 1139              		.loc 1 322 32 is_stmt 0 view .LVU317
 1140 0064 1293     		str	r3, [sp, #72]
 323:main.c        ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 1141              		.loc 1 323 5 is_stmt 1 view .LVU318
 323:main.c        ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 1142              		.loc 1 323 32 is_stmt 0 view .LVU319
 1143 0066 0723     		movs	r3, #7
 1144 0068 1393     		str	r3, [sp, #76]
 324:main.c        ****         Error_Handler();
 1145              		.loc 1 324 5 is_stmt 1 view .LVU320
 324:main.c        ****         Error_Handler();
 1146              		.loc 1 324 9 is_stmt 0 view .LVU321
 1147 006a 08A8     		add	r0, sp, #32
 1148 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1149              	.LVL50:
 324:main.c        ****         Error_Handler();
 1150              		.loc 1 324 8 view .LVU322
 1151 0070 98B9     		cbnz	r0, .L64
 329:main.c        ****                                 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1152              		.loc 1 329 5 is_stmt 1 view .LVU323
 329:main.c        ****                                 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1153              		.loc 1 329 33 is_stmt 0 view .LVU324
 1154 0072 0F23     		movs	r3, #15
 1155 0074 0393     		str	r3, [sp, #12]
 331:main.c        ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;   // 168MHz
 1156              		.loc 1 331 5 is_stmt 1 view .LVU325
 331:main.c        ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;   // 168MHz
 1157              		.loc 1 331 36 is_stmt 0 view .LVU326
 1158 0076 0223     		movs	r3, #2
 1159 0078 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cchGkZ5T.s 			page 47


 332:main.c        ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;    // 42MHz
 1160              		.loc 1 332 5 is_stmt 1 view .LVU327
 332:main.c        ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;    // 42MHz
 1161              		.loc 1 332 37 is_stmt 0 view .LVU328
 1162 007a 0023     		movs	r3, #0
 1163 007c 0593     		str	r3, [sp, #20]
 333:main.c        ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;    // 84MHz
 1164              		.loc 1 333 5 is_stmt 1 view .LVU329
 333:main.c        ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;    // 84MHz
 1165              		.loc 1 333 38 is_stmt 0 view .LVU330
 1166 007e 4FF4A053 		mov	r3, #5120
 1167 0082 0693     		str	r3, [sp, #24]
 334:main.c        ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 1168              		.loc 1 334 5 is_stmt 1 view .LVU331
 334:main.c        ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 1169              		.loc 1 334 38 is_stmt 0 view .LVU332
 1170 0084 4FF48053 		mov	r3, #4096
 1171 0088 0793     		str	r3, [sp, #28]
 335:main.c        ****         Error_Handler();
 1172              		.loc 1 335 5 is_stmt 1 view .LVU333
 335:main.c        ****         Error_Handler();
 1173              		.loc 1 335 9 is_stmt 0 view .LVU334
 1174 008a 0521     		movs	r1, #5
 1175 008c 03A8     		add	r0, sp, #12
 1176 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1177              	.LVL51:
 335:main.c        ****         Error_Handler();
 1178              		.loc 1 335 8 view .LVU335
 1179 0092 20B9     		cbnz	r0, .L65
 338:main.c        **** 
 1180              		.loc 1 338 1 view .LVU336
 1181 0094 15B0     		add	sp, sp, #84
 1182              	.LCFI17:
 1183              		.cfi_remember_state
 1184              		.cfi_def_cfa_offset 4
 1185              		@ sp needed
 1186 0096 5DF804FB 		ldr	pc, [sp], #4
 1187              	.L64:
 1188              	.LCFI18:
 1189              		.cfi_restore_state
 325:main.c        ****     }
 1190              		.loc 1 325 9 is_stmt 1 view .LVU337
 1191 009a FFF7FEFF 		bl	Error_Handler
 1192              	.LVL52:
 1193              	.L65:
 336:main.c        ****     }
 1194              		.loc 1 336 9 view .LVU338
 1195 009e FFF7FEFF 		bl	Error_Handler
 1196              	.LVL53:
 1197              	.L67:
 1198 00a2 00BF     		.align	2
 1199              	.L66:
 1200 00a4 00380240 		.word	1073887232
 1201 00a8 00700040 		.word	1073770496
 1202              		.cfi_endproc
 1203              	.LFE251:
 1205              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
ARM GAS  /tmp/cchGkZ5T.s 			page 48


 1206              		.align	1
 1207              		.global	MX_USART1_UART_Init
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1211              		.fpu fpv4-sp-d16
 1213              	MX_USART1_UART_Init:
 1214              	.LFB252:
 341:main.c        ****     UART1_Handler.Instance = USART1;  // Êîπ‰∏∫USART1
 1215              		.loc 1 341 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219 0000 08B5     		push	{r3, lr}
 1220              	.LCFI19:
 1221              		.cfi_def_cfa_offset 8
 1222              		.cfi_offset 3, -8
 1223              		.cfi_offset 14, -4
 342:main.c        ****     UART1_Handler.Init.BaudRate = 115200;
 1224              		.loc 1 342 5 view .LVU340
 342:main.c        ****     UART1_Handler.Init.BaudRate = 115200;
 1225              		.loc 1 342 28 is_stmt 0 view .LVU341
 1226 0002 0A48     		ldr	r0, .L72
 1227 0004 0A4B     		ldr	r3, .L72+4
 1228 0006 0360     		str	r3, [r0]
 343:main.c        ****     UART1_Handler.Init.WordLength = UART_WORDLENGTH_8B;
 1229              		.loc 1 343 5 is_stmt 1 view .LVU342
 343:main.c        ****     UART1_Handler.Init.WordLength = UART_WORDLENGTH_8B;
 1230              		.loc 1 343 33 is_stmt 0 view .LVU343
 1231 0008 4FF4E133 		mov	r3, #115200
 1232 000c 4360     		str	r3, [r0, #4]
 344:main.c        ****     UART1_Handler.Init.StopBits = UART_STOPBITS_1;
 1233              		.loc 1 344 5 is_stmt 1 view .LVU344
 344:main.c        ****     UART1_Handler.Init.StopBits = UART_STOPBITS_1;
 1234              		.loc 1 344 35 is_stmt 0 view .LVU345
 1235 000e 0023     		movs	r3, #0
 1236 0010 8360     		str	r3, [r0, #8]
 345:main.c        ****     UART1_Handler.Init.Parity = UART_PARITY_NONE;
 1237              		.loc 1 345 5 is_stmt 1 view .LVU346
 345:main.c        ****     UART1_Handler.Init.Parity = UART_PARITY_NONE;
 1238              		.loc 1 345 33 is_stmt 0 view .LVU347
 1239 0012 C360     		str	r3, [r0, #12]
 346:main.c        ****     UART1_Handler.Init.Mode = UART_MODE_TX_RX;
 1240              		.loc 1 346 5 is_stmt 1 view .LVU348
 346:main.c        ****     UART1_Handler.Init.Mode = UART_MODE_TX_RX;
 1241              		.loc 1 346 31 is_stmt 0 view .LVU349
 1242 0014 0361     		str	r3, [r0, #16]
 347:main.c        ****     UART1_Handler.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1243              		.loc 1 347 5 is_stmt 1 view .LVU350
 347:main.c        ****     UART1_Handler.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1244              		.loc 1 347 29 is_stmt 0 view .LVU351
 1245 0016 0C22     		movs	r2, #12
 1246 0018 4261     		str	r2, [r0, #20]
 348:main.c        ****     UART1_Handler.Init.OverSampling = UART_OVERSAMPLING_16;
 1247              		.loc 1 348 5 is_stmt 1 view .LVU352
 348:main.c        ****     UART1_Handler.Init.OverSampling = UART_OVERSAMPLING_16;
 1248              		.loc 1 348 34 is_stmt 0 view .LVU353
ARM GAS  /tmp/cchGkZ5T.s 			page 49


 1249 001a 8361     		str	r3, [r0, #24]
 349:main.c        ****     if (HAL_UART_Init(&UART1_Handler) != HAL_OK) {
 1250              		.loc 1 349 5 is_stmt 1 view .LVU354
 349:main.c        ****     if (HAL_UART_Init(&UART1_Handler) != HAL_OK) {
 1251              		.loc 1 349 37 is_stmt 0 view .LVU355
 1252 001c C361     		str	r3, [r0, #28]
 350:main.c        ****         Error_Handler();
 1253              		.loc 1 350 5 is_stmt 1 view .LVU356
 350:main.c        ****         Error_Handler();
 1254              		.loc 1 350 9 is_stmt 0 view .LVU357
 1255 001e FFF7FEFF 		bl	HAL_UART_Init
 1256              	.LVL54:
 350:main.c        ****         Error_Handler();
 1257              		.loc 1 350 8 view .LVU358
 1258 0022 00B9     		cbnz	r0, .L71
 353:main.c        **** 
 1259              		.loc 1 353 1 view .LVU359
 1260 0024 08BD     		pop	{r3, pc}
 1261              	.L71:
 351:main.c        ****     }
 1262              		.loc 1 351 9 is_stmt 1 view .LVU360
 1263 0026 FFF7FEFF 		bl	Error_Handler
 1264              	.LVL55:
 1265              	.L73:
 1266 002a 00BF     		.align	2
 1267              	.L72:
 1268 002c 00000000 		.word	UART1_Handler
 1269 0030 00100140 		.word	1073811456
 1270              		.cfi_endproc
 1271              	.LFE252:
 1273              		.section	.text._write,"ax",%progbits
 1274              		.align	1
 1275              		.global	_write
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1279              		.fpu fpv4-sp-d16
 1281              	_write:
 1282              	.LVL56:
 1283              	.LFB255:
 408:main.c        **** }
 409:main.c        **** 
 410:main.c        **** // ÈáçÂÆöÂêëprintfÂà∞USART1
 411:main.c        **** int _write(int file, char *ptr, int len)
 412:main.c        **** {
 1284              		.loc 1 412 1 view -0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		.loc 1 412 1 is_stmt 0 view .LVU362
 1289 0000 10B5     		push	{r4, lr}
 1290              	.LCFI20:
 1291              		.cfi_def_cfa_offset 8
 1292              		.cfi_offset 4, -8
 1293              		.cfi_offset 14, -4
 1294 0002 1446     		mov	r4, r2
 413:main.c        ****     HAL_UART_Transmit(&UART1_Handler, (uint8_t*)ptr, len, 1000);  // Êîπ‰∏∫UART1_Handler
ARM GAS  /tmp/cchGkZ5T.s 			page 50


 1295              		.loc 1 413 5 is_stmt 1 view .LVU363
 1296 0004 4FF47A73 		mov	r3, #1000
 1297 0008 92B2     		uxth	r2, r2
 1298              	.LVL57:
 1299              		.loc 1 413 5 is_stmt 0 view .LVU364
 1300 000a 0248     		ldr	r0, .L76
 1301              	.LVL58:
 1302              		.loc 1 413 5 view .LVU365
 1303 000c FFF7FEFF 		bl	HAL_UART_Transmit
 1304              	.LVL59:
 414:main.c        ****     return len;
 1305              		.loc 1 414 5 is_stmt 1 view .LVU366
 415:main.c        **** }
 1306              		.loc 1 415 1 is_stmt 0 view .LVU367
 1307 0010 2046     		mov	r0, r4
 1308 0012 10BD     		pop	{r4, pc}
 1309              	.LVL60:
 1310              	.L77:
 1311              		.loc 1 415 1 view .LVU368
 1312              		.align	2
 1313              	.L76:
 1314 0014 00000000 		.word	UART1_Handler
 1315              		.cfi_endproc
 1316              	.LFE255:
 1318              		.comm	aRxBuffer,1,4
 1319              		.global	USART_RX_STA
 1320              		.comm	USART_RX_BUF,200,4
 1321              		.comm	__stdout,104,4
 1322              		.comm	UART1_Handler,72,4
 1323              		.section	.bss.USART_RX_STA,"aw",%nobits
 1324              		.align	1
 1325              		.set	.LANCHOR0,. + 0
 1328              	USART_RX_STA:
 1329 0000 0000     		.space	2
 1330              		.text
 1331              	.Letext0:
 1332              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 1333              		.file 4 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1334              		.file 5 "CMSIS_5/CMSIS/Core/Include/core_cm4.h"
 1335              		.file 6 "cmsis-device-f4/Include/system_stm32f4xx.h"
 1336              		.file 7 "cmsis-device-f4/Include/stm32f407xx.h"
 1337              		.file 8 "cmsis-device-f4/Include/stm32f4xx.h"
 1338              		.file 9 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_def.h"
 1339              		.file 10 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1340              		.file 11 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_rcc.h"
 1341              		.file 12 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_gpio.h"
 1342              		.file 13 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_dma.h"
 1343              		.file 14 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_uart.h"
 1344              		.file 15 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal.h"
 1345              		.file 16 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/lock.h"
 1346              		.file 17 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h"
 1347              		.file 18 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdde
 1348              		.file 19 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h"
 1349              		.file 20 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/stdio.h"
 1350              		.file 21 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h"
 1351              		.file 22 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_cortex.h"
 1352              		.file 23 "<built-in>"
ARM GAS  /tmp/cchGkZ5T.s 			page 51


ARM GAS  /tmp/cchGkZ5T.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cchGkZ5T.s:18     .text.Stm32_Clock_Init:0000000000000000 $t
     /tmp/cchGkZ5T.s:26     .text.Stm32_Clock_Init:0000000000000000 Stm32_Clock_Init
     /tmp/cchGkZ5T.s:194    .text.Stm32_Clock_Init:0000000000000098 $d
     /tmp/cchGkZ5T.s:201    .text._sys_exit:0000000000000000 $t
     /tmp/cchGkZ5T.s:208    .text._sys_exit:0000000000000000 _sys_exit
     /tmp/cchGkZ5T.s:223    .text.fputc:0000000000000000 $t
     /tmp/cchGkZ5T.s:230    .text.fputc:0000000000000000 fputc
     /tmp/cchGkZ5T.s:259    .text.fputc:0000000000000014 $d
     /tmp/cchGkZ5T.s:264    .text.uart_init:0000000000000000 $t
     /tmp/cchGkZ5T.s:271    .text.uart_init:0000000000000000 uart_init
     /tmp/cchGkZ5T.s:326    .text.uart_init:000000000000002c $d
                            *COM*:0000000000000048 UART1_Handler
                            *COM*:0000000000000001 aRxBuffer
     /tmp/cchGkZ5T.s:333    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cchGkZ5T.s:340    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cchGkZ5T.s:455    .text.HAL_UART_MspInit:000000000000007c $d
     /tmp/cchGkZ5T.s:461    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cchGkZ5T.s:468    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cchGkZ5T.s:566    .text.HAL_UART_RxCpltCallback:0000000000000068 $d
                            *COM*:00000000000000c8 USART_RX_BUF
     /tmp/cchGkZ5T.s:574    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/cchGkZ5T.s:581    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/cchGkZ5T.s:625    .text.USART1_IRQHandler:0000000000000024 $d
     /tmp/cchGkZ5T.s:631    .text.delay_init:0000000000000000 $t
     /tmp/cchGkZ5T.s:638    .text.delay_init:0000000000000000 delay_init
     /tmp/cchGkZ5T.s:664    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cchGkZ5T.s:671    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cchGkZ5T.s:846    .text.MX_GPIO_Init:00000000000000cc $d
     /tmp/cchGkZ5T.s:853    .rodata.main.str1.4:0000000000000000 $d
     /tmp/cchGkZ5T.s:861    .text.main:0000000000000000 $t
     /tmp/cchGkZ5T.s:868    .text.main:0000000000000000 main
     /tmp/cchGkZ5T.s:997    .text.main:00000000000000a8 $d
     /tmp/cchGkZ5T.s:1006   .text.Error_Handler:0000000000000000 $t
     /tmp/cchGkZ5T.s:1013   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cchGkZ5T.s:1045   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cchGkZ5T.s:1052   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cchGkZ5T.s:1200   .text.SystemClock_Config:00000000000000a4 $d
     /tmp/cchGkZ5T.s:1206   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cchGkZ5T.s:1213   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cchGkZ5T.s:1268   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cchGkZ5T.s:1274   .text._write:0000000000000000 $t
     /tmp/cchGkZ5T.s:1281   .text._write:0000000000000000 _write
     /tmp/cchGkZ5T.s:1314   .text._write:0000000000000014 $d
     /tmp/cchGkZ5T.s:1328   .bss.USART_RX_STA:0000000000000000 USART_RX_STA
                            *COM*:0000000000000068 __stdout
     /tmp/cchGkZ5T.s:1324   .bss.USART_RX_STA:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_GetREVID
HAL_UART_Init
HAL_UART_Receive_IT
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cchGkZ5T.s 			page 53


HAL_NVIC_SetPriority
HAL_UART_IRQHandler
HAL_UART_GetState
HAL_SYSTICK_CLKSourceConfig
HAL_GPIO_WritePin
HAL_Init
strlen
HAL_UART_Transmit
HAL_GPIO_TogglePin
HAL_Delay
snprintf
memset
