[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3488966",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10750002",
        "articleTitle": "Online Alignment and Addition in Multiterm Floating-Point Adders",
        "volume": "33",
        "issue": "4",
        "startPage": "1182",
        "endPage": "1186",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 589032290889589,
                "preferredName": "Kosmas Alexandridis",
                "firstName": "Kosmas",
                "lastName": "Alexandridis"
            },
            {
                "id": 37283462300,
                "preferredName": "Giorgos Dimitrakopoulos",
                "firstName": "Giorgos",
                "lastName": "Dimitrakopoulos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3436017",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10628053",
        "articleTitle": "RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks",
        "volume": "33",
        "issue": "1",
        "startPage": "298",
        "endPage": "302",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 813507180925997,
                "preferredName": "Yiwei Chang",
                "firstName": "Yiwei",
                "lastName": "Chang"
            },
            {
                "id": 37085588554,
                "preferredName": "Zhichuan Guo",
                "firstName": "Zhichuan",
                "lastName": "Guo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3466850",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10704753",
        "articleTitle": "A 9.6-nW Wake-Up Timer With RC-Referenced Subharmonic Locking Using Dual Leakage-Based Oscillators",
        "volume": "33",
        "issue": "2",
        "startPage": "598",
        "endPage": "602",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086133440,
                "preferredName": "Jahyun Koo",
                "firstName": "Jahyun",
                "lastName": "Koo"
            },
            {
                "id": 37088800661,
                "preferredName": "Hyunwoo Son",
                "firstName": "Hyunwoo",
                "lastName": "Son"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3455091",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10689605",
        "articleTitle": "An Efficient and Precision-Reconfigurable Digital CIM Macro for DNN Accelerators",
        "volume": "33",
        "issue": "2",
        "startPage": "563",
        "endPage": "567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089625227,
                "preferredName": "Dingyang Zou",
                "firstName": "Dingyang",
                "lastName": "Zou"
            },
            {
                "id": 127658911093800,
                "preferredName": "Gaoche Zhang",
                "firstName": "Gaoche",
                "lastName": "Zhang"
            },
            {
                "id": 37089991549,
                "preferredName": "Xu Zhang",
                "firstName": "Xu",
                "lastName": "Zhang"
            },
            {
                "id": 37086584624,
                "preferredName": "Meiqi Wang",
                "firstName": "Meiqi",
                "lastName": "Wang"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3470837",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10715998",
        "articleTitle": "A Combo EMI Suppression Scheme for Multimode PSR Flyback Converter",
        "volume": "33",
        "issue": "3",
        "startPage": "892",
        "endPage": "896",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085688001,
                "preferredName": "Yongyuan Li",
                "firstName": "Yongyuan",
                "lastName": "Li"
            },
            {
                "id": 625139157315995,
                "preferredName": "Zhuliang Li",
                "firstName": "Zhuliang",
                "lastName": "Li"
            },
            {
                "id": 37089858064,
                "preferredName": "Wei Guo",
                "firstName": "Wei",
                "lastName": "Guo"
            },
            {
                "id": 37086123527,
                "preferredName": "Qiang Wu",
                "firstName": "Qiang",
                "lastName": "Wu"
            },
            {
                "id": 37088903172,
                "preferredName": "Yongbo Zhang",
                "firstName": "Yongbo",
                "lastName": "Zhang"
            },
            {
                "id": 37089859837,
                "preferredName": "Yong You",
                "firstName": "Yong",
                "lastName": "You"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3486368",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10746354",
        "articleTitle": "A Pay-Per-ISE RISC-V Processor With Hardware-Assisted Orthogonal Obfuscation",
        "volume": "33",
        "issue": "4",
        "startPage": "1157",
        "endPage": "1161",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            },
            {
                "id": 37089480783,
                "preferredName": "Lixun Wang",
                "firstName": "Lixun",
                "lastName": "Wang"
            },
            {
                "id": 37086541804,
                "preferredName": "Jiawei Wang",
                "firstName": "Jiawei",
                "lastName": "Wang"
            },
            {
                "id": 37089170407,
                "preferredName": "Yongzhong Wen",
                "firstName": "Yongzhong",
                "lastName": "Wen"
            },
            {
                "id": 37087829694,
                "preferredName": "Huihong Zhang",
                "firstName": "Huihong",
                "lastName": "Zhang"
            },
            {
                "id": 37085382073,
                "preferredName": "Gang Li",
                "firstName": "Gang",
                "lastName": "Li"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3525740",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10838343",
        "articleTitle": "An On-Chip-Training Keyword-Spotting Chip Using Interleaved Pipeline and Computation-in-Memory Cluster in 28-nm CMOS",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089194692,
                "preferredName": "Junyi Qian",
                "firstName": "Junyi",
                "lastName": "Qian"
            },
            {
                "id": 37089649384,
                "preferredName": "Cai Li",
                "firstName": "Cai",
                "lastName": "Li"
            },
            {
                "id": 37090019300,
                "preferredName": "Long Chen",
                "firstName": "Long",
                "lastName": "Chen"
            },
            {
                "id": 37089679245,
                "preferredName": "Ruidong Li",
                "firstName": "Ruidong",
                "lastName": "Li"
            },
            {
                "id": 274196132676331,
                "preferredName": "Tuo Li",
                "firstName": "Tuo",
                "lastName": "Li"
            },
            {
                "id": 37089228833,
                "preferredName": "Peng Cao",
                "firstName": "Peng",
                "lastName": "Cao"
            },
            {
                "id": 37086351200,
                "preferredName": "Xin Si",
                "firstName": "Xin",
                "lastName": "Si"
            },
            {
                "id": 38541503200,
                "preferredName": "Weiwei Shan",
                "firstName": "Weiwei",
                "lastName": "Shan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3487002",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10767417",
        "articleTitle": "A Harmonic-Suppressed GaN Power Amplifier Using Artificial Coupled Resonator",
        "volume": "33",
        "issue": "3",
        "startPage": "882",
        "endPage": "886",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085396202,
                "preferredName": "Letian Guo",
                "firstName": "Letian",
                "lastName": "Guo"
            },
            {
                "id": 37086429295,
                "preferredName": "Jincheng Zhang",
                "firstName": "Jincheng",
                "lastName": "Zhang"
            },
            {
                "id": 37087472931,
                "preferredName": "Lihe Nie",
                "firstName": "Lihe",
                "lastName": "Nie"
            },
            {
                "id": 37088484346,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            },
            {
                "id": 37288701600,
                "preferredName": "Junyan Ren",
                "firstName": "Junyan",
                "lastName": "Ren"
            },
            {
                "id": 37085350461,
                "preferredName": "Shunli Ma",
                "firstName": "Shunli",
                "lastName": "Ma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496669",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10757307",
        "articleTitle": "A Comprehensive Digital Calibration for Pipelined ADCs Using Cascaded Nonlinearity Correction",
        "volume": "33",
        "issue": "4",
        "startPage": "1192",
        "endPage": "1196",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089914999,
                "preferredName": "Yuguo Xiang",
                "firstName": "Yuguo",
                "lastName": "Xiang"
            },
            {
                "id": 975362976429995,
                "preferredName": "Dayan Zhou",
                "firstName": "Dayan",
                "lastName": "Zhou"
            },
            {
                "id": 281049267254353,
                "preferredName": "Minjia Song",
                "firstName": "Minjia",
                "lastName": "Song"
            },
            {
                "id": 37088964673,
                "preferredName": "Danfeng Zhai",
                "firstName": "Danfeng",
                "lastName": "Zhai"
            },
            {
                "id": 37086540298,
                "preferredName": "Jingchao Lan",
                "firstName": "Jingchao",
                "lastName": "Lan"
            },
            {
                "id": 37288701600,
                "preferredName": "Junyan Ren",
                "firstName": "Junyan",
                "lastName": "Ren"
            },
            {
                "id": 37289420800,
                "preferredName": "Fan Ye",
                "firstName": "Fan",
                "lastName": "Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3498940",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10817789",
        "articleTitle": "A Quad-Core VCO Incorporating Area-Saving Folded S-Shaped Tail Filtering in 28-nm CMOS",
        "volume": "33",
        "issue": "4",
        "startPage": "1162",
        "endPage": "1166",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089623827,
                "preferredName": "Shan Lu",
                "firstName": "Shan",
                "lastName": "Lu"
            },
            {
                "id": 37535471100,
                "preferredName": "Danyu Wu",
                "firstName": "Danyu",
                "lastName": "Wu"
            },
            {
                "id": 37085896911,
                "preferredName": "Xuan Guo",
                "firstName": "Xuan",
                "lastName": "Guo"
            },
            {
                "id": 37089903412,
                "preferredName": "Hanbo Jia",
                "firstName": "Hanbo",
                "lastName": "Jia"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            },
            {
                "id": 37406549100,
                "preferredName": "Xinyu Liu",
                "firstName": "Xinyu",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3472095",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10720424",
        "articleTitle": "A Real-Time Rotation Calibration for Interchannel Offset Mismatch in Time-Interleaved SAR ADCs",
        "volume": "33",
        "issue": "3",
        "startPage": "897",
        "endPage": "901",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 995352268450268,
                "preferredName": "Yixiao Luo",
                "firstName": "Yixiao",
                "lastName": "Luo"
            },
            {
                "id": 37089285937,
                "preferredName": "Hongzhi Liang",
                "firstName": "Hongzhi",
                "lastName": "Liang"
            },
            {
                "id": 703206958532920,
                "preferredName": "Zeyu Peng",
                "firstName": "Zeyu",
                "lastName": "Peng"
            },
            {
                "id": 37086962440,
                "preferredName": "Yukui Yu",
                "firstName": "Yukui",
                "lastName": "Yu"
            },
            {
                "id": 37085862161,
                "preferredName": "Shubin Liu",
                "firstName": "Shubin",
                "lastName": "Liu"
            },
            {
                "id": 37085338147,
                "preferredName": "Ruixue Ding",
                "firstName": "Ruixue",
                "lastName": "Ding"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545288",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922772",
        "articleTitle": "Chip Aging and Transition Faults With High Switching Activities Under Scan-Based Tests",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3489355",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10750908",
        "articleTitle": "A 360° Tunable Phase Shifter With Low Phase Error Based on Bandpass Networks in 0.25- μm GaN Technology",
        "volume": "33",
        "issue": "4",
        "startPage": "1172",
        "endPage": "1176",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088508256,
                "preferredName": "Hanjun Zhao",
                "firstName": "Hanjun",
                "lastName": "Zhao"
            },
            {
                "id": 37088688262,
                "preferredName": "Xu Yan",
                "firstName": "Xu",
                "lastName": "Yan"
            },
            {
                "id": 37596188400,
                "preferredName": "Hui Chu",
                "firstName": "Hui",
                "lastName": "Chu"
            },
            {
                "id": 37090041438,
                "preferredName": "Xiaohua Zhu",
                "firstName": "Xiaohua",
                "lastName": "Zhu"
            },
            {
                "id": 37277882000,
                "preferredName": "Yongxin Guo",
                "firstName": "Yongxin",
                "lastName": "Guo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3550470",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10944498",
        "articleTitle": "An Area-Energy-Efficient 64–2048 Point FFT With Approximate Plane-Fitting Complex Multipliers",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": null,
                "preferredName": "Weiwei Shi",
                "firstName": "Weiwei",
                "lastName": "Shi"
            },
            {
                "id": null,
                "preferredName": "Jiasheng Wu",
                "firstName": "Jiasheng",
                "lastName": "Wu"
            },
            {
                "id": null,
                "preferredName": "Yida Yuan",
                "firstName": "Yida",
                "lastName": "Yuan"
            },
            {
                "id": null,
                "preferredName": "Zhihong Mo",
                "firstName": "Zhihong",
                "lastName": "Mo"
            },
            {
                "id": null,
                "preferredName": "Chaoyuan Wu",
                "firstName": "Chaoyuan",
                "lastName": "Wu"
            },
            {
                "id": null,
                "preferredName": "Jiangwei He",
                "firstName": "Jiangwei",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3472073",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10718328",
        "articleTitle": "A 10-Gb/s/lane, Energy-Efficient Transceiver With Reference-Less Hybrid CDR for Mobile Display Link Interfaces",
        "volume": "33",
        "issue": "3",
        "startPage": "887",
        "endPage": "891",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085683952,
                "preferredName": "Jonghyun Oh",
                "firstName": "Jonghyun",
                "lastName": "Oh"
            },
            {
                "id": 37085401630,
                "preferredName": "Kwanseo Park",
                "firstName": "Kwanseo",
                "lastName": "Park"
            },
            {
                "id": 37085680787,
                "preferredName": "Young-Ha Hwang",
                "firstName": "Young-Ha",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3542096",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10902517",
        "articleTitle": "A 1 mW–10 W, Over 86.4% Efficiency Tri-Mode Buck Converter With Ripple-Based Control for Mobile Applications",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086194486,
                "preferredName": "Shuyu Zhang",
                "firstName": "Shuyu",
                "lastName": "Zhang"
            },
            {
                "id": 37405574000,
                "preferredName": "Menglian Zhao",
                "firstName": "Menglian",
                "lastName": "Zhao"
            },
            {
                "id": 37086351086,
                "preferredName": "Shuang Song",
                "firstName": "Shuang",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3486332",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10742948",
        "articleTitle": "A Cost-Effective Per-Pin ALPG for High-Speed Memory Testing",
        "volume": "33",
        "issue": "3",
        "startPage": "867",
        "endPage": "871",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 573837566685682,
                "preferredName": "Juyong Lee",
                "firstName": "Juyong",
                "lastName": "Lee"
            },
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37089162713,
                "preferredName": "Sooryeong Lee",
                "firstName": "Sooryeong",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3544410",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922784",
        "articleTitle": "Hybrid Timestamping Using Crystal and RC Oscillators for Shock-Resistant Precision",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085531514,
                "preferredName": "Ehab A. Hamed",
                "firstName": "Ehab A.",
                "lastName": "Hamed"
            },
            {
                "id": 37089308690,
                "preferredName": "Gordy Carichner",
                "firstName": "Gordy",
                "lastName": "Carichner"
            },
            {
                "id": 37088587213,
                "preferredName": "Delbert A. Green",
                "firstName": "Delbert A.",
                "lastName": "Green"
            },
            {
                "id": 37085665370,
                "preferredName": "Hun-Seok Kim",
                "firstName": "Hun-Seok",
                "lastName": "Kim"
            },
            {
                "id": 38239724700,
                "preferredName": "Inhee Lee",
                "firstName": "Inhee",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3525184",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10843138",
        "articleTitle": "M2-ViT: Accelerating Hybrid Vision Transformers With Two-Level Mixed Quantization",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 673515539953638,
                "preferredName": "Yanbiao Liang",
                "firstName": "Yanbiao",
                "lastName": "Liang"
            },
            {
                "id": 37088969152,
                "preferredName": "Huihong Shi",
                "firstName": "Huihong",
                "lastName": "Shi"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3466132",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10736954",
        "articleTitle": "A Self-Calibrated Unified Voltage-and-Frequency Regulator System Design Based on Universal Logic Line Circuit",
        "volume": "33",
        "issue": "2",
        "startPage": "593",
        "endPage": "597",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085630988,
                "preferredName": "Jiliang Liu",
                "firstName": "Jiliang",
                "lastName": "Liu"
            },
            {
                "id": 37085824523,
                "preferredName": "Huidong Zhao",
                "firstName": "Huidong",
                "lastName": "Zhao"
            },
            {
                "id": 936622801254585,
                "preferredName": "Zhi Li",
                "firstName": "Zhi",
                "lastName": "Li"
            },
            {
                "id": 37089402422,
                "preferredName": "Kangning Wang",
                "firstName": "Kangning",
                "lastName": "Wang"
            },
            {
                "id": 37602551100,
                "preferredName": "Shushan Qiao",
                "firstName": "Shushan",
                "lastName": "Qiao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3526261",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10843144",
        "articleTitle": "Scalable and Low-Cost NTT Architecture With Conflict-Free Memory Access Scheme",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090071756,
                "preferredName": "Zhenyang Wu",
                "firstName": "Zhenyang",
                "lastName": "Wu"
            },
            {
                "id": 360691993220691,
                "preferredName": "Ruichen Kan",
                "firstName": "Ruichen",
                "lastName": "Kan"
            },
            {
                "id": 37086007179,
                "preferredName": "Jianbo Guo",
                "firstName": "Jianbo",
                "lastName": "Guo"
            },
            {
                "id": 37089525058,
                "preferredName": "Hao Xiao",
                "firstName": "Hao",
                "lastName": "Xiao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3520588",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10822871",
        "articleTitle": "A 65-nm 55.8-TOPS/W Compact 2T eDRAM-Based Compute-in-Memory Macro With Linear Calibration",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086342977,
                "preferredName": "Xueyong Zhang",
                "firstName": "Xueyong",
                "lastName": "Zhang"
            },
            {
                "id": 37088904364,
                "preferredName": "Yong-Jun Jo",
                "firstName": "Yong-Jun",
                "lastName": "Jo"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3535698",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10925486",
        "articleTitle": "A Flying-Capacitor-Assisted Single-Mode Buck–Boost Converter for Battery-Powered Applications",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 427907040984919,
                "preferredName": "Sunghae Kim",
                "firstName": "Sunghae",
                "lastName": "Kim"
            },
            {
                "id": 37087398438,
                "preferredName": "Taehee Lee",
                "firstName": "Taehee",
                "lastName": "Lee"
            },
            {
                "id": 37675250600,
                "preferredName": "Kunhee Cho",
                "firstName": "Kunhee",
                "lastName": "Cho"
            },
            {
                "id": 37085668044,
                "preferredName": "Jaeduk Han",
                "firstName": "Jaeduk",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3487983",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10744604",
        "articleTitle": "Compact On-Chip Half-Mode SIW-Based Dual-Band Bandpass Filter Using 3-D Stacked Inductors With Controllable Transmission Zero",
        "volume": "33",
        "issue": "4",
        "startPage": "1167",
        "endPage": "1171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089431568,
                "preferredName": "Nuo Liu",
                "firstName": "Nuo",
                "lastName": "Liu"
            },
            {
                "id": 37085475788,
                "preferredName": "Xiaoxian Liu",
                "firstName": "Xiaoxian",
                "lastName": "Liu"
            },
            {
                "id": 37538574900,
                "preferredName": "Lei Zhang",
                "firstName": "Lei",
                "lastName": "Zhang"
            },
            {
                "id": 37086539001,
                "preferredName": "Chenhui Fan",
                "firstName": "Chenhui",
                "lastName": "Fan"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3538874",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10905052",
        "articleTitle": "High-Performance Instruction-Set Hardware Accelerator for Ring-Binary-LWE-Based Lightweight PQC",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088886220,
                "preferredName": "Pengzhou He",
                "firstName": "Pengzhou",
                "lastName": "He"
            },
            {
                "id": 37089464615,
                "preferredName": "Tianyou Bao",
                "firstName": "Tianyou",
                "lastName": "Bao"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3488716",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10747408",
        "articleTitle": "A 4.86-pJ/b Energy-Efficient Fully Parallel Stochastic LDPC Decoder With Two-Stage Shared Memory",
        "volume": "33",
        "issue": "4",
        "startPage": "1177",
        "endPage": "1181",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089281569,
                "preferredName": "Yakun Zhou",
                "firstName": "Yakun",
                "lastName": "Zhou"
            },
            {
                "id": 37600064200,
                "preferredName": "Jienan Chen",
                "firstName": "Jienan",
                "lastName": "Chen"
            },
            {
                "id": 37089767195,
                "preferredName": "Yizhuo Zhou",
                "firstName": "Yizhuo",
                "lastName": "Zhou"
            },
            {
                "id": 37088633199,
                "preferredName": "Zihan Xia",
                "firstName": "Zihan",
                "lastName": "Xia"
            },
            {
                "id": 37085417787,
                "preferredName": "Chuan Zhang",
                "firstName": "Chuan",
                "lastName": "Zhang"
            },
            {
                "id": 37406140300,
                "preferredName": "Runsheng Wang",
                "firstName": "Runsheng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496589",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10885776",
        "articleTitle": "FANNS: An FPGA-Based Approximate Nearest-Neighbor Search Accelerator",
        "volume": "33",
        "issue": "4",
        "startPage": "1197",
        "endPage": "1201",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089168492,
                "preferredName": "Wei Yuan",
                "firstName": "Wei",
                "lastName": "Yuan"
            },
            {
                "id": 37591847800,
                "preferredName": "Xi Jin",
                "firstName": "Xi",
                "lastName": "Jin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3540844",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10900605",
        "articleTitle": "An Energy-Efficient FPGA Accelerator for Swin Transformer",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090067020,
                "preferredName": "Yuefei Wang",
                "firstName": "Yuefei",
                "lastName": "Wang"
            },
            {
                "id": 37086884891,
                "preferredName": "Wendong Mao",
                "firstName": "Wendong",
                "lastName": "Mao"
            },
            {
                "id": 37088969152,
                "preferredName": "Huihong Shi",
                "firstName": "Huihong",
                "lastName": "Shi"
            },
            {
                "id": 37293859700,
                "preferredName": "Jin Sha",
                "firstName": "Jin",
                "lastName": "Sha"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3544825",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929642",
        "articleTitle": "Metastable-Dither-Based Digital Background Calibration of Interstage Gain Nonlinearity in Pipelined SAR ADC",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 332896906531857,
                "preferredName": "Le Chen",
                "firstName": "Le",
                "lastName": "Chen"
            },
            {
                "id": 37089834402,
                "preferredName": "Yue Cao",
                "firstName": "Yue",
                "lastName": "Cao"
            },
            {
                "id": 144537167226685,
                "preferredName": "Lin Ling",
                "firstName": "Lin",
                "lastName": "Ling"
            },
            {
                "id": 37085862161,
                "preferredName": "Shubin Liu",
                "firstName": "Shubin",
                "lastName": "Liu"
            },
            {
                "id": 37088451786,
                "preferredName": "Haolin Han",
                "firstName": "Haolin",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3523899",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10832420",
        "articleTitle": "Fault Bounding On-Die BCH Codes for Improving Reliability of System ECC",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089717556,
                "preferredName": "Seongyoon Kang",
                "firstName": "Seongyoon",
                "lastName": "Kang"
            },
            {
                "id": 854902380170396,
                "preferredName": "Chaehyeon Shin",
                "firstName": "Chaehyeon",
                "lastName": "Shin"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3525706",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10891246",
        "articleTitle": "A 25-GS/s 8-bit Current-Steering DAC With ADC-Based Duty-Cycle Detection in 40-nm CMOS",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 352219663949654,
                "preferredName": "Xing Li",
                "firstName": "Xing",
                "lastName": "Li"
            },
            {
                "id": 38269258000,
                "preferredName": "Lei Zhou",
                "firstName": "Lei",
                "lastName": "Zhou"
            },
            {
                "id": 37085896911,
                "preferredName": "Xuan Guo",
                "firstName": "Xuan",
                "lastName": "Guo"
            },
            {
                "id": 37089903412,
                "preferredName": "Hanbo Jia",
                "firstName": "Hanbo",
                "lastName": "Jia"
            },
            {
                "id": 37535471100,
                "preferredName": "Danyu Wu",
                "firstName": "Danyu",
                "lastName": "Wu"
            },
            {
                "id": 479787565598933,
                "preferredName": "Jin Wu",
                "firstName": "Jin",
                "lastName": "Wu"
            },
            {
                "id": 37406549100,
                "preferredName": "Xinyu Liu",
                "firstName": "Xinyu",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3461715",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10698793",
        "articleTitle": "Analysis and Design of Wideband GaAs Digital Step Attenuators",
        "volume": "33",
        "issue": "2",
        "startPage": "583",
        "endPage": "587",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 362245640417196,
                "preferredName": "Quanzhen Liang",
                "firstName": "Quanzhen",
                "lastName": "Liang"
            },
            {
                "id": 578792843787022,
                "preferredName": "Xiao Wang",
                "firstName": "Xiao",
                "lastName": "Wang"
            },
            {
                "id": 37086410900,
                "preferredName": "Kuisong Wang",
                "firstName": "Kuisong",
                "lastName": "Wang"
            },
            {
                "id": 37087350601,
                "preferredName": "Yuepeng Yan",
                "firstName": "Yuepeng",
                "lastName": "Yan"
            },
            {
                "id": 37086618635,
                "preferredName": "Xiaoxin Liang",
                "firstName": "Xiaoxin",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3480955",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10736935",
        "articleTitle": "An Adaptive Maintain Power Signature (MPS) Scheme With Reusable Current Generator for Powered Device (PD)",
        "volume": "33",
        "issue": "3",
        "startPage": "877",
        "endPage": "881",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085688001,
                "preferredName": "Yongyuan Li",
                "firstName": "Yongyuan",
                "lastName": "Li"
            },
            {
                "id": 37086059101,
                "preferredName": "Xuhong Yin",
                "firstName": "Xuhong",
                "lastName": "Yin"
            },
            {
                "id": 37089858064,
                "preferredName": "Wei Guo",
                "firstName": "Wei",
                "lastName": "Guo"
            },
            {
                "id": 37086123527,
                "preferredName": "Qiang Wu",
                "firstName": "Qiang",
                "lastName": "Wu"
            },
            {
                "id": 812100812708203,
                "preferredName": "Yongbo Zhang",
                "firstName": "Yongbo",
                "lastName": "Zhang"
            },
            {
                "id": 37089859837,
                "preferredName": "Yong You",
                "firstName": "Yong",
                "lastName": "You"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3543352",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10915711",
        "articleTitle": "RVSLH: Acceleration of Postquantum Standard SLH-DSA With Customized RISC-V Processor",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089533615,
                "preferredName": "Zewen Ye",
                "firstName": "Zewen",
                "lastName": "Ye"
            },
            {
                "id": 37086264343,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 37088901185,
                "preferredName": "Chuhui Wang",
                "firstName": "Chuhui",
                "lastName": "Wang"
            },
            {
                "id": 37302082500,
                "preferredName": "Ray C. C. Cheung",
                "firstName": "Ray C. C.",
                "lastName": "Cheung"
            },
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3546730",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929646",
        "articleTitle": "A 3.7-nW 248-ppm/°C Subthreshold Self-Biased CMOS Current Reference",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37675821800,
                "preferredName": "Jingjing Liu",
                "firstName": "Jingjing",
                "lastName": "Liu"
            },
            {
                "id": 37086886698,
                "preferredName": "Yuxuan Huang",
                "firstName": "Yuxuan",
                "lastName": "Huang"
            },
            {
                "id": 767665725251500,
                "preferredName": "Weijie Ge",
                "firstName": "Weijie",
                "lastName": "Ge"
            },
            {
                "id": 37090012525,
                "preferredName": "Wenji Mo",
                "firstName": "Wenji",
                "lastName": "Mo"
            },
            {
                "id": 390764497626268,
                "preferredName": "Yuchen Wang",
                "firstName": "Yuchen",
                "lastName": "Wang"
            },
            {
                "id": 37089208832,
                "preferredName": "Feng Yan",
                "firstName": "Feng",
                "lastName": "Yan"
            },
            {
                "id": 37089208049,
                "preferredName": "Kangkang Sun",
                "firstName": "Kangkang",
                "lastName": "Sun"
            },
            {
                "id": 37088971053,
                "preferredName": "Bingjun Xiong",
                "firstName": "Bingjun",
                "lastName": "Xiong"
            },
            {
                "id": 37088515443,
                "preferredName": "Zhipeng Li",
                "firstName": "Zhipeng",
                "lastName": "Li"
            },
            {
                "id": 37089278485,
                "preferredName": "Jian Guan",
                "firstName": "Jian",
                "lastName": "Guan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3481993",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10737885",
        "articleTitle": "A Histogram-Based Calibration Algorithm of Capacitor Mismatch for SAR ADCs",
        "volume": "33",
        "issue": "3",
        "startPage": "872",
        "endPage": "876",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089932300,
                "preferredName": "Hui Hu",
                "firstName": "Hui",
                "lastName": "Hu"
            },
            {
                "id": 37089622967,
                "preferredName": "Bingbing Yao",
                "firstName": "Bingbing",
                "lastName": "Yao"
            },
            {
                "id": 37086191198,
                "preferredName": "Yi Shan",
                "firstName": "Yi",
                "lastName": "Shan"
            },
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3439374",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10638486",
        "articleTitle": "A Single-Stage Gain-Boosted Cascode Amplifier With Three-Layer Cascode Feedback Amplifier for Front-End SHA in High-Linearity Pipelined ADC",
        "volume": "33",
        "issue": "1",
        "startPage": "47",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089246107,
                "preferredName": "Yu Liu",
                "firstName": "Yu",
                "lastName": "Liu"
            },
            {
                "id": 37089828796,
                "preferredName": "Yupeng Shen",
                "firstName": "Yupeng",
                "lastName": "Shen"
            },
            {
                "id": 37089722071,
                "preferredName": "Mingliang Chen",
                "firstName": "Mingliang",
                "lastName": "Chen"
            },
            {
                "id": 37088730136,
                "preferredName": "Hui Xu",
                "firstName": "Hui",
                "lastName": "Xu"
            },
            {
                "id": 37086508969,
                "preferredName": "Xubin Chen",
                "firstName": "Xubin",
                "lastName": "Chen"
            },
            {
                "id": 37089333601,
                "preferredName": "Jiarui Liu",
                "firstName": "Jiarui",
                "lastName": "Liu"
            },
            {
                "id": 37597989000,
                "preferredName": "Zhiyu Wang",
                "firstName": "Zhiyu",
                "lastName": "Wang"
            },
            {
                "id": 37087287353,
                "preferredName": "Faxin Yu",
                "firstName": "Faxin",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3435773",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10623603",
        "articleTitle": "High-Performance Error and Erasure Decoding With Low Complexities Using SPC-RS Concatenated Codes",
        "volume": "33",
        "issue": "1",
        "startPage": "293",
        "endPage": "297",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089764543,
                "preferredName": "Zhihao Zhou",
                "firstName": "Zhihao",
                "lastName": "Zhou"
            },
            {
                "id": 37085636945,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37089868877,
                "preferredName": "Xinyi Guo",
                "firstName": "Xinyi",
                "lastName": "Guo"
            },
            {
                "id": 37088799537,
                "preferredName": "Jianhan Zhao",
                "firstName": "Jianhan",
                "lastName": "Zhao"
            },
            {
                "id": 38240118000,
                "preferredName": "Yanyan Liu",
                "firstName": "Yanyan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3449320",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10664642",
        "articleTitle": "A Double-Data-Rate Ripple Counter With Calibration Circuits for Correlated Multiple Sampling in CMOS Image Sensors",
        "volume": "33",
        "issue": "2",
        "startPage": "568",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088477644,
                "preferredName": "Wanbin Zha",
                "firstName": "Wanbin",
                "lastName": "Zha"
            },
            {
                "id": 37577831800,
                "preferredName": "Jiangtao Xu",
                "firstName": "Jiangtao",
                "lastName": "Xu"
            },
            {
                "id": 37085670429,
                "preferredName": "Kaiming Nie",
                "firstName": "Kaiming",
                "lastName": "Nie"
            },
            {
                "id": 37085495653,
                "preferredName": "Zhiyuan Gao",
                "firstName": "Zhiyuan",
                "lastName": "Gao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3458801",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10695783",
        "articleTitle": "A Fast-Convergence Near-Memory-Computing Accelerator for Solving Partial Differential Equations",
        "volume": "33",
        "issue": "2",
        "startPage": "578",
        "endPage": "582",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089273649,
                "preferredName": "Chenjia Xie",
                "firstName": "Chenjia",
                "lastName": "Xie"
            },
            {
                "id": 37088900528,
                "preferredName": "Zhuang Shao",
                "firstName": "Zhuang",
                "lastName": "Shao"
            },
            {
                "id": 37089885629,
                "preferredName": "Ning Zhao",
                "firstName": "Ning",
                "lastName": "Zhao"
            },
            {
                "id": 37089714130,
                "preferredName": "Xingyuan Hu",
                "firstName": "Xingyuan",
                "lastName": "Hu"
            },
            {
                "id": 37072435200,
                "preferredName": "Yuan Du",
                "firstName": "Yuan",
                "lastName": "Du"
            },
            {
                "id": 38467916100,
                "preferredName": "Li Du",
                "firstName": "Li",
                "lastName": "Du"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3513218",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10798978",
        "articleTitle": "GNN-Based Hardware Trojan Detection at Register Transfer Level Leveraging Multiple-Category Features",
        "volume": "33",
        "issue": "3",
        "startPage": "831",
        "endPage": "840",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37602657500,
                "preferredName": "Peijun Ma",
                "firstName": "Peijun",
                "lastName": "Ma"
            },
            {
                "id": 263564429103002,
                "preferredName": "Ge Shang",
                "firstName": "Ge",
                "lastName": "Shang"
            },
            {
                "id": 38239766300,
                "preferredName": "Hongjin Liu",
                "firstName": "Hongjin",
                "lastName": "Liu"
            },
            {
                "id": 37593425300,
                "preferredName": "Jiangyi Shi",
                "firstName": "Jiangyi",
                "lastName": "Shi"
            },
            {
                "id": 37087952009,
                "preferredName": "Weitao Pan",
                "firstName": "Weitao",
                "lastName": "Pan"
            },
            {
                "id": 37088545603,
                "preferredName": "Yan Zhang",
                "firstName": "Yan",
                "lastName": "Zhang"
            },
            {
                "id": 37286956300,
                "preferredName": "Yue Hao",
                "firstName": "Yue",
                "lastName": "Hao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3462467",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10694732",
        "articleTitle": "Hardware–Algorithm Codesigned Low-Latency and Resource-Efficient OMP Accelerator for DOA Estimation on FPGA",
        "volume": "33",
        "issue": "2",
        "startPage": "421",
        "endPage": "434",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 821315233886754,
                "preferredName": "Ruichang Jiang",
                "firstName": "Ruichang",
                "lastName": "Jiang"
            },
            {
                "id": 37085845088,
                "preferredName": "Wenbin Ye",
                "firstName": "Wenbin",
                "lastName": "Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3465010",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10710157",
        "articleTitle": "A Scalable and Efficient NTT/INTT Architecture Using Group-Based Pairwise Memory Access and Fast Interstage Reordering",
        "volume": "33",
        "issue": "2",
        "startPage": "588",
        "endPage": "592",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086568462,
                "preferredName": "Zihang Wang",
                "firstName": "Zihang",
                "lastName": "Wang"
            },
            {
                "id": 37088169763,
                "preferredName": "Yushu Yang",
                "firstName": "Yushu",
                "lastName": "Yang"
            },
            {
                "id": 37089623706,
                "preferredName": "Jianfei Wang",
                "firstName": "Jianfei",
                "lastName": "Wang"
            },
            {
                "id": 37087317720,
                "preferredName": "Jia Hou",
                "firstName": "Jia",
                "lastName": "Hou"
            },
            {
                "id": 37088510245,
                "preferredName": "Yang Su",
                "firstName": "Yang",
                "lastName": "Su"
            },
            {
                "id": 37291794500,
                "preferredName": "Chen Yang",
                "firstName": "Chen",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3466224",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10705106",
        "articleTitle": "SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multiprecision DNN Inference",
        "volume": "33",
        "issue": "1",
        "startPage": "207",
        "endPage": "220",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085828381,
                "preferredName": "Chuanning Wang",
                "firstName": "Chuanning",
                "lastName": "Wang"
            },
            {
                "id": 37088394770,
                "preferredName": "Chao Fang",
                "firstName": "Chao",
                "lastName": "Fang"
            },
            {
                "id": 37088958639,
                "preferredName": "Xiao Wu",
                "firstName": "Xiao",
                "lastName": "Wu"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3455374",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10682065",
        "articleTitle": "An Interpolation-Free Fractional Motion Estimation Algorithm and Hardware Implementation for VVC",
        "volume": "33",
        "issue": "2",
        "startPage": "395",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089917202,
                "preferredName": "Shushi Chen",
                "firstName": "Shushi",
                "lastName": "Chen"
            },
            {
                "id": 37085613467,
                "preferredName": "Leilei Huang",
                "firstName": "Leilei",
                "lastName": "Huang"
            },
            {
                "id": 37089156789,
                "preferredName": "Zhao Zan",
                "firstName": "Zhao",
                "lastName": "Zan"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            },
            {
                "id": 37966314700,
                "preferredName": "Yibo Fan",
                "firstName": "Yibo",
                "lastName": "Fan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545604",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922775",
        "articleTitle": "Thermal Simulator for Advanced Packaging and Chiplet-Based Systems",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088904405,
                "preferredName": "Yousef Safari",
                "firstName": "Yousef",
                "lastName": "Safari"
            },
            {
                "id": 37089952842,
                "preferredName": "Adam Corbier",
                "firstName": "Adam",
                "lastName": "Corbier"
            },
            {
                "id": 37089955042,
                "preferredName": "Dima Al Saleh",
                "firstName": "Dima Al",
                "lastName": "Saleh"
            },
            {
                "id": 37090010139,
                "preferredName": "Fahad Rahman Amik",
                "firstName": "Fahad Rahman",
                "lastName": "Amik"
            },
            {
                "id": 37085432441,
                "preferredName": "Boris Vaisband",
                "firstName": "Boris",
                "lastName": "Vaisband"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3486237",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10747396",
        "articleTitle": "RCU- 2m: A VLSI Radix- 2m Cubic Unit",
        "volume": "33",
        "issue": "3",
        "startPage": "733",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276140200,
                "preferredName": "Eduardo Antonio Ceśar da Costa",
                "firstName": "Eduardo",
                "lastName": "Antonio Ceśar da Costa"
            },
            {
                "id": 37086412210,
                "preferredName": "Morgana Macedo Azevedo da Rosa",
                "firstName": "Morgana",
                "lastName": "Macedo Azevedo da Rosa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3537456",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10879152",
        "articleTitle": "A Laddered-Inverter Nonoverlapping Clock Generator",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088491900,
                "preferredName": "Melvin D. Edwards",
                "firstName": "Melvin D.",
                "lastName": "Edwards"
            },
            {
                "id": 38580392300,
                "preferredName": "Mohammad Alhawari",
                "firstName": "Mohammad",
                "lastName": "Alhawari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3497803",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10769013",
        "articleTitle": "A Novel Parallel Feed-Forward Current Ripple Rejection (PFFCRR) Technique for High Load Current High PSRR nMOS LDOs",
        "volume": "33",
        "issue": "3",
        "startPage": "651",
        "endPage": "661",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089436947,
                "preferredName": "Yuhong Lu",
                "firstName": "Yuhong",
                "lastName": "Lu"
            },
            {
                "id": 948045375382373,
                "preferredName": "Ting-An Yen",
                "firstName": "Ting-An",
                "lastName": "Yen"
            },
            {
                "id": 37089741910,
                "preferredName": "Rakshit Dambe Nayak",
                "firstName": "Rakshit Dambe",
                "lastName": "Nayak"
            },
            {
                "id": 37085486034,
                "preferredName": "Shashank Alevoor",
                "firstName": "Shashank",
                "lastName": "Alevoor"
            },
            {
                "id": 37088367155,
                "preferredName": "Bhushan Talele",
                "firstName": "Bhushan",
                "lastName": "Talele"
            },
            {
                "id": 476902689951979,
                "preferredName": "Spoorti Patil",
                "firstName": "Spoorti",
                "lastName": "Patil"
            },
            {
                "id": 37548568300,
                "preferredName": "Keith Kunz",
                "firstName": "Keith",
                "lastName": "Kunz"
            },
            {
                "id": 37300724900,
                "preferredName": "Bertan Bakkaloglu",
                "firstName": "Bertan",
                "lastName": "Bakkaloglu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496845",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10769052",
        "articleTitle": "A Single-Ended High-Voltage-Compliant 11-bit Current-Steering Digital-to-Analog Converter for Adaptive Noise Cancellation in Power Over Data Line Networks",
        "volume": "33",
        "issue": "3",
        "startPage": "638",
        "endPage": "650",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 264167519995653,
                "preferredName": "Felix Burkhardt",
                "firstName": "Felix",
                "lastName": "Burkhardt"
            },
            {
                "id": 37086028201,
                "preferredName": "Florian Protze",
                "firstName": "Florian",
                "lastName": "Protze"
            },
            {
                "id": 37275628500,
                "preferredName": "Frank Ellinger",
                "firstName": "Frank",
                "lastName": "Ellinger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3488782",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10766892",
        "articleTitle": "MASL-AFU: A High Memory Access Efficiency 2-D Scalable LUT-Based Activation Function Unit for On-Device DNN Training",
        "volume": "33",
        "issue": "3",
        "startPage": "707",
        "endPage": "719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089386346,
                "preferredName": "Zhaoteng Meng",
                "firstName": "Zhaoteng",
                "lastName": "Meng"
            },
            {
                "id": 349882267209519,
                "preferredName": "Lin Shu",
                "firstName": "Lin",
                "lastName": "Shu"
            },
            {
                "id": 149694191911821,
                "preferredName": "Jianing Zeng",
                "firstName": "Jianing",
                "lastName": "Zeng"
            },
            {
                "id": 943237376633772,
                "preferredName": "Zhan Li",
                "firstName": "Zhan",
                "lastName": "Li"
            },
            {
                "id": 37086698859,
                "preferredName": "Kailin Lv",
                "firstName": "Kailin",
                "lastName": "Lv"
            },
            {
                "id": 37090053896,
                "preferredName": "Haoyue Yang",
                "firstName": "Haoyue",
                "lastName": "Yang"
            },
            {
                "id": 38520679400,
                "preferredName": "Jie Hao",
                "firstName": "Jie",
                "lastName": "Hao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3532362",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10873294",
        "articleTitle": "A Two-Stage CMOS Amplifier With High Degree of Stability for All Capacitive Loads",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 170435077786272,
                "preferredName": "Germano Nicollini",
                "firstName": "Germano",
                "lastName": "Nicollini"
            },
            {
                "id": 37089045080,
                "preferredName": "Alessandro Bertolini",
                "firstName": "Alessandro",
                "lastName": "Bertolini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3466897",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10704651",
        "articleTitle": "Low-Power and High-Speed SRAM Cells With Double-Node Upset Self-Recovery for Reliable Applications",
        "volume": "33",
        "issue": "2",
        "startPage": "475",
        "endPage": "487",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086554581,
                "preferredName": "Shuo Cai",
                "firstName": "Shuo",
                "lastName": "Cai"
            },
            {
                "id": 321884444305582,
                "preferredName": "Xinjie Liang",
                "firstName": "Xinjie",
                "lastName": "Liang"
            },
            {
                "id": 151548115020253,
                "preferredName": "Zhu Huang",
                "firstName": "Zhu",
                "lastName": "Huang"
            },
            {
                "id": 37086555063,
                "preferredName": "Weizheng Wang",
                "firstName": "Weizheng",
                "lastName": "Wang"
            },
            {
                "id": 37085813309,
                "preferredName": "Fei Yu",
                "firstName": "Fei",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3471528",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10710331",
        "articleTitle": "Toggle SOT-MRAM Architecture With Self-Terminating Write Operation",
        "volume": "33",
        "issue": "2",
        "startPage": "337",
        "endPage": "345",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 786210179110770,
                "preferredName": "Ebenezer C. Usih",
                "firstName": "Ebenezer C.",
                "lastName": "Usih"
            },
            {
                "id": 37086847963,
                "preferredName": "Naimul Hassan",
                "firstName": "Naimul",
                "lastName": "Hassan"
            },
            {
                "id": 37088935035,
                "preferredName": "Alexander J. Edwards",
                "firstName": "Alexander J.",
                "lastName": "Edwards"
            },
            {
                "id": 38339828000,
                "preferredName": "Felipe Garcia-Sanchez",
                "firstName": "Felipe",
                "lastName": "Garcia-Sanchez"
            },
            {
                "id": 37850072300,
                "preferredName": "Pedram Khalili Amiri",
                "firstName": "Pedram",
                "lastName": "Khalili Amiri"
            },
            {
                "id": 38474025100,
                "preferredName": "Joseph S. Friedman",
                "firstName": "Joseph S.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496777",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10759335",
        "articleTitle": "Deep Learning-Based Performance Testing for Analog Integrated Circuits",
        "volume": "33",
        "issue": "4",
        "startPage": "1187",
        "endPage": "1191",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089249123,
                "preferredName": "Jiawei Cao",
                "firstName": "Jiawei",
                "lastName": "Cao"
            },
            {
                "id": 37085661878,
                "preferredName": "Chongtao Guo",
                "firstName": "Chongtao",
                "lastName": "Guo"
            },
            {
                "id": 37280099600,
                "preferredName": "Houjun Wang",
                "firstName": "Houjun",
                "lastName": "Wang"
            },
            {
                "id": 37087381790,
                "preferredName": "Zhigang Wang",
                "firstName": "Zhigang",
                "lastName": "Wang"
            },
            {
                "id": 37085632592,
                "preferredName": "Hao Li",
                "firstName": "Hao",
                "lastName": "Li"
            },
            {
                "id": 38516728900,
                "preferredName": "Geoffrey Ye Li",
                "firstName": "Geoffrey",
                "lastName": "Ye Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3529504",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10856560",
        "articleTitle": "Virtual_N2_PDK: A Predictive Process Design Kit for 2-nm Nanosheet FET Technology",
        "volume": "33",
        "issue": "4",
        "startPage": "1004",
        "endPage": "1013",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090033977,
                "preferredName": "Yiying Liu",
                "firstName": "Yiying",
                "lastName": "Liu"
            },
            {
                "id": 37089852472,
                "preferredName": "Minghui Yin",
                "firstName": "Minghui",
                "lastName": "Yin"
            },
            {
                "id": 196842357765500,
                "preferredName": "Huanhuan Zhou",
                "firstName": "Huanhuan",
                "lastName": "Zhou"
            },
            {
                "id": 162518683303449,
                "preferredName": "Yunxia You",
                "firstName": "Yunxia",
                "lastName": "You"
            },
            {
                "id": 285055902766930,
                "preferredName": "Weihua Zhang",
                "firstName": "Weihua",
                "lastName": "Zhang"
            },
            {
                "id": 951047185925099,
                "preferredName": "Hongwei Liu",
                "firstName": "Hongwei",
                "lastName": "Liu"
            },
            {
                "id": 175026136920620,
                "preferredName": "Chen Wang",
                "firstName": "Chen",
                "lastName": "Wang"
            },
            {
                "id": 37086028820,
                "preferredName": "Yajie Zou",
                "firstName": "Yajie",
                "lastName": "Zou"
            },
            {
                "id": 37088799821,
                "preferredName": "Zhiqiang Li",
                "firstName": "Zhiqiang",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3526363",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10843320",
        "articleTitle": "SysCIM: A Heterogeneous Chip Architecture for High-Efficiency CNN Training at Edge",
        "volume": "33",
        "issue": "4",
        "startPage": "990",
        "endPage": "1003",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089899137,
                "preferredName": "Shuai Wang",
                "firstName": "Shuai",
                "lastName": "Wang"
            },
            {
                "id": 37088362384,
                "preferredName": "Ziwei Li",
                "firstName": "Ziwei",
                "lastName": "Li"
            },
            {
                "id": 950910432421936,
                "preferredName": "Yuang Ma",
                "firstName": "Yuang",
                "lastName": "Ma"
            },
            {
                "id": 37087467395,
                "preferredName": "Yi Kang",
                "firstName": "Yi",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3534658",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10918784",
        "articleTitle": "RESAA: A Removal and Structural Analysis Attack Against Compound Logic Locking",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468358100,
                "preferredName": "Felipe Almeida",
                "firstName": "Felipe",
                "lastName": "Almeida"
            },
            {
                "id": 37594772400,
                "preferredName": "Levent Aksoy",
                "firstName": "Levent",
                "lastName": "Aksoy"
            },
            {
                "id": 38229172100,
                "preferredName": "Samuel Pagliarini",
                "firstName": "Samuel",
                "lastName": "Pagliarini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3507714",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10777920",
        "articleTitle": "A 0.875–0.95-pJ/b 40-Gb/s PAM-3 Baud-Rate Receiver With One-Tap DFE",
        "volume": "33",
        "issue": "1",
        "startPage": "168",
        "endPage": "178",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 403322631461866,
                "preferredName": "Jhe-En Lin",
                "firstName": "Jhe-En",
                "lastName": "Lin"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496735",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10769056",
        "articleTitle": "A 0.09-pJ/Bit Logic-Compatible Multiple-Time Programmable (MTP) Memory-Based PUF Design for IoT Applications",
        "volume": "33",
        "issue": "1",
        "startPage": "248",
        "endPage": "260",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37710936700,
                "preferredName": "Shuming Guo",
                "firstName": "Shuming",
                "lastName": "Guo"
            },
            {
                "id": 37405328400,
                "preferredName": "Yinyin Lin",
                "firstName": "Yinyin",
                "lastName": "Lin"
            },
            {
                "id": 667488009698557,
                "preferredName": "Hao Wang",
                "firstName": "Hao",
                "lastName": "Wang"
            },
            {
                "id": 37089085306,
                "preferredName": "Yao Li",
                "firstName": "Yao",
                "lastName": "Li"
            },
            {
                "id": 37085406753,
                "preferredName": "Chongyan Gu",
                "firstName": "Chongyan",
                "lastName": "Gu"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            },
            {
                "id": 37085338598,
                "preferredName": "Yijun Cui",
                "firstName": "Yijun",
                "lastName": "Cui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3544342",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922212",
        "articleTitle": "An Efficient FPGA Implementation of Approximate Nearest Neighbor Search",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088602803,
                "preferredName": "Yifeng Song",
                "firstName": "Yifeng",
                "lastName": "Song"
            },
            {
                "id": 599765374495412,
                "preferredName": "Chenjie Liu",
                "firstName": "Chenjie",
                "lastName": "Liu"
            },
            {
                "id": 37089727386,
                "preferredName": "Rongrong Zhang",
                "firstName": "Rongrong",
                "lastName": "Zhang"
            },
            {
                "id": 37086586611,
                "preferredName": "Danyang Zhu",
                "firstName": "Danyang",
                "lastName": "Zhu"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3540346",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10908423",
        "articleTitle": "All-Rounder: A Flexible AI Accelerator With Diverse Data Format Support and Morphable Structure for Multi-DNN Processing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089646766,
                "preferredName": "Seock-Hwan Noh",
                "firstName": "Seock-Hwan",
                "lastName": "Noh"
            },
            {
                "id": 869926382274863,
                "preferredName": "Seungpyo Lee",
                "firstName": "Seungpyo",
                "lastName": "Lee"
            },
            {
                "id": 37089993848,
                "preferredName": "Banseok Shin",
                "firstName": "Banseok",
                "lastName": "Shin"
            },
            {
                "id": 37086953319,
                "preferredName": "Sehun Park",
                "firstName": "Sehun",
                "lastName": "Park"
            },
            {
                "id": 37088885661,
                "preferredName": "Yongjoo Jang",
                "firstName": "Yongjoo",
                "lastName": "Jang"
            },
            {
                "id": 37085349274,
                "preferredName": "Jaeha Kung",
                "firstName": "Jaeha",
                "lastName": "Kung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3505835",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10777847",
        "articleTitle": "An Embedded Architecture for DDR5 DFE Calibration Based on Channel Stimulus Inversion",
        "volume": "33",
        "issue": "3",
        "startPage": "793",
        "endPage": "806",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 423564863147303,
                "preferredName": "Mitchell Cooke",
                "firstName": "Mitchell",
                "lastName": "Cooke"
            },
            {
                "id": 37275575300,
                "preferredName": "Nicola Nicolici",
                "firstName": "Nicola",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3505920",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10777922",
        "articleTitle": "Manipulated Lookup Table Method for Efficient High-Performance Modular Multiplier",
        "volume": "33",
        "issue": "1",
        "startPage": "114",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089836022,
                "preferredName": "Anawin Opasatian",
                "firstName": "Anawin",
                "lastName": "Opasatian"
            },
            {
                "id": 37273902900,
                "preferredName": "Makoto Ikeda",
                "firstName": "Makoto",
                "lastName": "Ikeda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545804",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929670",
        "articleTitle": "Information Leakage Through Physical Layer Supply Voltage Coupling Vulnerability",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089861024,
                "preferredName": "Sahan Sanjaya",
                "firstName": "Sahan",
                "lastName": "Sanjaya"
            },
            {
                "id": 37089648913,
                "preferredName": "Aruna Jayasena",
                "firstName": "Aruna",
                "lastName": "Jayasena"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3528199",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10848524",
        "articleTitle": "A Low-Cost and Triple-Node-Upset Self-Recoverable Latch Design With Low Soft Error Rate",
        "volume": "33",
        "issue": "4",
        "startPage": "1108",
        "endPage": "1117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089875955,
                "preferredName": "Licai Hao",
                "firstName": "Licai",
                "lastName": "Hao"
            },
            {
                "id": 668663275285615,
                "preferredName": "Lang Tian",
                "firstName": "Lang",
                "lastName": "Tian"
            },
            {
                "id": 37089831834,
                "preferredName": "Hao Wang",
                "firstName": "Hao",
                "lastName": "Wang"
            },
            {
                "id": 37089773567,
                "preferredName": "Shiyu Zhao",
                "firstName": "Shiyu",
                "lastName": "Zhao"
            },
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 239992055053960,
                "preferredName": "Chenghu Dai",
                "firstName": "Chenghu",
                "lastName": "Dai"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhitin Lin",
                "firstName": "Zhitin",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3535926",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10880501",
        "articleTitle": "A High-Performance and High-Robustness Triple-Node-Upset Tolerant Latch Based on Redundant-Node Hardening",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37090070450,
                "preferredName": "Qingyi Liu",
                "firstName": "Qingyi",
                "lastName": "Liu"
            },
            {
                "id": 260541777876191,
                "preferredName": "Xinyi Zhang",
                "firstName": "Xinyi",
                "lastName": "Zhang"
            },
            {
                "id": 37089875955,
                "preferredName": "Licai Hao",
                "firstName": "Licai",
                "lastName": "Hao"
            },
            {
                "id": 37088812032,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 277066370350633,
                "preferredName": "Shengyue Zhang",
                "firstName": "Shengyue",
                "lastName": "Zhang"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3486239",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10745765",
        "articleTitle": "Agile-X: A Structured-ASIC Created With a Mask-Less Lithography System Enabling Low-Cost and Agile Chip Fabrication",
        "volume": "33",
        "issue": "3",
        "startPage": "746",
        "endPage": "756",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242741200,
                "preferredName": "Atsutake Kosuge",
                "firstName": "Atsutake",
                "lastName": "Kosuge"
            },
            {
                "id": 472020333229195,
                "preferredName": "Hirofumi Sumi",
                "firstName": "Hirofumi",
                "lastName": "Sumi"
            },
            {
                "id": 266281763454496,
                "preferredName": "Naonobu Shimamoto",
                "firstName": "Naonobu",
                "lastName": "Shimamoto"
            },
            {
                "id": 492827259999096,
                "preferredName": "Yukinori Ochiai",
                "firstName": "Yukinori",
                "lastName": "Ochiai"
            },
            {
                "id": 629308023673146,
                "preferredName": "Yurie Inoue",
                "firstName": "Yurie",
                "lastName": "Inoue"
            },
            {
                "id": 37087305516,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            },
            {
                "id": 37087352094,
                "preferredName": "Tohru Mogami",
                "firstName": "Tohru",
                "lastName": "Mogami"
            },
            {
                "id": 37285435000,
                "preferredName": "Yoshio Mita",
                "firstName": "Yoshio",
                "lastName": "Mita"
            },
            {
                "id": 829677545111107,
                "preferredName": "Makoto Ikeda",
                "firstName": "Makoto",
                "lastName": "Ikeda"
            },
            {
                "id": 37274599600,
                "preferredName": "Tadahiro Kuroda",
                "firstName": "Tadahiro",
                "lastName": "Kuroda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3469217",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10709360",
        "articleTitle": "A 578-TOPS/W RRAM-Based Binary Convolutional Neural Network Macro for Tiny AI Edge Devices",
        "volume": "33",
        "issue": "2",
        "startPage": "371",
        "endPage": "383",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089480783,
                "preferredName": "Lixun Wang",
                "firstName": "Lixun",
                "lastName": "Wang"
            },
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            },
            {
                "id": 38466446200,
                "preferredName": "Jianguo Yang",
                "firstName": "Jianguo",
                "lastName": "Yang"
            },
            {
                "id": 37677643400,
                "preferredName": "Huihong Zhang",
                "firstName": "Huihong",
                "lastName": "Zhang"
            },
            {
                "id": 37085382073,
                "preferredName": "Gang Li",
                "firstName": "Gang",
                "lastName": "Li"
            },
            {
                "id": 37089832104,
                "preferredName": "Qikang Li",
                "firstName": "Qikang",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3490618",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10753092",
        "articleTitle": "Design and Analysis of a 26–32-GHz 6-bit Passive Vector Modulation Phase Shifter for CMOS Bidirectional Transceiver",
        "volume": "33",
        "issue": "3",
        "startPage": "673",
        "endPage": "684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089929665,
                "preferredName": "Yechen Tian",
                "firstName": "Yechen",
                "lastName": "Tian"
            },
            {
                "id": 37089175995,
                "preferredName": "Yutong Zhang",
                "firstName": "Yutong",
                "lastName": "Zhang"
            },
            {
                "id": 37088904483,
                "preferredName": "Junjie Gu",
                "firstName": "Junjie",
                "lastName": "Gu"
            },
            {
                "id": 37085438096,
                "preferredName": "Hao Xu",
                "firstName": "Hao",
                "lastName": "Xu"
            },
            {
                "id": 37086184425,
                "preferredName": "Weitian Liu",
                "firstName": "Weitian",
                "lastName": "Liu"
            },
            {
                "id": 854844709829092,
                "preferredName": "Rui Yin",
                "firstName": "Rui",
                "lastName": "Yin"
            },
            {
                "id": 37085701189,
                "preferredName": "Zongming Duan",
                "firstName": "Zongming",
                "lastName": "Duan"
            },
            {
                "id": 37596040800,
                "preferredName": "Hao Gao",
                "firstName": "Hao",
                "lastName": "Gao"
            },
            {
                "id": 38483317700,
                "preferredName": "Na Yan",
                "firstName": "Na",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3507567",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10777924",
        "articleTitle": "VSAGE: An End-to-End Automated VCO-Based ΔΣ ADC Generator",
        "volume": "33",
        "issue": "1",
        "startPage": "128",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 697149853544186,
                "preferredName": "Ken Li",
                "firstName": "Ken",
                "lastName": "Li"
            },
            {
                "id": 37089337156,
                "preferredName": "Tian Xie",
                "firstName": "Tian",
                "lastName": "Xie"
            },
            {
                "id": 37086808355,
                "preferredName": "Tzu-Han Wang",
                "firstName": "Tzu-Han",
                "lastName": "Wang"
            },
            {
                "id": 37085892910,
                "preferredName": "Shaolan Li",
                "firstName": "Shaolan",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3471496",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10715720",
        "articleTitle": "3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3-D DNN Accelerators",
        "volume": "33",
        "issue": "2",
        "startPage": "358",
        "endPage": "370",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087205591,
                "preferredName": "Gauthaman Murali",
                "firstName": "Gauthaman",
                "lastName": "Murali"
            },
            {
                "id": 37088813711,
                "preferredName": "Min Gyu Park",
                "firstName": "Min",
                "lastName": "Gyu Park"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung",
                "lastName": "Kyu Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3486312",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10742959",
        "articleTitle": "High-Performance Elliptic Curve Scalar Multiplication Architecture Based on Interleaved Mechanism",
        "volume": "33",
        "issue": "3",
        "startPage": "757",
        "endPage": "770",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090069549,
                "preferredName": "Jingqi Zhang",
                "firstName": "Jingqi",
                "lastName": "Zhang"
            },
            {
                "id": 37577503900,
                "preferredName": "Zhiming Chen",
                "firstName": "Zhiming",
                "lastName": "Chen"
            },
            {
                "id": 37090081922,
                "preferredName": "Mingzhi Ma",
                "firstName": "Mingzhi",
                "lastName": "Ma"
            },
            {
                "id": 37086296099,
                "preferredName": "Rongkun Jiang",
                "firstName": "Rongkun",
                "lastName": "Jiang"
            },
            {
                "id": 37072860600,
                "preferredName": "An Wang",
                "firstName": "An",
                "lastName": "Wang"
            },
            {
                "id": 37292854700,
                "preferredName": "Weijiang Wang",
                "firstName": "Weijiang",
                "lastName": "Wang"
            },
            {
                "id": 38529177600,
                "preferredName": "Hua Dang",
                "firstName": "Hua",
                "lastName": "Dang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3532948",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10879131",
        "articleTitle": "A Study of Signed-Digit Hybrid Stochastic Number for Arithmetic Computing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 231029669329055,
                "preferredName": "Yinjie Song",
                "firstName": "Yinjie",
                "lastName": "Song"
            },
            {
                "id": 37087308379,
                "preferredName": "Hongge Li",
                "firstName": "Hongge",
                "lastName": "Li"
            },
            {
                "id": 153744397407699,
                "preferredName": "Xinyu Zhu",
                "firstName": "Xinyu",
                "lastName": "Zhu"
            },
            {
                "id": 37089367809,
                "preferredName": "Yuhao Chen",
                "firstName": "Yuhao",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3508079",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10778978",
        "articleTitle": "A Fast Design Optimization of On-Chip Equalizing Links Using Particle Swarm Optimization",
        "volume": "33",
        "issue": "1",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089719276,
                "preferredName": "Hyoseok Song",
                "firstName": "Hyoseok",
                "lastName": "Song"
            },
            {
                "id": 37085626406,
                "preferredName": "Kwangmin Kim",
                "firstName": "Kwangmin",
                "lastName": "Kim"
            },
            {
                "id": 37085681233,
                "preferredName": "Gain Kim",
                "firstName": "Gain",
                "lastName": "Kim"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3447279",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10678741",
        "articleTitle": "Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-V",
        "volume": "33",
        "issue": "1",
        "startPage": "221",
        "endPage": "233",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 112953589372092,
                "preferredName": "Zhe Huang",
                "firstName": "Zhe",
                "lastName": "Huang"
            },
            {
                "id": 353669352750314,
                "preferredName": "Xingyao Chen",
                "firstName": "Xingyao",
                "lastName": "Chen"
            },
            {
                "id": 426485755741735,
                "preferredName": "Feng Gao",
                "firstName": "Feng",
                "lastName": "Gao"
            },
            {
                "id": 37087003263,
                "preferredName": "Ruige Li",
                "firstName": "Ruige",
                "lastName": "Li"
            },
            {
                "id": 37088969450,
                "preferredName": "Xiguang Wu",
                "firstName": "Xiguang",
                "lastName": "Wu"
            },
            {
                "id": 37089682700,
                "preferredName": "Fan Zhang",
                "firstName": "Fan",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527225",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10848526",
        "articleTitle": "FlooNoC: A 645-Gb/s/link 0.15-pJ/B/hop Open-Source NoC With Wide Physical Links and End-to-End AXI4 Parallel Multistream Support",
        "volume": "33",
        "issue": "4",
        "startPage": "1094",
        "endPage": "1107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089381311,
                "preferredName": "Tim Fischer",
                "firstName": "Tim",
                "lastName": "Fischer"
            },
            {
                "id": 37089570413,
                "preferredName": "Michael Rogenmoser",
                "firstName": "Michael",
                "lastName": "Rogenmoser"
            },
            {
                "id": 37382428800,
                "preferredName": "Thomas Benz",
                "firstName": "Thomas",
                "lastName": "Benz"
            },
            {
                "id": 37330625700,
                "preferredName": "Frank K. Gürkaynak",
                "firstName": "Frank K.",
                "lastName": "Gürkaynak"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3535630",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10870569",
        "articleTitle": "A Capacitorless Flipped-Voltage-Follower-Based Low-Dropout Regulator Incorporating Adaptive-Compensation Buffer",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089954906,
                "preferredName": "Yee-Chyan Tan",
                "firstName": "Yee-Chyan",
                "lastName": "Tan"
            },
            {
                "id": 37297602000,
                "preferredName": "Harikrishnan Ramiah",
                "firstName": "Harikrishnan",
                "lastName": "Ramiah"
            },
            {
                "id": 37544958300,
                "preferredName": "S. F. Wan Muhamad Hatta",
                "firstName": "S. F. Wan Muhamad",
                "lastName": "Hatta"
            },
            {
                "id": 37085838196,
                "preferredName": "Chee-Cheow Lim",
                "firstName": "Chee-Cheow",
                "lastName": "Lim"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3480997",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10753094",
        "articleTitle": "SMBHA: A System-Level Multicore BGV Hardware Accelerator Based on FPGA",
        "volume": "33",
        "issue": "2",
        "startPage": "546",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 923521786368879,
                "preferredName": "Jia-Li Duan",
                "firstName": "Jia-Li",
                "lastName": "Duan"
            },
            {
                "id": 37089739711,
                "preferredName": "Chi Zhang",
                "firstName": "Chi",
                "lastName": "Zhang"
            },
            {
                "id": 261577528236933,
                "preferredName": "Li-Hui Wang",
                "firstName": "Li-Hui",
                "lastName": "Wang"
            },
            {
                "id": 37085335074,
                "preferredName": "Lei Shen",
                "firstName": "Lei",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3477731",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10738430",
        "articleTitle": "A 0.2–2.6 GHz Reconfigurable Receiver Using RF-Gain-Adapted Impedance Matching and Gm-Separated IQ-Leakage Suppression Structure in 40-nm CMOS",
        "volume": "33",
        "issue": "1",
        "startPage": "234",
        "endPage": "247",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088881307,
                "preferredName": "Zhaolin Yang",
                "firstName": "Zhaolin",
                "lastName": "Yang"
            },
            {
                "id": 37406881200,
                "preferredName": "Jing Jin",
                "firstName": "Jing",
                "lastName": "Jin"
            },
            {
                "id": 37599913600,
                "preferredName": "Xiaoming Liu",
                "firstName": "Xiaoming",
                "lastName": "Liu"
            },
            {
                "id": 37404023600,
                "preferredName": "Jianjun Zhou",
                "firstName": "Jianjun",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3528127",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10848528",
        "articleTitle": "A Novel High-Speed Adaptive Duobinary Digital Detector Based on the Feed-Forward Equalizer and the Maximum Likelihood Sequence Detector for Wireline Transceivers",
        "volume": "33",
        "issue": "4",
        "startPage": "1042",
        "endPage": "1052",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089217008,
                "preferredName": "Chaolong Xu",
                "firstName": "Chaolong",
                "lastName": "Xu"
            },
            {
                "id": 37089112803,
                "preferredName": "Fangxu Lv",
                "firstName": "Fangxu",
                "lastName": "Lv"
            },
            {
                "id": 37286953900,
                "preferredName": "Mingche Lai",
                "firstName": "Mingche",
                "lastName": "Lai"
            },
            {
                "id": 37089530038,
                "preferredName": "Xingyun Qi",
                "firstName": "Xingyun",
                "lastName": "Qi"
            },
            {
                "id": 37086080457,
                "preferredName": "Qiang Wang",
                "firstName": "Qiang",
                "lastName": "Wang"
            },
            {
                "id": 37089688863,
                "preferredName": "Zhang Luo",
                "firstName": "Zhang",
                "lastName": "Luo"
            },
            {
                "id": 37086084955,
                "preferredName": "Shijie Li",
                "firstName": "Shijie",
                "lastName": "Li"
            },
            {
                "id": 37089527268,
                "preferredName": "Geng Zhang",
                "firstName": "Geng",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3433429",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10689623",
        "articleTitle": "A Fast Transient Response Distributed Power Supply With Dynamic Output Switching for Power Side-Channel Attack Mitigation",
        "volume": "33",
        "issue": "1",
        "startPage": "261",
        "endPage": "274",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086124592,
                "preferredName": "Xingye Liu",
                "firstName": "Xingye",
                "lastName": "Liu"
            },
            {
                "id": 37318983600,
                "preferredName": "Paul Ampadu",
                "firstName": "Paul",
                "lastName": "Ampadu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3455332",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10682064",
        "articleTitle": "Architectural Exploration for Waferscale Switching System",
        "volume": "33",
        "issue": "2",
        "startPage": "512",
        "endPage": "524",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086233656,
                "preferredName": "Zhiquan Wan",
                "firstName": "Zhiquan",
                "lastName": "Wan"
            },
            {
                "id": 37088993220,
                "preferredName": "Zhipeng Cao",
                "firstName": "Zhipeng",
                "lastName": "Cao"
            },
            {
                "id": 37085611222,
                "preferredName": "Shunbin Li",
                "firstName": "Shunbin",
                "lastName": "Li"
            },
            {
                "id": 37085915539,
                "preferredName": "Peijie Li",
                "firstName": "Peijie",
                "lastName": "Li"
            },
            {
                "id": 37088940644,
                "preferredName": "Qingwen Deng",
                "firstName": "Qingwen",
                "lastName": "Deng"
            },
            {
                "id": 37089932868,
                "preferredName": "Weihao Wang",
                "firstName": "Weihao",
                "lastName": "Wang"
            },
            {
                "id": 413925931313969,
                "preferredName": "Kun Zhang",
                "firstName": "Kun",
                "lastName": "Zhang"
            },
            {
                "id": 37087291075,
                "preferredName": "Guandong Liu",
                "firstName": "Guandong",
                "lastName": "Liu"
            },
            {
                "id": 37088976694,
                "preferredName": "Ruyun Zhang",
                "firstName": "Ruyun",
                "lastName": "Zhang"
            },
            {
                "id": 877426851654719,
                "preferredName": "Qinrang Liu",
                "firstName": "Qinrang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3541539",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10891958",
        "articleTitle": "A Time-Domain Frequency Analyzer Based on Goertzel Algorithm",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086859939,
                "preferredName": "Mahsa Zareie",
                "firstName": "Mahsa",
                "lastName": "Zareie"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            },
            {
                "id": 37684831000,
                "preferredName": "Dalton Martini Colombo",
                "firstName": "Dalton Martini",
                "lastName": "Colombo"
            },
            {
                "id": 516095915473353,
                "preferredName": "Ezz El-Masry",
                "firstName": "Ezz",
                "lastName": "El-Masry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3540199",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10891962",
        "articleTitle": "SRAM BL Predriven Write Operation With Row and Voltage Auto-Tracking Replica BL in Resistance-Dominated Technology Nodes",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088388538,
                "preferredName": "Keonhee Cho",
                "firstName": "Keonhee",
                "lastName": "Cho"
            },
            {
                "id": 37089162013,
                "preferredName": "Minjune Yeo",
                "firstName": "Minjune",
                "lastName": "Yeo"
            },
            {
                "id": 807792681170747,
                "preferredName": "Seungjae Yei",
                "firstName": "Seungjae",
                "lastName": "Yei"
            },
            {
                "id": 37088575137,
                "preferredName": "Giseok Kim",
                "firstName": "Giseok",
                "lastName": "Kim"
            },
            {
                "id": 37088734683,
                "preferredName": "Sangyeop Baeck",
                "firstName": "Sangyeop",
                "lastName": "Baeck"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3518554",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10816729",
        "articleTitle": "An MIV Fault Diagnosis Method Based on Signal Transmission Performance Analysis",
        "volume": "33",
        "issue": "4",
        "startPage": "1145",
        "endPage": "1156",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089224867,
                "preferredName": "Ziwen Xiao",
                "firstName": "Ziwen",
                "lastName": "Xiao"
            },
            {
                "id": 37085455844,
                "preferredName": "Lifu Du",
                "firstName": "Lifu",
                "lastName": "Du"
            },
            {
                "id": 38252158800,
                "preferredName": "Zhiming Yang",
                "firstName": "Zhiming",
                "lastName": "Yang"
            },
            {
                "id": 37089578578,
                "preferredName": "Cuiyu Liu",
                "firstName": "Cuiyu",
                "lastName": "Liu"
            },
            {
                "id": 38239727500,
                "preferredName": "Yang Yu",
                "firstName": "Yang",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3544860",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10934979",
        "articleTitle": "ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086137046,
                "preferredName": "Ahmad T. Sheikh",
                "firstName": "Ahmad T.",
                "lastName": "Sheikh"
            },
            {
                "id": 38474944900,
                "preferredName": "Ali Shoker",
                "firstName": "Ali",
                "lastName": "Shoker"
            },
            {
                "id": 38555679800,
                "preferredName": "Suhaib A. Fahmy",
                "firstName": "Suhaib A.",
                "lastName": "Fahmy"
            },
            {
                "id": 37086026280,
                "preferredName": "Paulo Esteves-Verissimo",
                "firstName": "Paulo",
                "lastName": "Esteves-Verissimo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3536333",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10876796",
        "articleTitle": "A 25-GHz PLL Achieving 8-ns Phase-Shifting Time With Double-Path Modulation Scheme",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088897317,
                "preferredName": "Weichen Zhao",
                "firstName": "Weichen",
                "lastName": "Zhao"
            },
            {
                "id": 37089923070,
                "preferredName": "Weichen Tao",
                "firstName": "Weichen",
                "lastName": "Tao"
            },
            {
                "id": 37089818530,
                "preferredName": "Yongheng Liu",
                "firstName": "Yongheng",
                "lastName": "Liu"
            },
            {
                "id": 37088687926,
                "preferredName": "Jingyuan Zhang",
                "firstName": "Jingyuan",
                "lastName": "Zhang"
            },
            {
                "id": 37089697669,
                "preferredName": "Zhongjun Zhang",
                "firstName": "Zhongjun",
                "lastName": "Zhang"
            },
            {
                "id": 37088688262,
                "preferredName": "Xu Yan",
                "firstName": "Xu",
                "lastName": "Yan"
            },
            {
                "id": 37273278700,
                "preferredName": "C. Patrick Yue",
                "firstName": "C. Patrick",
                "lastName": "Yue"
            },
            {
                "id": 37288118800,
                "preferredName": "Fujiang Lin",
                "firstName": "Fujiang",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539670",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10912760",
        "articleTitle": "MTJ/CMOS-Based CLB Design for Low-Power and CPA-Resistant Secure Nonvolatile FPGA",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089458964,
                "preferredName": "Milad Tanavardi Nasab",
                "firstName": "Milad Tanavardi",
                "lastName": "Nasab"
            },
            {
                "id": 37294966700,
                "preferredName": "Himanshu Thapliyal",
                "firstName": "Himanshu",
                "lastName": "Thapliyal"
            },
            {
                "id": 37272318800,
                "preferredName": "Garrett S. Rose",
                "firstName": "Garrett S.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3455428",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10682102",
        "articleTitle": "46-nA High-PSR CMOS Buffered Voltage Reference With 1.2–5 V and −40 ◦C to 125 ◦C Operating Range",
        "volume": "33",
        "issue": "2",
        "startPage": "326",
        "endPage": "336",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089231781,
                "preferredName": "Chiara Venezia",
                "firstName": "Chiara",
                "lastName": "Venezia"
            },
            {
                "id": 37085393684,
                "preferredName": "Andrea Ballo",
                "firstName": "Andrea",
                "lastName": "Ballo"
            },
            {
                "id": 37284754600,
                "preferredName": "Alfio Dario Grasso",
                "firstName": "Alfio",
                "lastName": "Dario Grasso"
            },
            {
                "id": 37270764200,
                "preferredName": "Alessandro Rizzo",
                "firstName": "Alessandro",
                "lastName": "Rizzo"
            },
            {
                "id": 37086621349,
                "preferredName": "Calogero Ribellino",
                "firstName": "Calogero",
                "lastName": "Ribellino"
            },
            {
                "id": 37269876300,
                "preferredName": "Salvatore Pennisi",
                "firstName": "Salvatore",
                "lastName": "Pennisi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3514732",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10816700",
        "articleTitle": "Built-In Self-Repair of Small Delay Faults Occurring to TSVs in a 3D-DRAM Using an Enhanced Pulse-Vanishing Test",
        "volume": "33",
        "issue": "4",
        "startPage": "1132",
        "endPage": "1144",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38569751600,
                "preferredName": "Chen-Yu Huang",
                "firstName": "Chen-Yu",
                "lastName": "Huang"
            },
            {
                "id": 37278581500,
                "preferredName": "Shi-Yu Huang",
                "firstName": "Shi-Yu",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527382",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10843334",
        "articleTitle": "SPICED+: Syntactical Bug Pattern Identification and Correction of Trojans in A/MS Circuits Using LLM-Enhanced Detection",
        "volume": "33",
        "issue": "4",
        "startPage": "1118",
        "endPage": "1131",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086869455,
                "preferredName": "Jayeeta Chaudhuri",
                "firstName": "Jayeeta",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37088198182,
                "preferredName": "Dhruv Thapar",
                "firstName": "Dhruv",
                "lastName": "Thapar"
            },
            {
                "id": 37086604262,
                "preferredName": "Arjun Chaudhuri",
                "firstName": "Arjun",
                "lastName": "Chaudhuri"
            },
            {
                "id": 204296462695559,
                "preferredName": "Farshad Firouzi",
                "firstName": "Farshad",
                "lastName": "Firouzi"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527453",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10844997",
        "articleTitle": "A 285-nA Quiescent Current, 94.7% Peak Efficiency Buck Converter With AOT Control for IoT Application",
        "volume": "33",
        "issue": "4",
        "startPage": "929",
        "endPage": "941",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 583198206930714,
                "preferredName": "Yuxin Zhang",
                "firstName": "Yuxin",
                "lastName": "Zhang"
            },
            {
                "id": 37278619700,
                "preferredName": "Jueping Cai",
                "firstName": "Jueping",
                "lastName": "Cai"
            },
            {
                "id": 343060108204105,
                "preferredName": "Jizhang Chen",
                "firstName": "Jizhang",
                "lastName": "Chen"
            },
            {
                "id": 37709673200,
                "preferredName": "Lifeng Jiang",
                "firstName": "Lifeng",
                "lastName": "Jiang"
            },
            {
                "id": 37089094195,
                "preferredName": "Yixin Yin",
                "firstName": "Yixin",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496878",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10767360",
        "articleTitle": "A 28-Gb/s Single-Ended PAM-4 Transceiver With Active-Inductor Equalizer and Amplitude- Detection LSB Decoder for Memory Interfaces",
        "volume": "33",
        "issue": "3",
        "startPage": "662",
        "endPage": "672",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 927958691565942,
                "preferredName": "Hwaseok Shin",
                "firstName": "Hwaseok",
                "lastName": "Shin"
            },
            {
                "id": 598241950665655,
                "preferredName": "Hyoshin Kang",
                "firstName": "Hyoshin",
                "lastName": "Kang"
            },
            {
                "id": 37086182407,
                "preferredName": "Yoonjae Choi",
                "firstName": "Yoonjae",
                "lastName": "Choi"
            },
            {
                "id": 37086702618,
                "preferredName": "Jincheol Sim",
                "firstName": "Jincheol",
                "lastName": "Sim"
            },
            {
                "id": 37086701329,
                "preferredName": "Jonghyuck Choi",
                "firstName": "Jonghyuck",
                "lastName": "Choi"
            },
            {
                "id": 37088874722,
                "preferredName": "Youngwook Kwon",
                "firstName": "Youngwook",
                "lastName": "Kwon"
            },
            {
                "id": 37088870694,
                "preferredName": "Seungwoo Park",
                "firstName": "Seungwoo",
                "lastName": "Park"
            },
            {
                "id": 37088904644,
                "preferredName": "Seongcheol Kim",
                "firstName": "Seongcheol",
                "lastName": "Kim"
            },
            {
                "id": 37089886565,
                "preferredName": "Changmin Sim",
                "firstName": "Changmin",
                "lastName": "Sim"
            },
            {
                "id": 258951847729180,
                "preferredName": "Junseob So",
                "firstName": "Junseob",
                "lastName": "So"
            },
            {
                "id": 37086688517,
                "preferredName": "Taehwan Kim",
                "firstName": "Taehwan",
                "lastName": "Kim"
            },
            {
                "id": 37292328500,
                "preferredName": "Chulwoo Kim",
                "firstName": "Chulwoo",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3467089",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10702558",
        "articleTitle": "Highly Defect Detectable and SEU-Resilient Robust Scan-Test-Aware Latch Design",
        "volume": "33",
        "issue": "2",
        "startPage": "449",
        "endPage": "461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086414915,
                "preferredName": "Ruijun Ma",
                "firstName": "Ruijun",
                "lastName": "Ma"
            },
            {
                "id": 37581586600,
                "preferredName": "Stefan Holst",
                "firstName": "Stefan",
                "lastName": "Holst"
            },
            {
                "id": 37086935679,
                "preferredName": "Hui Xu",
                "firstName": "Hui",
                "lastName": "Xu"
            },
            {
                "id": 37416148800,
                "preferredName": "Xiaoqing Wen",
                "firstName": "Xiaoqing",
                "lastName": "Wen"
            },
            {
                "id": 37085651871,
                "preferredName": "Senling Wang",
                "firstName": "Senling",
                "lastName": "Wang"
            },
            {
                "id": 332546642886770,
                "preferredName": "Jiuqi Li",
                "firstName": "Jiuqi",
                "lastName": "Li"
            },
            {
                "id": 37085495911,
                "preferredName": "Aibin Yan",
                "firstName": "Aibin",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3470834",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10715726",
        "articleTitle": "Research on Hardware Acceleration of Traffic Sign Recognition Based on Spiking Neural Network and FPGA Platform",
        "volume": "33",
        "issue": "2",
        "startPage": "499",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 329459906587974,
                "preferredName": "Huarun Chen",
                "firstName": "Huarun",
                "lastName": "Chen"
            },
            {
                "id": 37655743300,
                "preferredName": "Yijun Liu",
                "firstName": "Yijun",
                "lastName": "Liu"
            },
            {
                "id": 37086808778,
                "preferredName": "Wujian Ye",
                "firstName": "Wujian",
                "lastName": "Ye"
            },
            {
                "id": 37087661123,
                "preferredName": "Jialiang Ye",
                "firstName": "Jialiang",
                "lastName": "Ye"
            },
            {
                "id": 37089409211,
                "preferredName": "Yuehai Chen",
                "firstName": "Yuehai",
                "lastName": "Chen"
            },
            {
                "id": 37673985200,
                "preferredName": "Shaozhen Chen",
                "firstName": "Shaozhen",
                "lastName": "Chen"
            },
            {
                "id": 869990324270600,
                "preferredName": "Chao Han",
                "firstName": "Chao",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545364",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929682",
        "articleTitle": "A 12-bit 2-GS/s Pipeline ADC in 28-nm CMOS With Linear-Error Self-Calibration",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087149082,
                "preferredName": "Yabo Ni",
                "firstName": "Yabo",
                "lastName": "Ni"
            },
            {
                "id": 38489864900,
                "preferredName": "Lu Liu",
                "firstName": "Lu",
                "lastName": "Liu"
            },
            {
                "id": 37087208226,
                "preferredName": "Yong Zhang",
                "firstName": "Yong",
                "lastName": "Zhang"
            },
            {
                "id": 37334395500,
                "preferredName": "Tao Zhu",
                "firstName": "Tao",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3477717",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10731985",
        "articleTitle": "An Area/Power-Efficient Noise-Shaping SAR ADC for Implantable Biosensor Applications Featuring a Unique Auxiliary Feedback Loop",
        "volume": "33",
        "issue": "3",
        "startPage": "685",
        "endPage": "696",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087117175,
                "preferredName": "Weihao Wang",
                "firstName": "Weihao",
                "lastName": "Wang"
            },
            {
                "id": 37270102800,
                "preferredName": "Kong-Pang Pun",
                "firstName": "Kong-Pang",
                "lastName": "Pun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3458872",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10689631",
        "articleTitle": "SCOPE: Schoolbook-Originated Novel Polynomial Multiplication Accelerators for NTRU-Based PQC",
        "volume": "33",
        "issue": "2",
        "startPage": "408",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089347722,
                "preferredName": "Yazheng Tu",
                "firstName": "Yazheng",
                "lastName": "Tu"
            },
            {
                "id": 37085825439,
                "preferredName": "Shi Bai",
                "firstName": "Shi",
                "lastName": "Bai"
            },
            {
                "id": 37276003700,
                "preferredName": "Jinjun Xiong",
                "firstName": "Jinjun",
                "lastName": "Xiong"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3502359",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10767429",
        "articleTitle": "ArXrCiM: Architectural Exploration of Application-Specific Resonant SRAM Compute-in-Memory",
        "volume": "33",
        "issue": "1",
        "startPage": "179",
        "endPage": "192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089594634,
                "preferredName": "Dhandeep Challagundla",
                "firstName": "Dhandeep",
                "lastName": "Challagundla"
            },
            {
                "id": 37395616800,
                "preferredName": "Ignatius Bezzam",
                "firstName": "Ignatius",
                "lastName": "Bezzam"
            },
            {
                "id": 37529933300,
                "preferredName": "Riadul Islam",
                "firstName": "Riadul",
                "lastName": "Islam"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3479068",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10750047",
        "articleTitle": "Cost-Effective Analytical Models of Resistive Opens Defects in FinFET Technology",
        "volume": "33",
        "issue": "3",
        "startPage": "841",
        "endPage": "852",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 930904652194160,
                "preferredName": "Gustavo Aguirre",
                "firstName": "Gustavo",
                "lastName": "Aguirre"
            },
            {
                "id": 37085822386,
                "preferredName": "Freddy Forero",
                "firstName": "Freddy",
                "lastName": "Forero"
            },
            {
                "id": 37273615800,
                "preferredName": "Victor Champac",
                "firstName": "Victor",
                "lastName": "Champac"
            },
            {
                "id": 158791399772240,
                "preferredName": "Michel Renovell",
                "firstName": "Michel",
                "lastName": "Renovell"
            },
            {
                "id": 37273437600,
                "preferredName": "Florence Azais",
                "firstName": "Florence",
                "lastName": "Azais"
            },
            {
                "id": 111359868894067,
                "preferredName": "Mariane Comte",
                "firstName": "Mariane",
                "lastName": "Comte"
            },
            {
                "id": 528004138539323,
                "preferredName": "Jean-Marc Galliere",
                "firstName": "Jean-Marc",
                "lastName": "Galliere"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3504856",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10788034",
        "articleTitle": "A Methodology for Datapath Energy Prediction and Optimization in Near Threshold Voltage Regime",
        "volume": "33",
        "issue": "3",
        "startPage": "771",
        "endPage": "779",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089584838,
                "preferredName": "Mahipal Dargupally",
                "firstName": "Mahipal",
                "lastName": "Dargupally"
            },
            {
                "id": 37086371035,
                "preferredName": "Lomash Chandra Acharya",
                "firstName": "Lomash",
                "lastName": "Chandra Acharya"
            },
            {
                "id": 37085533556,
                "preferredName": "Arvind K. Sharma",
                "firstName": "Arvind K.",
                "lastName": "Sharma"
            },
            {
                "id": 37405493100,
                "preferredName": "Sudeb Dasgupta",
                "firstName": "Sudeb",
                "lastName": "Dasgupta"
            },
            {
                "id": 37949538500,
                "preferredName": "Anand Bulusu",
                "firstName": "Anand",
                "lastName": "Bulusu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3543851",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922735",
        "articleTitle": "Machine-Learning-Based Ranking of Cell Layout Delay Considering Layout-Dependent Effects",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 538992010766951,
                "preferredName": "Ya-Rou Hsu",
                "firstName": "Ya-Rou",
                "lastName": "Hsu"
            },
            {
                "id": 37088560028,
                "preferredName": "Aaron C.-W. Liang",
                "firstName": "Aaron C.-W.",
                "lastName": "Liang"
            },
            {
                "id": 37088085843,
                "preferredName": "Han-Ya Tsai",
                "firstName": "Han-Ya",
                "lastName": "Tsai"
            },
            {
                "id": 402994315591637,
                "preferredName": "Yen-Ju Su",
                "firstName": "Yen-Ju",
                "lastName": "Su"
            },
            {
                "id": 37292686100,
                "preferredName": "Charles H.-P. Wen",
                "firstName": "Charles H.-P.",
                "lastName": "Wen"
            },
            {
                "id": 37089855040,
                "preferredName": "Hsuan-Ming Huang",
                "firstName": "Hsuan-Ming",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527976",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10843128",
        "articleTitle": "Exploiting Chiplet Integration Technology for Fast High-Capacity DRAM Modules",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088633199,
                "preferredName": "Zihan Xia",
                "firstName": "Zihan",
                "lastName": "Xia"
            },
            {
                "id": 37089959622,
                "preferredName": "Chihun Song",
                "firstName": "Chihun",
                "lastName": "Song"
            },
            {
                "id": 37089663366,
                "preferredName": "Ram Krishna",
                "firstName": "Ram",
                "lastName": "Krishna"
            },
            {
                "id": 37089934930,
                "preferredName": "Ashita Victor",
                "firstName": "Ashita",
                "lastName": "Victor"
            },
            {
                "id": 499821700600531,
                "preferredName": "Srujan Penta",
                "firstName": "Srujan",
                "lastName": "Penta"
            },
            {
                "id": 568495832047727,
                "preferredName": "Muhannad S. Bakir",
                "firstName": "Muhannad S.",
                "lastName": "Bakir"
            },
            {
                "id": 37274772700,
                "preferredName": "Elyse Rosenbaum",
                "firstName": "Elyse",
                "lastName": "Rosenbaum"
            },
            {
                "id": 37404885800,
                "preferredName": "Nam Sung Kim",
                "firstName": "Nam Sung",
                "lastName": "Kim"
            },
            {
                "id": 37085531020,
                "preferredName": "Mingu Kang",
                "firstName": "Mingu",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3454286",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10679780",
        "articleTitle": "Effective Parallel Redundancy Analysis Using GPU for Memory Repair",
        "volume": "33",
        "issue": "2",
        "startPage": "462",
        "endPage": "474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089162629,
                "preferredName": "Seung Ho Shin",
                "firstName": "Seung Ho",
                "lastName": "Shin"
            },
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3546684",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929692",
        "articleTitle": "An RRAM-Based Computing-in-Memory Macro With Low-Power Readout/Hold Circuits and Activation Differential Strategy for AdderNet",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 918806598780283,
                "preferredName": "Zhihang Qian",
                "firstName": "Zhihang",
                "lastName": "Qian"
            },
            {
                "id": 218925999029115,
                "preferredName": "Shengzhe Yan",
                "firstName": "Shengzhe",
                "lastName": "Yan"
            },
            {
                "id": 37089914567,
                "preferredName": "Zhuoyu Dai",
                "firstName": "Zhuoyu",
                "lastName": "Dai"
            },
            {
                "id": 37089461045,
                "preferredName": "Zeyu Guo",
                "firstName": "Zeyu",
                "lastName": "Guo"
            },
            {
                "id": 37089773818,
                "preferredName": "Zhaori Cong",
                "firstName": "Zhaori",
                "lastName": "Cong"
            },
            {
                "id": 37088368413,
                "preferredName": "Yifan He",
                "firstName": "Yifan",
                "lastName": "He"
            },
            {
                "id": 37086279380,
                "preferredName": "Chunmeng Dou",
                "firstName": "Chunmeng",
                "lastName": "Dou"
            },
            {
                "id": 37578598500,
                "preferredName": "Feng Zhang",
                "firstName": "Feng",
                "lastName": "Zhang"
            },
            {
                "id": 37085863395,
                "preferredName": "Jinshan Yue",
                "firstName": "Jinshan",
                "lastName": "Yue"
            },
            {
                "id": 37292036600,
                "preferredName": "Yongpan Liu",
                "firstName": "Yongpan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3526201",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10843132",
        "articleTitle": "Identifying Optimal Workload Offloading Partitions for CPU-PIM Graph Processing Accelerators",
        "volume": "33",
        "issue": "4",
        "startPage": "1053",
        "endPage": "1064",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086340824,
                "preferredName": "Sheng Xu",
                "firstName": "Sheng",
                "lastName": "Xu"
            },
            {
                "id": 886684547215916,
                "preferredName": "Chun Li",
                "firstName": "Chun",
                "lastName": "Li"
            },
            {
                "id": 759902989737803,
                "preferredName": "Le Luo",
                "firstName": "Le",
                "lastName": "Luo"
            },
            {
                "id": 37089773040,
                "preferredName": "Wu Zhou",
                "firstName": "Wu",
                "lastName": "Zhou"
            },
            {
                "id": 37089263925,
                "preferredName": "Liang Yan",
                "firstName": "Liang",
                "lastName": "Yan"
            },
            {
                "id": 37085733739,
                "preferredName": "Xiaoming Chen",
                "firstName": "Xiaoming",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3439355",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10695032",
        "articleTitle": "A Hybrid Domain and Pipelined Analog Computing Chain for MVM Computation",
        "volume": "33",
        "issue": "1",
        "startPage": "52",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088553315,
                "preferredName": "Tianzhu Xiong",
                "firstName": "Tianzhu",
                "lastName": "Xiong"
            },
            {
                "id": 37089626121,
                "preferredName": "Yuyang Ye",
                "firstName": "Yuyang",
                "lastName": "Ye"
            },
            {
                "id": 37086351200,
                "preferredName": "Xin Si",
                "firstName": "Xin",
                "lastName": "Si"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496858",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10766887",
        "articleTitle": "An RISC-V PPA-Fusion Cooperative Optimization Framework Based on Hybrid Strategies",
        "volume": "33",
        "issue": "1",
        "startPage": "140",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089694856,
                "preferredName": "Tianning Gao",
                "firstName": "Tianning",
                "lastName": "Gao"
            },
            {
                "id": 37089502704,
                "preferredName": "Yifan Wang",
                "firstName": "Yifan",
                "lastName": "Wang"
            },
            {
                "id": 37086536025,
                "preferredName": "Ming Zhu",
                "firstName": "Ming",
                "lastName": "Zhu"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37277316800,
                "preferredName": "Dian Zhou",
                "firstName": "Dian",
                "lastName": "Zhou"
            },
            {
                "id": 37085686223,
                "preferredName": "Zhaori Bi",
                "firstName": "Zhaori",
                "lastName": "Bi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3534862",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10893694",
        "articleTitle": "Pulse-Based Prebond TSV Testing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 719465739010521,
                "preferredName": "Xianrui Dou",
                "firstName": "Xianrui",
                "lastName": "Dou"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            },
            {
                "id": 37630683200,
                "preferredName": "Zhengfeng Huang",
                "firstName": "Zhengfeng",
                "lastName": "Huang"
            },
            {
                "id": 37086199303,
                "preferredName": "Yingchun Lu",
                "firstName": "Yingchun",
                "lastName": "Lu"
            },
            {
                "id": 37653778800,
                "preferredName": "Tian Chen",
                "firstName": "Tian",
                "lastName": "Chen"
            },
            {
                "id": 37592607800,
                "preferredName": "Maoxiang Yi",
                "firstName": "Maoxiang",
                "lastName": "Yi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3453314",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10695034",
        "articleTitle": "A Compact 0.9μ W Direct-Conversion Frequency Analyzer for Speech Recognition With Wide- Range Q-Controllable Bandpass Rectifier",
        "volume": "33",
        "issue": "2",
        "startPage": "315",
        "endPage": "325",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088617427,
                "preferredName": "Shiro Dosho",
                "firstName": "Shiro",
                "lastName": "Dosho"
            },
            {
                "id": 37086120926,
                "preferredName": "Ludovico Minati",
                "firstName": "Ludovico",
                "lastName": "Minati"
            },
            {
                "id": 37089924736,
                "preferredName": "Kazuki Maari",
                "firstName": "Kazuki",
                "lastName": "Maari"
            },
            {
                "id": 237317888595803,
                "preferredName": "Shungo Ohkubo",
                "firstName": "Shungo",
                "lastName": "Ohkubo"
            },
            {
                "id": 37279184000,
                "preferredName": "Hiroyuki Ito",
                "firstName": "Hiroyuki",
                "lastName": "Ito"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3540106",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10905040",
        "articleTitle": "A Low-Ripple DIDO DC–DC Hybrid Interface With Optimal-Hysteresis-Controlled MPPT for TEH",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086886201,
                "preferredName": "Xufeng Liao",
                "firstName": "Xufeng",
                "lastName": "Liao"
            },
            {
                "id": 37089654255,
                "preferredName": "Jiabin Wang",
                "firstName": "Jiabin",
                "lastName": "Wang"
            },
            {
                "id": 37089510851,
                "preferredName": "Peiyuan Fu",
                "firstName": "Peiyuan",
                "lastName": "Fu"
            },
            {
                "id": 662879488855572,
                "preferredName": "Yu Du",
                "firstName": "Yu",
                "lastName": "Du"
            },
            {
                "id": 37085867017,
                "preferredName": "Lianxi Liu",
                "firstName": "Lianxi",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3529699",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10851388",
        "articleTitle": "A Chiplet Platform for Intelligent Radar/Sonar Leveraging Domain-Specific Reusable Active Interposer",
        "volume": "33",
        "issue": "4",
        "startPage": "903",
        "endPage": "915",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 524753357975218,
                "preferredName": "Yafei Liu",
                "firstName": "Yafei",
                "lastName": "Liu"
            },
            {
                "id": 37089518749,
                "preferredName": "Dejian Li",
                "firstName": "Dejian",
                "lastName": "Li"
            },
            {
                "id": 38240217700,
                "preferredName": "Zheng Yang",
                "firstName": "Zheng",
                "lastName": "Yang"
            },
            {
                "id": 37086160107,
                "preferredName": "Chaoqin Zhang",
                "firstName": "Chaoqin",
                "lastName": "Zhang"
            },
            {
                "id": 37087343897,
                "preferredName": "Yunlai Zhang",
                "firstName": "Yunlai",
                "lastName": "Zhang"
            },
            {
                "id": 37600373800,
                "preferredName": "Xiangyu Li",
                "firstName": "Xiangyu",
                "lastName": "Li"
            },
            {
                "id": 37087746648,
                "preferredName": "Mingwei Cao",
                "firstName": "Mingwei",
                "lastName": "Cao"
            },
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3521394",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10891373",
        "articleTitle": "ISARA: An Island-Style Systolic Array Reconfigurable Accelerator Based on Memristors for Deep Neural Networks",
        "volume": "33",
        "issue": "4",
        "startPage": "963",
        "endPage": "975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089504902,
                "preferredName": "Fan Yang",
                "firstName": "Fan",
                "lastName": "Yang"
            },
            {
                "id": 37089997440,
                "preferredName": "Nan Li",
                "firstName": "Nan",
                "lastName": "Li"
            },
            {
                "id": 37089690484,
                "preferredName": "Letian Wang",
                "firstName": "Letian",
                "lastName": "Wang"
            },
            {
                "id": 37089993361,
                "preferredName": "Pinfeng Jiang",
                "firstName": "Pinfeng",
                "lastName": "Jiang"
            },
            {
                "id": 37085359195,
                "preferredName": "Xiangshui Miao",
                "firstName": "Xiangshui",
                "lastName": "Miao"
            },
            {
                "id": 37407479800,
                "preferredName": "Xingsheng Wang",
                "firstName": "Xingsheng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3462955",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10695040",
        "articleTitle": "MBSNTT: A Highly Parallel Digital In-Memory Bit-Serial Number Theoretic Transform Accelerator",
        "volume": "33",
        "issue": "2",
        "startPage": "537",
        "endPage": "545",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088920329,
                "preferredName": "Akhil Pakala",
                "firstName": "Akhil",
                "lastName": "Pakala"
            },
            {
                "id": 37088873019,
                "preferredName": "Zhiyu Chen",
                "firstName": "Zhiyu",
                "lastName": "Chen"
            },
            {
                "id": 37085386877,
                "preferredName": "Kaiyuan Yang",
                "firstName": "Kaiyuan",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3464870",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10701060",
        "articleTitle": "An End-to-End Bundled-Data Asynchronous Circuits Design Flow: From RTL to GDS",
        "volume": "33",
        "issue": "1",
        "startPage": "154",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087984325,
                "preferredName": "Jinghai Wang",
                "firstName": "Jinghai",
                "lastName": "Wang"
            },
            {
                "id": 37088214296,
                "preferredName": "Shanlin Xiao",
                "firstName": "Shanlin",
                "lastName": "Xiao"
            },
            {
                "id": 37089334823,
                "preferredName": "Jilong Luo",
                "firstName": "Jilong",
                "lastName": "Luo"
            },
            {
                "id": 847402541266539,
                "preferredName": "Bo Li",
                "firstName": "Bo",
                "lastName": "Li"
            },
            {
                "id": 37089759334,
                "preferredName": "Lingfeng Zhou",
                "firstName": "Lingfeng",
                "lastName": "Zhou"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3478846",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10735253",
        "articleTitle": "Electrical and Thermal Characteristics Optimization in Interposer-Based 2.5-D Integrated Circuits",
        "volume": "33",
        "issue": "3",
        "startPage": "627",
        "endPage": "637",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089246264,
                "preferredName": "Changle Zhi",
                "firstName": "Changle",
                "lastName": "Zhi"
            },
            {
                "id": 37419280600,
                "preferredName": "Gang Dong",
                "firstName": "Gang",
                "lastName": "Dong"
            },
            {
                "id": 37086660092,
                "preferredName": "Deguang Yang",
                "firstName": "Deguang",
                "lastName": "Yang"
            },
            {
                "id": 355857495696984,
                "preferredName": "Daihang Liu",
                "firstName": "Daihang",
                "lastName": "Liu"
            },
            {
                "id": 775818890758383,
                "preferredName": "Yinghao Feng",
                "firstName": "Yinghao",
                "lastName": "Feng"
            },
            {
                "id": 37089235861,
                "preferredName": "Yang Wang",
                "firstName": "Yang",
                "lastName": "Wang"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3528244",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10871186",
        "articleTitle": "A Flexible DA-Based Architecture for Computation of Inner Product of Variable Vectors",
        "volume": "33",
        "issue": "4",
        "startPage": "953",
        "endPage": "962",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089990918,
                "preferredName": "Anil Kali",
                "firstName": "Anil",
                "lastName": "Kali"
            },
            {
                "id": 37399286800,
                "preferredName": "Samrat L. Sabat",
                "firstName": "Samrat L.",
                "lastName": "Sabat"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod",
                "lastName": "Kumar Meher"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3522326",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10843963",
        "articleTitle": "FAMS: A FrAmework of Memory-Centric Mapping for DNNs on Systolic Array Accelerators",
        "volume": "33",
        "issue": "4",
        "startPage": "976",
        "endPage": "989",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089966633,
                "preferredName": "Hao Sun",
                "firstName": "Hao",
                "lastName": "Sun"
            },
            {
                "id": 37086215228,
                "preferredName": "Junzhong Shen",
                "firstName": "Junzhong",
                "lastName": "Shen"
            },
            {
                "id": 38474057500,
                "preferredName": "Tian Zhang",
                "firstName": "Tian",
                "lastName": "Zhang"
            },
            {
                "id": 37088149393,
                "preferredName": "Zhongyi Tang",
                "firstName": "Zhongyi",
                "lastName": "Tang"
            },
            {
                "id": 37086459692,
                "preferredName": "Changwu Zhang",
                "firstName": "Changwu",
                "lastName": "Zhang"
            },
            {
                "id": 37089413642,
                "preferredName": "Yuhang Li",
                "firstName": "Yuhang",
                "lastName": "Li"
            },
            {
                "id": 37087030938,
                "preferredName": "Yang Shi",
                "firstName": "Yang",
                "lastName": "Shi"
            },
            {
                "id": 37405272000,
                "preferredName": "Hengzhu Liu",
                "firstName": "Hengzhu",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3446235",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10665994",
        "articleTitle": "ReAdapt-II: Energy-Quality Optimizations for VLSI Adaptive Filters Through Automatic Reconfiguration and Built-In Iterative Dividers",
        "volume": "33",
        "issue": "2",
        "startPage": "558",
        "endPage": "562",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087319600,
                "preferredName": "Pedro T. L. Pereira",
                "firstName": "Pedro T. L.",
                "lastName": "Pereira"
            },
            {
                "id": 535165205960820,
                "preferredName": "Patrícia Ucker L. Costa",
                "firstName": "Patrícia Ucker L.",
                "lastName": "Costa"
            },
            {
                "id": 37276140200,
                "preferredName": "Eduardo da Costa",
                "firstName": "Eduardo",
                "lastName": "da Costa"
            },
            {
                "id": 37368953600,
                "preferredName": "Paulo Flores",
                "firstName": "Paulo",
                "lastName": "Flores"
            },
            {
                "id": 37265059600,
                "preferredName": "Sergio Bampi",
                "firstName": "Sergio",
                "lastName": "Bampi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3445631",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10677355",
        "articleTitle": "CR-DRAM: Improving DRAM Refresh Energy Efficiency With Inter-Subarray Charge Recycling",
        "volume": "33",
        "issue": "1",
        "startPage": "21",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089227411,
                "preferredName": "Haitao Du",
                "firstName": "Haitao",
                "lastName": "Du"
            },
            {
                "id": 37089026513,
                "preferredName": "Hairui Zhu",
                "firstName": "Hairui",
                "lastName": "Zhu"
            },
            {
                "id": 37086011278,
                "preferredName": "Song Chen",
                "firstName": "Song",
                "lastName": "Chen"
            },
            {
                "id": 37087467395,
                "preferredName": "Yi Kang",
                "firstName": "Yi",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539445",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10893701",
        "articleTitle": "MSDF-Based MAC for Energy-Efficient Neural Networks",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087049522,
                "preferredName": "Sahar Moradi Cherati",
                "firstName": "Sahar Moradi",
                "lastName": "Cherati"
            },
            {
                "id": 37089192342,
                "preferredName": "Mohsen Barzegar",
                "firstName": "Mohsen",
                "lastName": "Barzegar"
            },
            {
                "id": 37265872100,
                "preferredName": "Leonel Sousa",
                "firstName": "Leonel",
                "lastName": "Sousa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3467148",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10720515",
        "articleTitle": "Bandwidth-Latency-Thermal Co-Optimization of Interconnect-Dominated Many-Core 3D-IC",
        "volume": "33",
        "issue": "2",
        "startPage": "346",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089794765,
                "preferredName": "Sudipta Das",
                "firstName": "Sudipta",
                "lastName": "Das"
            },
            {
                "id": 37088526848,
                "preferredName": "Samuel Riedel",
                "firstName": "Samuel",
                "lastName": "Riedel"
            },
            {
                "id": 37089888833,
                "preferredName": "Mohamed Naeim",
                "firstName": "Mohamed",
                "lastName": "Naeim"
            },
            {
                "id": 37088926446,
                "preferredName": "Moritz Brunion",
                "firstName": "Moritz",
                "lastName": "Brunion"
            },
            {
                "id": 37089740925,
                "preferredName": "Marco Bertuletti",
                "firstName": "Marco",
                "lastName": "Bertuletti"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            },
            {
                "id": 996418478731899,
                "preferredName": "Julien Ryckaert",
                "firstName": "Julien",
                "lastName": "Ryckaert"
            },
            {
                "id": 592424277508856,
                "preferredName": "James Myers",
                "firstName": "James",
                "lastName": "Myers"
            },
            {
                "id": 38526500500,
                "preferredName": "Dwaipayan Biswas",
                "firstName": "Dwaipayan",
                "lastName": "Biswas"
            },
            {
                "id": 960692772582037,
                "preferredName": "Dragomir Milojevic",
                "firstName": "Dragomir",
                "lastName": "Milojevic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3518512",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10814652",
        "articleTitle": "Single-Ended/Differential Wideband Track-and-Hold Amplifier in 22-nm FD-SOI CMOS Process",
        "volume": "33",
        "issue": "4",
        "startPage": "942",
        "endPage": "952",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086610640,
                "preferredName": "Zixian Zheng",
                "firstName": "Zixian",
                "lastName": "Zheng"
            },
            {
                "id": 37292423700,
                "preferredName": "Wei Shu",
                "firstName": "Wei",
                "lastName": "Shu"
            },
            {
                "id": 37280551800,
                "preferredName": "Joseph S. Chang",
                "firstName": "Joseph S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3526973",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10854884",
        "articleTitle": "Reconfigurable 10T SRAM for Energy-Efficient CAM Operation and In-Memory Computing",
        "volume": "33",
        "issue": "4",
        "startPage": "1065",
        "endPage": "1072",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087402619,
                "preferredName": "Zhang Zhang",
                "firstName": "Zhang",
                "lastName": "Zhang"
            },
            {
                "id": 37087014038,
                "preferredName": "Zhihao Chen",
                "firstName": "Zhihao",
                "lastName": "Chen"
            },
            {
                "id": 37088039830,
                "preferredName": "Jiedong Wang",
                "firstName": "Jiedong",
                "lastName": "Wang"
            },
            {
                "id": 37589283000,
                "preferredName": "Guangjun Xie",
                "firstName": "Guangjun",
                "lastName": "Xie"
            },
            {
                "id": 37089579613,
                "preferredName": "Gang Liu",
                "firstName": "Gang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3504513",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10777852",
        "articleTitle": "MCM-SR: Multiple Constant Multiplication-Based CNN Streaming Hardware Architecture for Super-Resolution",
        "volume": "33",
        "issue": "1",
        "startPage": "75",
        "endPage": "87",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088903925,
                "preferredName": "Seung-Hwan Bae",
                "firstName": "Seung-Hwan",
                "lastName": "Bae"
            },
            {
                "id": 37280120400,
                "preferredName": "Hyuk-Jae Lee",
                "firstName": "Hyuk-Jae",
                "lastName": "Lee"
            },
            {
                "id": 38581306900,
                "preferredName": "Hyun Kim",
                "firstName": "Hyun",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545635",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10934974",
        "articleTitle": "A 28-nm 9T1C SRAM-Based CIM Macro With Hierarchical Capacitance Weighting and Two-Step Capacitive Comparison ADCs for CNNs",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 509103221786239,
                "preferredName": "Runru Yu",
                "firstName": "Runru",
                "lastName": "Yu"
            },
            {
                "id": 37089398787,
                "preferredName": "Yunhao Li",
                "firstName": "Yunhao",
                "lastName": "Li"
            },
            {
                "id": 487971957641757,
                "preferredName": "Miao Long",
                "firstName": "Miao",
                "lastName": "Long"
            },
            {
                "id": 37086337999,
                "preferredName": "Yu Liu",
                "firstName": "Yu",
                "lastName": "Liu"
            },
            {
                "id": 733137758214508,
                "preferredName": "Jianxing Zhou",
                "firstName": "Jianxing",
                "lastName": "Zhou"
            },
            {
                "id": 37090022553,
                "preferredName": "Da Huo",
                "firstName": "Da",
                "lastName": "Huo"
            },
            {
                "id": 546494941247507,
                "preferredName": "Qingchuan Zhu",
                "firstName": "Qingchuan",
                "lastName": "Zhu"
            },
            {
                "id": 37089367918,
                "preferredName": "Yue Zhao",
                "firstName": "Yue",
                "lastName": "Zhao"
            },
            {
                "id": 167815306180221,
                "preferredName": "Lintao Chen",
                "firstName": "Lintao",
                "lastName": "Chen"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37088812032,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 239992055053960,
                "preferredName": "Chenghu Dai",
                "firstName": "Chenghu",
                "lastName": "Dai"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3500575",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10766899",
        "articleTitle": "Securet3d: An Adaptive, Secure, and Fault-Tolerant Aware Routing Algorithm for Vertically–Partially Connected 3D-NoC",
        "volume": "33",
        "issue": "1",
        "startPage": "275",
        "endPage": "287",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088962752,
                "preferredName": "Alexandre Almeida da Silva",
                "firstName": "Alexandre",
                "lastName": "Almeida da Silva"
            },
            {
                "id": 543262796154748,
                "preferredName": "Lucas Nogueira",
                "firstName": "Lucas",
                "lastName": "Nogueira"
            },
            {
                "id": 37086016737,
                "preferredName": "Alexandre Coelho",
                "firstName": "Alexandre",
                "lastName": "Coelho"
            },
            {
                "id": 37085475419,
                "preferredName": "Jarbas A. N. Silveira",
                "firstName": "Jarbas A. N.",
                "lastName": "Silveira"
            },
            {
                "id": 37277771900,
                "preferredName": "César Marcon",
                "firstName": "César",
                "lastName": "Marcon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3447111",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10659712",
        "articleTitle": "A 0.05–1.5-GHz PVT-Insensitive Digital-to-Time Converter for QKD Applications",
        "volume": "33",
        "issue": "1",
        "startPage": "35",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086267388,
                "preferredName": "Haiyue Yan",
                "firstName": "Haiyue",
                "lastName": "Yan"
            },
            {
                "id": 37086266156,
                "preferredName": "Yan Ye",
                "firstName": "Yan",
                "lastName": "Ye"
            },
            {
                "id": 37597581600,
                "preferredName": "Wenjia Li",
                "firstName": "Wenjia",
                "lastName": "Li"
            },
            {
                "id": 37592488500,
                "preferredName": "Xuefei Bai",
                "firstName": "Xuefei",
                "lastName": "Bai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3528320",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10848525",
        "articleTitle": "Protecting Analog Circuits Using Switch Mode Time Domain Locking",
        "volume": "33",
        "issue": "4",
        "startPage": "916",
        "endPage": "928",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085488149,
                "preferredName": "Utkarsh Kumar",
                "firstName": "Utkarsh",
                "lastName": "Kumar"
            },
            {
                "id": 38581085400,
                "preferredName": "Sudhanshu Khanna",
                "firstName": "Sudhanshu",
                "lastName": "Khanna"
            },
            {
                "id": 37088492602,
                "preferredName": "Ankit Mittal",
                "firstName": "Ankit",
                "lastName": "Mittal"
            },
            {
                "id": 38235367800,
                "preferredName": "Aatmesh Shrivastava",
                "firstName": "Aatmesh",
                "lastName": "Shrivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3463696",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10706624",
        "articleTitle": "Analysis and Design of Ripple-Free Bandgap Reference Circuit With p-n-p Bipolars",
        "volume": "33",
        "issue": "3",
        "startPage": "697",
        "endPage": "706",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087984917,
                "preferredName": "Srishti Agrawal",
                "firstName": "Srishti",
                "lastName": "Agrawal"
            },
            {
                "id": 37085529422,
                "preferredName": "Rakesh Kumar Palani",
                "firstName": "Rakesh Kumar",
                "lastName": "Palani"
            },
            {
                "id": 37089610484,
                "preferredName": "Sweta Tripathi",
                "firstName": "Sweta",
                "lastName": "Tripathi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539826",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10905048",
        "articleTitle": "A Robust Computing-in-Memory Macro With 2T1R1C Cells and Reused Capacitors for Successive-Approximation ADC",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089330089,
                "preferredName": "Rui Xiao",
                "firstName": "Rui",
                "lastName": "Xiao"
            },
            {
                "id": 835040492112317,
                "preferredName": "Minghan Jiang",
                "firstName": "Minghan",
                "lastName": "Jiang"
            },
            {
                "id": 37089768000,
                "preferredName": "Xinran Li",
                "firstName": "Xinran",
                "lastName": "Li"
            },
            {
                "id": 37292089400,
                "preferredName": "Haibin Shen",
                "firstName": "Haibin",
                "lastName": "Shen"
            },
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3477632",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10731937",
        "articleTitle": "A 4.2-to-0.5-V, 0.8-μA–0.8-mA, Power-Efficient Three-Level SIMO Buck Converter for a Quad-Voltage RISC-V Microprocessor",
        "volume": "33",
        "issue": "1",
        "startPage": "193",
        "endPage": "206",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086918281,
                "preferredName": "Dongkwun Kim",
                "firstName": "Dongkwun",
                "lastName": "Kim"
            },
            {
                "id": 37090033350,
                "preferredName": "Zhaoqing Wang",
                "firstName": "Zhaoqing",
                "lastName": "Wang"
            },
            {
                "id": 37089571336,
                "preferredName": "Paul Xuanyuanliang Huang",
                "firstName": "Paul Xuanyuanliang",
                "lastName": "Huang"
            },
            {
                "id": 37086059055,
                "preferredName": "Pavan Kumar Chundi",
                "firstName": "Pavan Kumar",
                "lastName": "Chundi"
            },
            {
                "id": 37086345486,
                "preferredName": "Suhwan Kim",
                "firstName": "Suhwan",
                "lastName": "Kim"
            },
            {
                "id": 37072539100,
                "preferredName": "Andrés A. Blanco",
                "firstName": "Andrés A.",
                "lastName": "Blanco"
            },
            {
                "id": 37272602000,
                "preferredName": "Ram K. Krishnamurthy",
                "firstName": "Ram K.",
                "lastName": "Krishnamurthy"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3519262",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10814689",
        "articleTitle": "Efficient Pipelined Hardware Architecture for Depth-Map-Based Image Dehazing System",
        "volume": "33",
        "issue": "4",
        "startPage": "1082",
        "endPage": "1093",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086369529,
                "preferredName": "K. Vidyamol",
                "firstName": "K.",
                "lastName": "Vidyamol"
            },
            {
                "id": 37089266992,
                "preferredName": "M. Surya Prakash",
                "firstName": "M. Surya",
                "lastName": "Prakash"
            },
            {
                "id": 38482681600,
                "preferredName": "Praveen Sankaran",
                "firstName": "Praveen",
                "lastName": "Sankaran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3529954",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10856711",
        "articleTitle": "FPGA Implementation of Staged Projection Refining Multiple Orthogonal Matching Pursuit Algorithm for Compressed Sensing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406047200,
                "preferredName": "Sujuan Liu",
                "firstName": "Sujuan",
                "lastName": "Liu"
            },
            {
                "id": 37089345909,
                "preferredName": "Yichen Liang",
                "firstName": "Yichen",
                "lastName": "Liang"
            },
            {
                "id": 37089827042,
                "preferredName": "Zixing Zhang",
                "firstName": "Zixing",
                "lastName": "Zhang"
            },
            {
                "id": 37593432600,
                "preferredName": "Peiyuan Wan",
                "firstName": "Peiyuan",
                "lastName": "Wan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3462507",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10701033",
        "articleTitle": "PIPECIM: Energy-Efficient Pipelined Computing-in-Memory Computation Engine With Sparsity-Aware Technique",
        "volume": "33",
        "issue": "2",
        "startPage": "525",
        "endPage": "536",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090004817,
                "preferredName": "Yuanbo Wang",
                "firstName": "Yuanbo",
                "lastName": "Wang"
            },
            {
                "id": 37085833533,
                "preferredName": "Liang Chang",
                "firstName": "Liang",
                "lastName": "Chang"
            },
            {
                "id": 37088687291,
                "preferredName": "Jingke Wang",
                "firstName": "Jingke",
                "lastName": "Wang"
            },
            {
                "id": 37089803982,
                "preferredName": "Pan Zhao",
                "firstName": "Pan",
                "lastName": "Zhao"
            },
            {
                "id": 37090012264,
                "preferredName": "Jiahao Zeng",
                "firstName": "Jiahao",
                "lastName": "Zeng"
            },
            {
                "id": 37089961207,
                "preferredName": "Xin Zhao",
                "firstName": "Xin",
                "lastName": "Zhao"
            },
            {
                "id": 37089910950,
                "preferredName": "Wuyang Hao",
                "firstName": "Wuyang",
                "lastName": "Hao"
            },
            {
                "id": 37288729800,
                "preferredName": "Liang Zhou",
                "firstName": "Liang",
                "lastName": "Zhou"
            },
            {
                "id": 37088908027,
                "preferredName": "Haining Tan",
                "firstName": "Haining",
                "lastName": "Tan"
            },
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37089227803,
                "preferredName": "Jun Zhou",
                "firstName": "Jun",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3540116",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10900603",
        "articleTitle": "A Nanopower EEG Low-Pass Filter Using Current-Sharing Vertical Differential Pairs",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 516865028554299,
                "preferredName": "Prajuab Pawarangkoon",
                "firstName": "Prajuab",
                "lastName": "Pawarangkoon"
            },
            {
                "id": 37087797939,
                "preferredName": "Rafidah Ahmad",
                "firstName": "Rafidah",
                "lastName": "Ahmad"
            },
            {
                "id": 38575363400,
                "preferredName": "Ruhaifi Abdullah Zawawi",
                "firstName": "Ruhaifi Abdullah",
                "lastName": "Zawawi"
            },
            {
                "id": 37604917000,
                "preferredName": "Asrulnizam Abd Manaf",
                "firstName": "Asrulnizam Abd",
                "lastName": "Manaf"
            },
            {
                "id": 658537255477641,
                "preferredName": "Wanlop Surakampontorn",
                "firstName": "Wanlop",
                "lastName": "Surakampontorn"
            },
            {
                "id": 37569909800,
                "preferredName": "Surachoke Thanapitak",
                "firstName": "Surachoke",
                "lastName": "Thanapitak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3496751",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10757308",
        "articleTitle": "FPGA-Based Low-Bit and Lightweight Fast Light Field Depth Estimation",
        "volume": "33",
        "issue": "1",
        "startPage": "88",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089086280,
                "preferredName": "Jie Li",
                "firstName": "Jie",
                "lastName": "Li"
            },
            {
                "id": 514336427790634,
                "preferredName": "Chuanlun Zhang",
                "firstName": "Chuanlun",
                "lastName": "Zhang"
            },
            {
                "id": 37089669256,
                "preferredName": "Wenxuan Yang",
                "firstName": "Wenxuan",
                "lastName": "Yang"
            },
            {
                "id": 541140920346498,
                "preferredName": "Heng Li",
                "firstName": "Heng",
                "lastName": "Li"
            },
            {
                "id": 164851219370253,
                "preferredName": "Xiaoyan Wang",
                "firstName": "Xiaoyan",
                "lastName": "Wang"
            },
            {
                "id": 37087469102,
                "preferredName": "Chuanjun Zhao",
                "firstName": "Chuanjun",
                "lastName": "Zhao"
            },
            {
                "id": 37087129928,
                "preferredName": "Shuangli Du",
                "firstName": "Shuangli",
                "lastName": "Du"
            },
            {
                "id": 37086141877,
                "preferredName": "Yiguang Liu",
                "firstName": "Yiguang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3519748",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10816728",
        "articleTitle": "High-Reliability and High-Throughput CIM 10T-SRAM for Multiplication and Accumulation Operations With 274.3 GOPS and 200–237.5 TOPS/W",
        "volume": "33",
        "issue": "4",
        "startPage": "1073",
        "endPage": "1081",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086320144,
                "preferredName": "Wenjuan Lu",
                "firstName": "Wenjuan",
                "lastName": "Lu"
            },
            {
                "id": 586680845222920,
                "preferredName": "Lubin Xiang",
                "firstName": "Lubin",
                "lastName": "Xiang"
            },
            {
                "id": 37089724394,
                "preferredName": "Ling Wang",
                "firstName": "Ling",
                "lastName": "Wang"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 239992055053960,
                "preferredName": "Chenghu Dai",
                "firstName": "Chenghu",
                "lastName": "Dai"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3443834",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10648661",
        "articleTitle": "Detect and Replace: Efficient Soft Error Protection of FPGA-Based CNN Accelerators",
        "volume": "33",
        "issue": "1",
        "startPage": "66",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073332000,
                "preferredName": "Zhen Gao",
                "firstName": "Zhen",
                "lastName": "Gao"
            },
            {
                "id": 965024677655595,
                "preferredName": "Yanmao Qi",
                "firstName": "Yanmao",
                "lastName": "Qi"
            },
            {
                "id": 37089652746,
                "preferredName": "Jinchang Shi",
                "firstName": "Jinchang",
                "lastName": "Shi"
            },
            {
                "id": 37087073146,
                "preferredName": "Qiang Liu",
                "firstName": "Qiang",
                "lastName": "Liu"
            },
            {
                "id": 37088350982,
                "preferredName": "Guangjun Ge",
                "firstName": "Guangjun",
                "lastName": "Ge"
            },
            {
                "id": 37293645500,
                "preferredName": "Yu Wang",
                "firstName": "Yu",
                "lastName": "Wang"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3530785",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10879134",
        "articleTitle": "Strassen Multisystolic Array Hardware Architectures",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088213395,
                "preferredName": "Trevor E. Pogue",
                "firstName": "Trevor E.",
                "lastName": "Pogue"
            },
            {
                "id": 37275575300,
                "preferredName": "Nicola Nicolici",
                "firstName": "Nicola",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3529690",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10855161",
        "articleTitle": "An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 877835950721816,
                "preferredName": "Yuzhou Dai",
                "firstName": "Yuzhou",
                "lastName": "Dai"
            },
            {
                "id": 37085636945,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 725571351356665,
                "preferredName": "Lin Shi",
                "firstName": "Lin",
                "lastName": "Shi"
            },
            {
                "id": 37090001560,
                "preferredName": "Qitao Li",
                "firstName": "Qitao",
                "lastName": "Li"
            },
            {
                "id": 37089840052,
                "preferredName": "Zhuolun Wu",
                "firstName": "Zhuolun",
                "lastName": "Wu"
            },
            {
                "id": 38240118000,
                "preferredName": "Yanyan Liu",
                "firstName": "Yanyan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3515113",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10804689",
        "articleTitle": "VCNPU: An Algorithm-Hardware Co-Optimized Framework for Accelerating Neural Video Compression",
        "volume": "33",
        "issue": "4",
        "startPage": "1014",
        "endPage": "1027",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089567825,
                "preferredName": "Siyu Zhang",
                "firstName": "Siyu",
                "lastName": "Zhang"
            },
            {
                "id": 37086884891,
                "preferredName": "Wendong Mao",
                "firstName": "Wendong",
                "lastName": "Mao"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3472270",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10718352",
        "articleTitle": "Edge PoolFormer: Modeling and Training of PoolFormer Network on RRAM Crossbar for Edge-AI Applications",
        "volume": "33",
        "issue": "2",
        "startPage": "384",
        "endPage": "394",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088391351,
                "preferredName": "Tiancheng Cao",
                "firstName": "Tiancheng",
                "lastName": "Cao"
            },
            {
                "id": 37089316456,
                "preferredName": "Weihao Yu",
                "firstName": "Weihao",
                "lastName": "Yu"
            },
            {
                "id": 37537325800,
                "preferredName": "Yuan Gao",
                "firstName": "Yuan",
                "lastName": "Gao"
            },
            {
                "id": 37088539350,
                "preferredName": "Chen Liu",
                "firstName": "Chen",
                "lastName": "Liu"
            },
            {
                "id": 37088524953,
                "preferredName": "Tantan Zhang",
                "firstName": "Tantan",
                "lastName": "Zhang"
            },
            {
                "id": 37272225300,
                "preferredName": "Shuicheng Yan",
                "firstName": "Shuicheng",
                "lastName": "Yan"
            },
            {
                "id": 37282097000,
                "preferredName": "Wang Ling Goh",
                "firstName": "Wang Ling",
                "lastName": "Goh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3480958",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10737881",
        "articleTitle": "A Programmable and Reconfigurable CMOS Analog Hopfield Network for NP-Hard Problems",
        "volume": "33",
        "issue": "3",
        "startPage": "821",
        "endPage": "830",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 489503719693893,
                "preferredName": "Pranav O. Mathews",
                "firstName": "Pranav O.",
                "lastName": "Mathews"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer O. Hasler",
                "firstName": "Jennifer O.",
                "lastName": "Hasler"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539676",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10905056",
        "articleTitle": "A 1-MS/s 64-Channel Data Acquisition System With Full-Scale Input Range for Area-Sensitive Application Achieved 165.3-dB FoMS/Ch",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089594164,
                "preferredName": "Runkun Zhu",
                "firstName": "Runkun",
                "lastName": "Zhu"
            },
            {
                "id": 37089580261,
                "preferredName": "Guangyi Chen",
                "firstName": "Guangyi",
                "lastName": "Chen"
            },
            {
                "id": 37086885394,
                "preferredName": "Xueyou Shi",
                "firstName": "Xueyou",
                "lastName": "Shi"
            },
            {
                "id": 37088600881,
                "preferredName": "Bowei An",
                "firstName": "Bowei",
                "lastName": "An"
            },
            {
                "id": 37089170809,
                "preferredName": "Fei Zhou",
                "firstName": "Fei",
                "lastName": "Zhou"
            },
            {
                "id": 37599053500,
                "preferredName": "Yacong Zhang",
                "firstName": "Yacong",
                "lastName": "Zhang"
            },
            {
                "id": 37421551200,
                "preferredName": "Wengao Lu",
                "firstName": "Wengao",
                "lastName": "Lu"
            },
            {
                "id": 37421294900,
                "preferredName": "Zhongjian Chen",
                "firstName": "Zhongjian",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3538883",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10893709",
        "articleTitle": "A Hierarchical 3-D Physical Design Method for Ultralarge-Scale Logic-on-Memory CGRA Chip",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089952100,
                "preferredName": "Zizheng Dong",
                "firstName": "Zizheng",
                "lastName": "Dong"
            },
            {
                "id": 37087202956,
                "preferredName": "Shuaipeng Li",
                "firstName": "Shuaipeng",
                "lastName": "Li"
            },
            {
                "id": 37090081180,
                "preferredName": "Weijia Zhu",
                "firstName": "Weijia",
                "lastName": "Zhu"
            },
            {
                "id": 37089963667,
                "preferredName": "Ang Li",
                "firstName": "Ang",
                "lastName": "Li"
            },
            {
                "id": 37596999900,
                "preferredName": "Qin Wang",
                "firstName": "Qin",
                "lastName": "Wang"
            },
            {
                "id": 37322547400,
                "preferredName": "Naifeng Jing",
                "firstName": "Naifeng",
                "lastName": "Jing"
            },
            {
                "id": 37594724800,
                "preferredName": "Weiguang Sheng",
                "firstName": "Weiguang",
                "lastName": "Sheng"
            },
            {
                "id": 37279089400,
                "preferredName": "Jianfei Jiang",
                "firstName": "Jianfei",
                "lastName": "Jiang"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3449567",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10666884",
        "articleTitle": "Multiobjective Optimization of Class-F Oscillators",
        "volume": "33",
        "issue": "2",
        "startPage": "303",
        "endPage": "314",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 576123631151192,
                "preferredName": "Zhan Qu",
                "firstName": "Zhan",
                "lastName": "Qu"
            },
            {
                "id": 37089674444,
                "preferredName": "Zhenjiao Chen",
                "firstName": "Zhenjiao",
                "lastName": "Chen"
            },
            {
                "id": 604069320863814,
                "preferredName": "Xingqiang Shi",
                "firstName": "Xingqiang",
                "lastName": "Shi"
            },
            {
                "id": 37089750055,
                "preferredName": "Ya Zhao",
                "firstName": "Ya",
                "lastName": "Zhao"
            },
            {
                "id": 37086041055,
                "preferredName": "Guohe Zhang",
                "firstName": "Guohe",
                "lastName": "Zhang"
            },
            {
                "id": 37086267976,
                "preferredName": "Feng Liang",
                "firstName": "Feng",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3544648",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10922763",
        "articleTitle": "A 57–71-GHz Beamforming Front-End With 6.6-dB NF and 13.9-dBm OP1 dB Using a Low-Loss Switchable Triple-Coil Transformer",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 810908535028081,
                "preferredName": "Jing Feng",
                "firstName": "Jing",
                "lastName": "Feng"
            },
            {
                "id": 37086592281,
                "preferredName": "Depeng Cheng",
                "firstName": "Depeng",
                "lastName": "Cheng"
            },
            {
                "id": 37089091564,
                "preferredName": "Xin Chen",
                "firstName": "Xin",
                "lastName": "Chen"
            },
            {
                "id": 202651372088800,
                "preferredName": "Lei Luo",
                "firstName": "Lei",
                "lastName": "Luo"
            },
            {
                "id": 37367563400,
                "preferredName": "Xuwei Li",
                "firstName": "Xuwei",
                "lastName": "Li"
            },
            {
                "id": 37085813018,
                "preferredName": "Long He",
                "firstName": "Long",
                "lastName": "He"
            },
            {
                "id": 37088432342,
                "preferredName": "Lin Lu",
                "firstName": "Lin",
                "lastName": "Lu"
            },
            {
                "id": 37086510859,
                "preferredName": "Xu Wu",
                "firstName": "Xu",
                "lastName": "Wu"
            },
            {
                "id": 37555552400,
                "preferredName": "Xiangning Fan",
                "firstName": "Xiangning",
                "lastName": "Fan"
            },
            {
                "id": 38494481700,
                "preferredName": "Lianming Li",
                "firstName": "Lianming",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3543445",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10909993",
        "articleTitle": "IoT–Edge Splitting With Pruned Early-Exit CNNs for Adaptive Inference",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "0",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086151120,
                "preferredName": "Guilherme Korol",
                "firstName": "Guilherme",
                "lastName": "Korol"
            },
            {
                "id": 37273037300,
                "preferredName": "Antonio Carlos Schneider Beck",
                "firstName": "Antonio Carlos Schneider",
                "lastName": "Beck"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3497166",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10759529",
        "articleTitle": "Efficient Hardware Accelerator Based on Medium Granularity Dataflow for SpTRSV",
        "volume": "33",
        "issue": "3",
        "startPage": "807",
        "endPage": "820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085414497,
                "preferredName": "Qian Chen",
                "firstName": "Qian",
                "lastName": "Chen"
            },
            {
                "id": 716634247023871,
                "preferredName": "Xiaofeng Yang",
                "firstName": "Xiaofeng",
                "lastName": "Yang"
            },
            {
                "id": 37422698800,
                "preferredName": "Shengli Lu",
                "firstName": "Shengli",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3510682",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10816701",
        "articleTitle": "Re-Pen: Reinforcement Learning-Enforced Penetration Testing for SoC Security Verification",
        "volume": "33",
        "issue": "3",
        "startPage": "853",
        "endPage": "866",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088378293,
                "preferredName": "Hasan Al Shaikh",
                "firstName": "Hasan Al",
                "lastName": "Shaikh"
            },
            {
                "id": 37089931464,
                "preferredName": "Shuvagata Saha",
                "firstName": "Shuvagata",
                "lastName": "Saha"
            },
            {
                "id": 37086278312,
                "preferredName": "Kimia Zamiri Azar",
                "firstName": "Kimia",
                "lastName": "Zamiri Azar"
            },
            {
                "id": 37074525400,
                "preferredName": "Farimah Farahmandi",
                "firstName": "Farimah",
                "lastName": "Farahmandi"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37085675516,
                "preferredName": "Fahim Rahman",
                "firstName": "Fahim",
                "lastName": "Rahman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3488042",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10745739",
        "articleTitle": "Falcon: A Fused-Layer Accelerator With Layer-Wise Hybrid Inference Flow for Computational Imaging CNNs",
        "volume": "33",
        "issue": "3",
        "startPage": "720",
        "endPage": "732",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089514593,
                "preferredName": "Yong-Tai Chen",
                "firstName": "Yong-Tai",
                "lastName": "Chen"
            },
            {
                "id": 37089006903,
                "preferredName": "Yen-Ting Chiu",
                "firstName": "Yen-Ting",
                "lastName": "Chiu"
            },
            {
                "id": 37090086799,
                "preferredName": "Hao-Jiun Tu",
                "firstName": "Hao-Jiun",
                "lastName": "Tu"
            },
            {
                "id": 37085509027,
                "preferredName": "Chao-Tsung Huang",
                "firstName": "Chao-Tsung",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3545866",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10929074",
        "articleTitle": "An RRAM Digital Computing-in-Memory Macro With Dual-Mode Multiplication and Maximum Value Rounding Adder Tree",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088852281,
                "preferredName": "Wang Ye",
                "firstName": "Wang",
                "lastName": "Ye"
            },
            {
                "id": 37089645607,
                "preferredName": "Hanghang Gao",
                "firstName": "Hanghang",
                "lastName": "Gao"
            },
            {
                "id": 37089643790,
                "preferredName": "Zhidao Zhou",
                "firstName": "Zhidao",
                "lastName": "Zhou"
            },
            {
                "id": 37088852356,
                "preferredName": "Linfang Wang",
                "firstName": "Linfang",
                "lastName": "Wang"
            },
            {
                "id": 37089649266,
                "preferredName": "Weizeng Li",
                "firstName": "Weizeng",
                "lastName": "Li"
            },
            {
                "id": 921001443271474,
                "preferredName": "Zhi Li",
                "firstName": "Zhi",
                "lastName": "Li"
            },
            {
                "id": 37085863395,
                "preferredName": "Jinshan Yue",
                "firstName": "Jinshan",
                "lastName": "Yue"
            },
            {
                "id": 37085428483,
                "preferredName": "Xiaoxin Xu",
                "firstName": "Xiaoxin",
                "lastName": "Xu"
            },
            {
                "id": 38466446200,
                "preferredName": "Jianguo Yang",
                "firstName": "Jianguo",
                "lastName": "Yang"
            },
            {
                "id": 37088930993,
                "preferredName": "Hongyang Hu",
                "firstName": "Hongyang",
                "lastName": "Hu"
            },
            {
                "id": 37086279380,
                "preferredName": "Chunmeng Dou",
                "firstName": "Chunmeng",
                "lastName": "Dou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3499955",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10767428",
        "articleTitle": "SPOT: Fast and Optimal Built-In Redundancy Analysis Using Smart Potential Case Collection",
        "volume": "33",
        "issue": "3",
        "startPage": "780",
        "endPage": "792",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086387211,
                "preferredName": "Donghyun Han",
                "firstName": "Donghyun",
                "lastName": "Han"
            },
            {
                "id": 37089163566,
                "preferredName": "Sunghoon Kim",
                "firstName": "Sunghoon",
                "lastName": "Kim"
            },
            {
                "id": 38239674500,
                "preferredName": "Dayoung Kim",
                "firstName": "Dayoung",
                "lastName": "Kim"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3438249",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10634299",
        "articleTitle": "Design of Low-Complexity Quantized Compressive Sensing Using Measurement Predictive Coding",
        "volume": "33",
        "issue": "1",
        "startPage": "288",
        "endPage": "292",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 595303897416446,
                "preferredName": "Lakshmi Bhanuprakash Reddy Konduru",
                "firstName": "Lakshmi",
                "lastName": "Bhanuprakash Reddy Konduru"
            },
            {
                "id": 37064529000,
                "preferredName": "Vikramkumar Pudi",
                "firstName": "Vikramkumar",
                "lastName": "Pudi"
            },
            {
                "id": 37085566713,
                "preferredName": "Balasubramanyam Appina",
                "firstName": "Balasubramanyam",
                "lastName": "Appina"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3453946",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10684787",
        "articleTitle": "A 0.4 V, 12.2 pW Leakage, 36.5 fJ/Step Switching Efficiency Data Retention Flip-Flop in 22 nm FDSOI",
        "volume": "33",
        "issue": "2",
        "startPage": "573",
        "endPage": "577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088658313,
                "preferredName": "Yuxin Ji",
                "firstName": "Yuxin",
                "lastName": "Ji"
            },
            {
                "id": 37087114583,
                "preferredName": "Yuhang Zhang",
                "firstName": "Yuhang",
                "lastName": "Zhang"
            },
            {
                "id": 37086275346,
                "preferredName": "Changyan Chen",
                "firstName": "Changyan",
                "lastName": "Chen"
            },
            {
                "id": 37087112327,
                "preferredName": "Jian Zhao",
                "firstName": "Jian",
                "lastName": "Zhao"
            },
            {
                "id": 37294560700,
                "preferredName": "Fakhrul Zaman Rokhani",
                "firstName": "Fakhrul",
                "lastName": "Zaman Rokhani"
            },
            {
                "id": 37271363500,
                "preferredName": "Yehea Ismail",
                "firstName": "Yehea",
                "lastName": "Ismail"
            },
            {
                "id": 37676359400,
                "preferredName": "Yongfu Li",
                "firstName": "Yongfu",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3466474",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10718356",
        "articleTitle": "Efficient ORBGRAND Implementation With Parallel Noise Sequence Generation",
        "volume": "33",
        "issue": "2",
        "startPage": "435",
        "endPage": "448",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088232737,
                "preferredName": "Chao Ji",
                "firstName": "Chao",
                "lastName": "Ji"
            },
            {
                "id": 37276505600,
                "preferredName": "Xiaohu You",
                "firstName": "Xiaohu",
                "lastName": "You"
            },
            {
                "id": 37085417787,
                "preferredName": "Chuan Zhang",
                "firstName": "Chuan",
                "lastName": "Zhang"
            },
            {
                "id": 38575411500,
                "preferredName": "Christoph Studer",
                "firstName": "Christoph",
                "lastName": "Studer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3530956",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10874156",
        "articleTitle": "A Model Splitting Approach to Improve Reliability and Accuracy for Alternate Test of Analog/Mixed-Signal Circuits",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090043633,
                "preferredName": "Jiaming Zhao",
                "firstName": "Jiaming",
                "lastName": "Zhao"
            },
            {
                "id": 37090036947,
                "preferredName": "Naixin Zhou",
                "firstName": "Naixin",
                "lastName": "Zhou"
            },
            {
                "id": 37090035069,
                "preferredName": "Shibo Chen",
                "firstName": "Shibo",
                "lastName": "Chen"
            },
            {
                "id": 38238806700,
                "preferredName": "Yijiu Zhao",
                "firstName": "Yijiu",
                "lastName": "Zhao"
            },
            {
                "id": 37086219503,
                "preferredName": "Guibing Zhu",
                "firstName": "Guibing",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3550786",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10937936",
        "articleTitle": "An Area and Energy-Efficient Systolic Array Accelerator Architecture for Deep Neural Networks Using Stochastic Computing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089495334,
                "preferredName": "Jingwei Zhu",
                "firstName": "Jingwei",
                "lastName": "Zhu"
            },
            {
                "id": 193550272648853,
                "preferredName": "Jingguo Wu",
                "firstName": "Jingguo",
                "lastName": "Wu"
            },
            {
                "id": 37089008306,
                "preferredName": "Zongru Yang",
                "firstName": "Zongru",
                "lastName": "Yang"
            },
            {
                "id": 37066881900,
                "preferredName": "Yu Jiang",
                "firstName": "Yu",
                "lastName": "Jiang"
            },
            {
                "id": 37539673600,
                "preferredName": "Yun Chen",
                "firstName": "Yun",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3529637",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10851307",
        "articleTitle": "Improved Step-GRAND: Low-Latency Soft-Input Guessing Random Additive Noise Decoding",
        "volume": "33",
        "issue": "4",
        "startPage": "1028",
        "endPage": "1041",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085401983,
                "preferredName": "Syed Mohsin Abbas",
                "firstName": "Syed Mohsin",
                "lastName": "Abbas"
            },
            {
                "id": 37088934083,
                "preferredName": "Marwan Jalaleddine",
                "firstName": "Marwan",
                "lastName": "Jalaleddine"
            },
            {
                "id": 37278549800,
                "preferredName": "Chi-Ying Tsui",
                "firstName": "Chi-Ying",
                "lastName": "Tsui"
            },
            {
                "id": 37265461200,
                "preferredName": "Warren J. Gross",
                "firstName": "Warren J.",
                "lastName": "Gross"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3489231",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10753035",
        "articleTitle": "A 16-bit 1-MS/s SAR ADC With Capacitor Mismatch Self-Calibration",
        "volume": "33",
        "issue": "1",
        "startPage": "10",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37898783800,
                "preferredName": "Jie Ding",
                "firstName": "Jie",
                "lastName": "Ding"
            },
            {
                "id": 38252799800,
                "preferredName": "Fuming Liu",
                "firstName": "Fuming",
                "lastName": "Liu"
            },
            {
                "id": 37087507613,
                "preferredName": "Kuan Deng",
                "firstName": "Kuan",
                "lastName": "Deng"
            },
            {
                "id": 37087912208,
                "preferredName": "Zihan Zheng",
                "firstName": "Zihan",
                "lastName": "Zheng"
            },
            {
                "id": 37088773100,
                "preferredName": "Jingnan Zheng",
                "firstName": "Jingnan",
                "lastName": "Zheng"
            },
            {
                "id": 37085528773,
                "preferredName": "Yongzhen Chen",
                "firstName": "Yongzhen",
                "lastName": "Chen"
            },
            {
                "id": 37066366300,
                "preferredName": "Jiangfeng Wu",
                "firstName": "Jiangfeng",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3508673",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10787912",
        "articleTitle": "A Comparative Analysis of Low Temperature and Room Temperature Circuit Operation",
        "volume": "33",
        "issue": "1",
        "startPage": "102",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089535711,
                "preferredName": "Zhichao Chen",
                "firstName": "Zhichao",
                "lastName": "Chen"
            },
            {
                "id": 37085418667,
                "preferredName": "Ali H. Hassan",
                "firstName": "Ali H.",
                "lastName": "Hassan"
            },
            {
                "id": 37090044059,
                "preferredName": "Rhesa Ramadhan",
                "firstName": "Rhesa",
                "lastName": "Ramadhan"
            },
            {
                "id": 37089863125,
                "preferredName": "Yingheng Li",
                "firstName": "Yingheng",
                "lastName": "Li"
            },
            {
                "id": 37279100600,
                "preferredName": "Chih-Kong Ken Yang",
                "firstName": "Chih-Kong",
                "lastName": "Ken Yang"
            },
            {
                "id": 37297591300,
                "preferredName": "Sudhakar Pamarti",
                "firstName": "Sudhakar",
                "lastName": "Pamarti"
            },
            {
                "id": 37275298800,
                "preferredName": "Puneet Gupta",
                "firstName": "Puneet",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3474791",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10726615",
        "articleTitle": "A Novel Prediction-Based Two-Tiered ECC for Mitigating SWD Errors in HBM",
        "volume": "33",
        "issue": "2",
        "startPage": "488",
        "endPage": "498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089163091,
                "preferredName": "Youngki Moon",
                "firstName": "Youngki",
                "lastName": "Moon"
            },
            {
                "id": 37089162629,
                "preferredName": "Seung Ho Shin",
                "firstName": "Seung",
                "lastName": "Ho Shin"
            },
            {
                "id": 37086689128,
                "preferredName": "Seokjun Jang",
                "firstName": "Seokjun",
                "lastName": "Jang"
            },
            {
                "id": 330480573206743,
                "preferredName": "Duyeon Won",
                "firstName": "Duyeon",
                "lastName": "Won"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3525903",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10852349",
        "articleTitle": "Corrections to “GNN-Based Hardware Trojan Detection at Register Transfer Level Leveraging Multiple-Category Features”",
        "volume": "33",
        "issue": "3",
        "startPage": "902",
        "endPage": "902",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37602657500,
                "preferredName": "Peijun Ma",
                "firstName": "Peijun",
                "lastName": "Ma"
            },
            {
                "id": 263564429103002,
                "preferredName": "Ge Shang",
                "firstName": "Ge",
                "lastName": "Shang"
            },
            {
                "id": 37088768799,
                "preferredName": "Hongjin Liu",
                "firstName": "Hongjin",
                "lastName": "Liu"
            },
            {
                "id": 37593425300,
                "preferredName": "Jiangyi Shi",
                "firstName": "Jiangyi",
                "lastName": "Shi"
            },
            {
                "id": 37087952009,
                "preferredName": "Weitao Pan",
                "firstName": "Weitao",
                "lastName": "Pan"
            },
            {
                "id": 37089081769,
                "preferredName": "Yan Zhang",
                "firstName": "Yan",
                "lastName": "Zhang"
            },
            {
                "id": 37286956300,
                "preferredName": "Yue Hao",
                "firstName": "Yue",
                "lastName": "Hao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3520396",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10903548",
        "articleTitle": "Editorial: Renewed Excellence for 2025–2026",
        "volume": "33",
        "issue": "3",
        "startPage": "603",
        "endPage": "626",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3517115",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10818572",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "33",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3549988",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10937164",
        "articleTitle": "Table of Contents",
        "volume": "33",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3517113",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10818618",
        "articleTitle": "Table of Contents",
        "volume": "33",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539516",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10903516",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "33",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527804",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10849954",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "33",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3549993",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10937163",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "33",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3517117",
        "publicationYear": "2025",
        "publicationDate": "Jan. 2025",
        "articleNumber": "10818619",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "33",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3549990",
        "publicationYear": "2025",
        "publicationDate": "April 2025",
        "articleNumber": "10937138",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "33",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539514",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10903159",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "33",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3539512",
        "publicationYear": "2025",
        "publicationDate": "March 2025",
        "articleNumber": "10903521",
        "articleTitle": "Table of Contents",
        "volume": "33",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2025.3527800",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10849951",
        "articleTitle": "Table of Contents",
        "volume": "33",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3523620",
        "publicationYear": "2025",
        "publicationDate": "Feb. 2025",
        "articleNumber": "10849955",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "33",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]