
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae20  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b0c  0800afc0  0800afc0  0000bfc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bacc  0800bacc  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bacc  0800bacc  0000cacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bad4  0800bad4  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bad4  0800bad4  0000cad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bad8  0800bad8  0000cad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800badc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000265c  2000014c  0800bc28  0000d14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200027a8  0800bc28  0000d7a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195d1  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046b2  00000000  00000000  0002674d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  0002ae00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f23  00000000  00000000  0002c1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bfd0  00000000  00000000  0002d103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d31d  00000000  00000000  000490d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098312  00000000  00000000  000663f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe702  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005554  00000000  00000000  000fe748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00103c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800afa8 	.word	0x0800afa8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	0800afa8 	.word	0x0800afa8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f001 fd34 	bl	800204c <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fd55 	bl	8001098 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f001 fee8 	bl	80023d4 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 fd45 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000168 	.word	0x20000168
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f002 fa61 	bl	8002b58 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a2c      	ldr	r2, [pc, #176]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b26      	ldr	r3, [pc, #152]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a25      	ldr	r2, [pc, #148]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a1e      	ldr	r2, [pc, #120]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xd4>)
 800071e:	f002 fbb7 	bl	8002e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	4813      	ldr	r0, [pc, #76]	@ (8000784 <MX_GPIO_Init+0xd8>)
 8000738:	f002 fa0e 	bl	8002b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000752:	f002 fa01 	bl	8002b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000756:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800075a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000770:	f002 f9f2 	bl	8002b58 <HAL_GPIO_Init>

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020400 	.word	0x40020400
 8000784:	40020000 	.word	0x40020000

08000788 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800078e:	4a13      	ldr	r2, [pc, #76]	@ (80007dc <MX_I2C1_Init+0x54>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_I2C1_Init+0x50>)
 8000794:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <MX_I2C1_Init+0x58>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c6:	f002 fb7d 	bl	8002ec4 <HAL_I2C_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d0:	f000 fc62 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	40005400 	.word	0x40005400
 80007e0:	00061a80 	.word	0x00061a80

080007e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a19      	ldr	r2, [pc, #100]	@ (8000868 <HAL_I2C_MspInit+0x84>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d12b      	bne.n	800085e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b18      	ldr	r3, [pc, #96]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000822:	23c0      	movs	r3, #192	@ 0xc0
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <HAL_I2C_MspInit+0x8c>)
 800083e:	f002 f98b 	bl	8002b58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800085e:	bf00      	nop
 8000860:	3728      	adds	r7, #40	@ 0x28
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40005400 	.word	0x40005400
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400

08000874 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80008a2:	2301      	movs	r3, #1
 80008a4:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80008a6:	2304      	movs	r3, #4
 80008a8:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	480e      	ldr	r0, [pc, #56]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008b2:	f001 fd8f 	bl	80023d4 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d111      	bne.n	80008e0 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80008bc:	480b      	ldr	r0, [pc, #44]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008be:	f001 fc09 	bl	80020d4 <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	4809      	ldr	r0, [pc, #36]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008c6:	f001 fcec 	bl	80022a2 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d104      	bne.n	80008da <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008d2:	f001 fd71 	bl	80023b8 <HAL_ADC_GetValue>
 80008d6:	4603      	mov	r3, r0
 80008d8:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 80008da:	4804      	ldr	r0, [pc, #16]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008dc:	f001 fcae 	bl	800223c <HAL_ADC_Stop>
    }

    return adc_value;
 80008e0:	8bfb      	ldrh	r3, [r7, #30]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000168 	.word	0x20000168

080008f0 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f7ff ffc3 	bl	8000884 <Joystick_ReadChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	091b      	lsrs	r3, r3, #4
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 800090e:	2003      	movs	r0, #3
 8000910:	f7ff ffb8 	bl	8000884 <Joystick_ReadChannel>
 8000914:	4603      	mov	r3, r0
 8000916:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2da      	uxtb	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick Y (PA6 - ADC_CHANNEL_6) - SWAPPED WITH X
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000924:	2006      	movs	r0, #6
 8000926:	f7ff ffad 	bl	8000884 <Joystick_ReadChannel>
 800092a:	4603      	mov	r3, r0
 800092c:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	091b      	lsrs	r3, r3, #4
 8000932:	b29b      	uxth	r3, r3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	70da      	strb	r2, [r3, #3]

    // Read Right Joystick X (PA7 - ADC_CHANNEL_7) - SWAPPED WITH Y
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800093a:	2007      	movs	r0, #7
 800093c:	f7ff ffa2 	bl	8000884 <Joystick_ReadChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000944:	89fb      	ldrh	r3, [r7, #14]
 8000946:	091b      	lsrs	r3, r3, #4
 8000948:	b29b      	uxth	r3, r3
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	709a      	strb	r2, [r3, #2]

    // Read R1 Potentiometer (PA0 - ADC_CHANNEL_0) - SWAPPED WITH R8
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000950:	2000      	movs	r0, #0
 8000952:	f7ff ff97 	bl	8000884 <Joystick_ReadChannel>
 8000956:	4603      	mov	r3, r0
 8000958:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	715a      	strb	r2, [r3, #5]

    // Read R8 Potentiometer (PA1 - ADC_CHANNEL_1) - SWAPPED WITH R1
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff8c 	bl	8000884 <Joystick_ReadChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	b29b      	uxth	r3, r3
 8000976:	b2da      	uxtb	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	711a      	strb	r2, [r3, #4]
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000994:	2300      	movs	r3, #0
 8000996:	81bb      	strh	r3, [r7, #12]
 8000998:	e009      	b.n	80009ae <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 800099a:	89bb      	ldrh	r3, [r7, #12]
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	4053      	eors	r3, r2
 80009a6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3301      	adds	r3, #1
 80009ac:	81bb      	strh	r3, [r7, #12]
 80009ae:	89ba      	ldrh	r2, [r7, #12]
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d3f1      	bcc.n	800099a <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d02b      	beq.n	8000a2e <LoRa_SetMode+0x6a>
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d027      	beq.n	8000a2e <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d110      	bne.n	8000a06 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <LoRa_SetMode+0x7c>)
 80009ea:	8811      	ldrh	r1, [r2, #0]
 80009ec:	2201      	movs	r2, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 fa4e 	bl	8002e90 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <LoRa_SetMode+0x80>)
 80009fa:	8811      	ldrh	r1, [r2, #0]
 80009fc:	2201      	movs	r2, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f002 fa46 	bl	8002e90 <HAL_GPIO_WritePin>
 8000a04:	e00f      	b.n	8000a26 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <LoRa_SetMode+0x74>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoRa_SetMode+0x7c>)
 8000a0c:	8811      	ldrh	r1, [r2, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f002 fa3d 	bl	8002e90 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <LoRa_SetMode+0x78>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoRa_SetMode+0x80>)
 8000a1c:	8811      	ldrh	r1, [r2, #0]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fa35 	bl	8002e90 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000a26:	2032      	movs	r0, #50	@ 0x32
 8000a28:	f001 faec 	bl	8002004 <HAL_Delay>
 8000a2c:	e000      	b.n	8000a30 <LoRa_SetMode+0x6c>
        return;
 8000a2e:	bf00      	nop
}
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000208 	.word	0x20000208
 8000a3c:	20000210 	.word	0x20000210
 8000a40:	2000020c 	.word	0x2000020c
 8000a44:	20000214 	.word	0x20000214

08000a48 <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000a58:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000a5e:	4a12      	ldr	r2, [pc, #72]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <LoRa_Init+0x64>)
 8000a66:	88fb      	ldrh	r3, [r7, #6]
 8000a68:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000a6a:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000a70:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <LoRa_Init+0x6c>)
 8000a72:	8b3b      	ldrh	r3, [r7, #24]
 8000a74:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00d      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d009      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d005      	beq.n	8000a9a <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff ff98 	bl	80009c4 <LoRa_SetMode>
        lora_ready = true;
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <LoRa_Init+0x70>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
    }
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000204 	.word	0x20000204
 8000aa8:	20000208 	.word	0x20000208
 8000aac:	2000020c 	.word	0x2000020c
 8000ab0:	20000210 	.word	0x20000210
 8000ab4:	20000214 	.word	0x20000214
 8000ab8:	20000216 	.word	0x20000216

08000abc <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <LoRa_Configure+0x88>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d103      	bne.n	8000ad8 <LoRa_Configure+0x1c>
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <LoRa_Configure+0x20>
    {
        return false;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e02e      	b.n	8000b3a <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f7ff ff71 	bl	80009c4 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000aea:	2308      	movs	r3, #8
 8000aec:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000af2:	2300      	movs	r3, #0
 8000af4:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000af6:	2362      	movs	r3, #98	@ 0x62
 8000af8:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000afe:	2317      	movs	r3, #23
 8000b00:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000b02:	2384      	movs	r3, #132	@ 0x84
 8000b04:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000b06:	2300      	movs	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	1d39      	adds	r1, r7, #4
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	220b      	movs	r2, #11
 8000b1a:	f004 fd6b 	bl	80055f4 <HAL_UART_Transmit>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000b22:	2064      	movs	r0, #100	@ 0x64
 8000b24:	f001 fa6e 	bl	8002004 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000b28:	2000      	movs	r0, #0
 8000b2a:	f7ff ff4b 	bl	80009c4 <LoRa_SetMode>

    return (status == HAL_OK);
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	bf0c      	ite	eq
 8000b34:	2301      	moveq	r3, #1
 8000b36:	2300      	movne	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000216 	.word	0x20000216
 8000b48:	20000204 	.word	0x20000204

08000b4c <LoRa_IsReady>:
/**
  * @brief  Check if LoRa module is ready
  * @retval true if ready, false otherwise
  */
bool LoRa_IsReady(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    return lora_ready;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <LoRa_IsReady+0x14>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000216 	.word	0x20000216

08000b64 <LoRa_SendBinary>:
  * @param  data: pointer to binary data buffer (8 bytes)
  * @param  size: size of data in bytes (must be 8)
  * @retval true if successful, false otherwise
  */
bool LoRa_SendBinary(const uint8_t* data, uint16_t size)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
    if (!lora_ready || data == NULL || huart_lora == NULL || size != PACKET_DATA_SIZE)
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <LoRa_SendBinary+0x80>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f083 0301 	eor.w	r3, r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d109      	bne.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	2b08      	cmp	r3, #8
 8000b90:	d001      	beq.n	8000b96 <LoRa_SendBinary+0x32>
    {
        return false;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e022      	b.n	8000bdc <LoRa_SendBinary+0x78>

    // Create packet with header and checksum
    uint8_t packet[PACKET_TOTAL_SIZE];

    // Add header
    packet[0] = PACKET_HEADER1;  // 0xAA
 8000b96:	23aa      	movs	r3, #170	@ 0xaa
 8000b98:	733b      	strb	r3, [r7, #12]
    packet[1] = PACKET_HEADER2;  // 0x55
 8000b9a:	2355      	movs	r3, #85	@ 0x55
 8000b9c:	737b      	strb	r3, [r7, #13]

    // Copy data
    memcpy(&packet[2], data, PACKET_DATA_SIZE);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	2208      	movs	r2, #8
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f009 fda3 	bl	800a6f4 <memcpy>

    // Calculate and add checksum
    packet[PACKET_TOTAL_SIZE - 1] = LoRa_CalculateChecksum(data, PACKET_DATA_SIZE);
 8000bae:	2108      	movs	r1, #8
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff fee7 	bl	8000984 <LoRa_CalculateChecksum>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75bb      	strb	r3, [r7, #22]

    // Send complete packet via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, packet, PACKET_TOTAL_SIZE, LORA_TIMEOUT);
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f107 010c 	add.w	r1, r7, #12
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	220b      	movs	r2, #11
 8000bc8:	f004 fd14 	bl	80055f4 <HAL_UART_Transmit>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	75fb      	strb	r3, [r7, #23]

    return (status == HAL_OK);
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	bf0c      	ite	eq
 8000bd6:	2301      	moveq	r3, #1
 8000bd8:	2300      	movne	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000216 	.word	0x20000216
 8000be8:	20000204 	.word	0x20000204

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b08d      	sub	sp, #52	@ 0x34
 8000bf0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf2:	f001 f995 	bl	8001f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf6:	f000 f9e5 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f7ff fd57 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000bfe:	f7ff fcbf 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000c02:	f001 f805 	bl	8001c10 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000c06:	f008 fff9 	bl	8009bfc <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000c0a:	f7ff fdbd 	bl	8000788 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // SLEEP mode variables
  uint8_t sleep_mode_active = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t sleep_transition_steps = 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  #define SLEEP_TRANSITION_SPEED 10  // 10 steps = 100ms total transition (10ms per step, very responsive!)

  // Initialize M0 and M1 GPIO pins for LoRa (PB8=M0, PB9=M1)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 030c 	add.w	r3, r7, #12
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8, PB9
 8000c2a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c30:	2301      	movs	r3, #1
 8000c32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 030c 	add.w	r3, r7, #12
 8000c40:	4619      	mov	r1, r3
 8000c42:	48a3      	ldr	r0, [pc, #652]	@ (8000ed0 <main+0x2e4>)
 8000c44:	f001 ff88 	bl	8002b58 <HAL_GPIO_Init>

  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000c48:	f001 f910 	bl	8001e6c <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000c4c:	f001 f85a 	bl	8001d04 <USB_Init>

  // Initialize LoRa E220 module with M0=PB8, M1=PB9
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000c50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	4b9e      	ldr	r3, [pc, #632]	@ (8000ed0 <main+0x2e4>)
 8000c58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c5c:	499c      	ldr	r1, [pc, #624]	@ (8000ed0 <main+0x2e4>)
 8000c5e:	489d      	ldr	r0, [pc, #628]	@ (8000ed4 <main+0x2e8>)
 8000c60:	f7ff fef2 	bl	8000a48 <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000c64:	489c      	ldr	r0, [pc, #624]	@ (8000ed8 <main+0x2ec>)
 8000c66:	f001 f854 	bl	8001d12 <USB_Print>
  USB_Print("========================================\r\n");
 8000c6a:	489c      	ldr	r0, [pc, #624]	@ (8000edc <main+0x2f0>)
 8000c6c:	f001 f851 	bl	8001d12 <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000c70:	489b      	ldr	r0, [pc, #620]	@ (8000ee0 <main+0x2f4>)
 8000c72:	f001 f84e 	bl	8001d12 <USB_Print>
  USB_Print("========================================\r\n");
 8000c76:	4899      	ldr	r0, [pc, #612]	@ (8000edc <main+0x2f0>)
 8000c78:	f001 f84b 	bl	8001d12 <USB_Print>
  USB_Print("Configuring LoRa E220...\r\n");
 8000c7c:	4899      	ldr	r0, [pc, #612]	@ (8000ee4 <main+0x2f8>)
 8000c7e:	f001 f848 	bl	8001d12 <USB_Print>

  // Configure LoRa module
  if (LoRa_Configure())
 8000c82:	f7ff ff1b 	bl	8000abc <LoRa_Configure>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <main+0xa8>
  {
      USB_Print("LoRa configured successfully!\r\n");
 8000c8c:	4896      	ldr	r0, [pc, #600]	@ (8000ee8 <main+0x2fc>)
 8000c8e:	f001 f840 	bl	8001d12 <USB_Print>
 8000c92:	e002      	b.n	8000c9a <main+0xae>
  }
  else
  {
      USB_Print("LoRa configuration failed!\r\n");
 8000c94:	4895      	ldr	r0, [pc, #596]	@ (8000eec <main+0x300>)
 8000c96:	f001 f83c 	bl	8001d12 <USB_Print>
  }

  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000c9a:	4895      	ldr	r0, [pc, #596]	@ (8000ef0 <main+0x304>)
 8000c9c:	f001 f839 	bl	8001d12 <USB_Print>
  USB_Print("========================================\r\n");
 8000ca0:	488e      	ldr	r0, [pc, #568]	@ (8000edc <main+0x2f0>)
 8000ca2:	f001 f836 	bl	8001d12 <USB_Print>
  HAL_Delay(50);
 8000ca6:	2032      	movs	r0, #50	@ 0x32
 8000ca8:	f001 f9ac 	bl	8002004 <HAL_Delay>

  // Initialize OLED Display (128x64 I2C on PB6/PB7)
  // NOTE: Make sure I2C1 is enabled in CubeMX first!
  // PB6 = I2C1_SCL, PB7 = I2C1_SDA
  OLED_Init(&hi2c1);
 8000cac:	4891      	ldr	r0, [pc, #580]	@ (8000ef4 <main+0x308>)
 8000cae:	f000 f9f9 	bl	80010a4 <OLED_Init>
  USB_Print("OLED Display initialized\r\n");
 8000cb2:	4891      	ldr	r0, [pc, #580]	@ (8000ef8 <main+0x30c>)
 8000cb4:	f001 f82d 	bl	8001d12 <USB_Print>

  // Show splash screen
  OLED_ShowSplashScreen();
 8000cb8:	f000 fc00 	bl	80014bc <OLED_ShowSplashScreen>
  USB_Print("Splash screen shown\r\n");
 8000cbc:	488f      	ldr	r0, [pc, #572]	@ (8000efc <main+0x310>)
 8000cbe:	f001 f828 	bl	8001d12 <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000cc2:	f001 f8e3 	bl	8001e8c <Var_Update>

    // ========================================================================
    // SLEEP MODE - Emergency Safety Feature
    // When S0 = 0 (emergency button pressed), default all controls to safe position
    // ========================================================================
    if (tx_data.switches.s0 == 0)
 8000cc6:	4b8e      	ldr	r3, [pc, #568]	@ (8000f00 <main+0x314>)
 8000cc8:	799b      	ldrb	r3, [r3, #6]
 8000cca:	f003 0310 	and.w	r3, r3, #16
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	f040 8117 	bne.w	8000f04 <main+0x318>
    {
        // Emergency button pressed - enter SLEEP mode
        if (!sleep_mode_active)
 8000cd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d105      	bne.n	8000cea <main+0xfe>
        {
            sleep_mode_active = 1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            sleep_transition_steps = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        // Fast smooth transition to default values (10 steps = 100ms)
        if (sleep_transition_steps < SLEEP_TRANSITION_SPEED)
 8000cea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cee:	2b09      	cmp	r3, #9
 8000cf0:	f200 809f 	bhi.w	8000e32 <main+0x246>
        {
            // Calculate transition factor (0.0 to 1.0)
            float factor = (float)(sleep_transition_steps + 1) / (float)SLEEP_TRANSITION_SPEED;
 8000cf4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	ee07 3a90 	vmov	s15, r3
 8000cfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d02:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000d06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d0a:	edc7 7a08 	vstr	s15, [r7, #32]

            // Smooth transition for joysticks to center (127)
            tx_data.joystick.left_x  = tx_data.joystick.left_x  + (int16_t)((127 - tx_data.joystick.left_x) * factor);
 8000d0e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f00 <main+0x314>)
 8000d10:	781a      	ldrb	r2, [r3, #0]
 8000d12:	4b7b      	ldr	r3, [pc, #492]	@ (8000f00 <main+0x314>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d1a:	ee07 3a90 	vmov	s15, r3
 8000d1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d22:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d2e:	ee17 3a90 	vmov	r3, s15
 8000d32:	b21b      	sxth	r3, r3
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	4413      	add	r3, r2
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	4b71      	ldr	r3, [pc, #452]	@ (8000f00 <main+0x314>)
 8000d3c:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = tx_data.joystick.left_y  + (int16_t)((127 - tx_data.joystick.left_y) * factor);
 8000d3e:	4b70      	ldr	r3, [pc, #448]	@ (8000f00 <main+0x314>)
 8000d40:	785a      	ldrb	r2, [r3, #1]
 8000d42:	4b6f      	ldr	r3, [pc, #444]	@ (8000f00 <main+0x314>)
 8000d44:	785b      	ldrb	r3, [r3, #1]
 8000d46:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d4a:	ee07 3a90 	vmov	s15, r3
 8000d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d52:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d5e:	ee17 3a90 	vmov	r3, s15
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	4413      	add	r3, r2
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b65      	ldr	r3, [pc, #404]	@ (8000f00 <main+0x314>)
 8000d6c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = tx_data.joystick.right_x + (int16_t)((127 - tx_data.joystick.right_x) * factor);
 8000d6e:	4b64      	ldr	r3, [pc, #400]	@ (8000f00 <main+0x314>)
 8000d70:	789a      	ldrb	r2, [r3, #2]
 8000d72:	4b63      	ldr	r3, [pc, #396]	@ (8000f00 <main+0x314>)
 8000d74:	789b      	ldrb	r3, [r3, #2]
 8000d76:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d7a:	ee07 3a90 	vmov	s15, r3
 8000d7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d82:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d8e:	ee17 3a90 	vmov	r3, s15
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	4413      	add	r3, r2
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b59      	ldr	r3, [pc, #356]	@ (8000f00 <main+0x314>)
 8000d9c:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = tx_data.joystick.right_y + (int16_t)((127 - tx_data.joystick.right_y) * factor);
 8000d9e:	4b58      	ldr	r3, [pc, #352]	@ (8000f00 <main+0x314>)
 8000da0:	78da      	ldrb	r2, [r3, #3]
 8000da2:	4b57      	ldr	r3, [pc, #348]	@ (8000f00 <main+0x314>)
 8000da4:	78db      	ldrb	r3, [r3, #3]
 8000da6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000daa:	ee07 3a90 	vmov	s15, r3
 8000dae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dbe:	ee17 3a90 	vmov	r3, s15
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	4413      	add	r3, r2
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4b4d      	ldr	r3, [pc, #308]	@ (8000f00 <main+0x314>)
 8000dcc:	70da      	strb	r2, [r3, #3]

            // Smooth transition for R1 and R8 to 0
            tx_data.joystick.r1 = tx_data.joystick.r1 - (uint8_t)(tx_data.joystick.r1 * factor);
 8000dce:	4b4c      	ldr	r3, [pc, #304]	@ (8000f00 <main+0x314>)
 8000dd0:	795a      	ldrb	r2, [r3, #5]
 8000dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8000f00 <main+0x314>)
 8000dd4:	795b      	ldrb	r3, [r3, #5]
 8000dd6:	ee07 3a90 	vmov	s15, r3
 8000dda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dde:	edd7 7a08 	vldr	s15, [r7, #32]
 8000de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000de6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dea:	edc7 7a01 	vstr	s15, [r7, #4]
 8000dee:	793b      	ldrb	r3, [r7, #4]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b42      	ldr	r3, [pc, #264]	@ (8000f00 <main+0x314>)
 8000df8:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = tx_data.joystick.r8 - (uint8_t)(tx_data.joystick.r8 * factor);
 8000dfa:	4b41      	ldr	r3, [pc, #260]	@ (8000f00 <main+0x314>)
 8000dfc:	791a      	ldrb	r2, [r3, #4]
 8000dfe:	4b40      	ldr	r3, [pc, #256]	@ (8000f00 <main+0x314>)
 8000e00:	791b      	ldrb	r3, [r3, #4]
 8000e02:	ee07 3a90 	vmov	s15, r3
 8000e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e0a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e16:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e1a:	793b      	ldrb	r3, [r7, #4]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4b37      	ldr	r3, [pc, #220]	@ (8000f00 <main+0x314>)
 8000e24:	711a      	strb	r2, [r3, #4]

            sleep_transition_steps++;
 8000e26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e30:	e011      	b.n	8000e56 <main+0x26a>
        }
        else
        {
            // Transition complete - force exact default values
            tx_data.joystick.left_x  = 127;
 8000e32:	4b33      	ldr	r3, [pc, #204]	@ (8000f00 <main+0x314>)
 8000e34:	227f      	movs	r2, #127	@ 0x7f
 8000e36:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = 127;
 8000e38:	4b31      	ldr	r3, [pc, #196]	@ (8000f00 <main+0x314>)
 8000e3a:	227f      	movs	r2, #127	@ 0x7f
 8000e3c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = 127;
 8000e3e:	4b30      	ldr	r3, [pc, #192]	@ (8000f00 <main+0x314>)
 8000e40:	227f      	movs	r2, #127	@ 0x7f
 8000e42:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = 127;
 8000e44:	4b2e      	ldr	r3, [pc, #184]	@ (8000f00 <main+0x314>)
 8000e46:	227f      	movs	r2, #127	@ 0x7f
 8000e48:	70da      	strb	r2, [r3, #3]
            tx_data.joystick.r1 = 0;
 8000e4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f00 <main+0x314>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = 0;
 8000e50:	4b2b      	ldr	r3, [pc, #172]	@ (8000f00 <main+0x314>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	711a      	strb	r2, [r3, #4]
        }

        // All switches to 0 (except S0 which is read from hardware)
        tx_data.switches.joy_left_btn1  = 0;
 8000e56:	4a2a      	ldr	r2, [pc, #168]	@ (8000f00 <main+0x314>)
 8000e58:	7993      	ldrb	r3, [r2, #6]
 8000e5a:	f36f 0300 	bfc	r3, #0, #1
 8000e5e:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_left_btn2  = 0;
 8000e60:	4a27      	ldr	r2, [pc, #156]	@ (8000f00 <main+0x314>)
 8000e62:	7993      	ldrb	r3, [r2, #6]
 8000e64:	f36f 0341 	bfc	r3, #1, #1
 8000e68:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn1 = 0;
 8000e6a:	4a25      	ldr	r2, [pc, #148]	@ (8000f00 <main+0x314>)
 8000e6c:	7993      	ldrb	r3, [r2, #6]
 8000e6e:	f36f 0382 	bfc	r3, #2, #1
 8000e72:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn2 = 0;
 8000e74:	4a22      	ldr	r2, [pc, #136]	@ (8000f00 <main+0x314>)
 8000e76:	7993      	ldrb	r3, [r2, #6]
 8000e78:	f36f 03c3 	bfc	r3, #3, #1
 8000e7c:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_1 = 0;
 8000e7e:	4a20      	ldr	r2, [pc, #128]	@ (8000f00 <main+0x314>)
 8000e80:	7993      	ldrb	r3, [r2, #6]
 8000e82:	f36f 1345 	bfc	r3, #5, #1
 8000e86:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_2 = 0;
 8000e88:	4a1d      	ldr	r2, [pc, #116]	@ (8000f00 <main+0x314>)
 8000e8a:	7993      	ldrb	r3, [r2, #6]
 8000e8c:	f36f 1386 	bfc	r3, #6, #1
 8000e90:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_1 = 0;
 8000e92:	4a1b      	ldr	r2, [pc, #108]	@ (8000f00 <main+0x314>)
 8000e94:	7993      	ldrb	r3, [r2, #6]
 8000e96:	f36f 13c7 	bfc	r3, #7, #1
 8000e9a:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_2 = 0;
 8000e9c:	4a18      	ldr	r2, [pc, #96]	@ (8000f00 <main+0x314>)
 8000e9e:	79d3      	ldrb	r3, [r2, #7]
 8000ea0:	f36f 0300 	bfc	r3, #0, #1
 8000ea4:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_1 = 0;
 8000ea6:	4a16      	ldr	r2, [pc, #88]	@ (8000f00 <main+0x314>)
 8000ea8:	79d3      	ldrb	r3, [r2, #7]
 8000eaa:	f36f 0341 	bfc	r3, #1, #1
 8000eae:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_2 = 0;
 8000eb0:	4a13      	ldr	r2, [pc, #76]	@ (8000f00 <main+0x314>)
 8000eb2:	79d3      	ldrb	r3, [r2, #7]
 8000eb4:	f36f 0382 	bfc	r3, #2, #1
 8000eb8:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_1 = 0;
 8000eba:	4a11      	ldr	r2, [pc, #68]	@ (8000f00 <main+0x314>)
 8000ebc:	79d3      	ldrb	r3, [r2, #7]
 8000ebe:	f36f 03c3 	bfc	r3, #3, #1
 8000ec2:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_2 = 0;
 8000ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f00 <main+0x314>)
 8000ec6:	79d3      	ldrb	r3, [r2, #7]
 8000ec8:	f36f 1304 	bfc	r3, #4, #1
 8000ecc:	71d3      	strb	r3, [r2, #7]
 8000ece:	e023      	b.n	8000f18 <main+0x32c>
 8000ed0:	40020400 	.word	0x40020400
 8000ed4:	20000624 	.word	0x20000624
 8000ed8:	0800afc0 	.word	0x0800afc0
 8000edc:	0800afc8 	.word	0x0800afc8
 8000ee0:	0800aff4 	.word	0x0800aff4
 8000ee4:	0800b018 	.word	0x0800b018
 8000ee8:	0800b034 	.word	0x0800b034
 8000eec:	0800b054 	.word	0x0800b054
 8000ef0:	0800b074 	.word	0x0800b074
 8000ef4:	200001b0 	.word	0x200001b0
 8000ef8:	0800b0a0 	.word	0x0800b0a0
 8000efc:	0800b0bc 	.word	0x0800b0bc
 8000f00:	20000a6c 	.word	0x20000a6c
    }
    else
    {
        // S0 = 1 (normal operation) - exit SLEEP mode
        if (sleep_mode_active)
 8000f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d005      	beq.n	8000f18 <main+0x32c>
        {
            sleep_mode_active = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            sleep_transition_steps = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        // Normal operation - use actual sensor readings (already in tx_data from Var_Update)
    }

    // Transmit via LoRa using BINARY format (FAST! No parsing needed)
    // Binary is much faster than CSV - only 8 bytes, direct copy
    if (LoRa_IsReady())
 8000f18:	f7ff fe18 	bl	8000b4c <LoRa_IsReady>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d009      	beq.n	8000f36 <main+0x34a>
    {
        LoRa_SendBinary(Var_GetBinaryData(), Var_GetDataSize());
 8000f22:	f000 ffc1 	bl	8001ea8 <Var_GetBinaryData>
 8000f26:	4604      	mov	r4, r0
 8000f28:	f000 ffc8 	bl	8001ebc <Var_GetDataSize>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4620      	mov	r0, r4
 8000f32:	f7ff fe17 	bl	8000b64 <LoRa_SendBinary>
    }

    // Print data ke USB untuk debugging (less frequently)
    static uint8_t usb_counter = 0;
    if (++usb_counter >= 5)  // Print USB every 5 cycles (500ms)
 8000f36:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <main+0x3c8>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb4 <main+0x3c8>)
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb4 <main+0x3c8>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	d905      	bls.n	8000f56 <main+0x36a>
    {
        usb_counter = 0;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb4 <main+0x3c8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
        USB_PrintData(&tx_data);
 8000f50:	4819      	ldr	r0, [pc, #100]	@ (8000fb8 <main+0x3cc>)
 8000f52:	f000 fef3 	bl	8001d3c <USB_PrintData>
    // Update OLED display with mode info and percentages (every 10 cycles = 1 second)
    // Update immediately when entering/exiting SLEEP mode for responsive feedback
    static uint8_t oled_counter = 0;
    static uint8_t last_sleep_state = 0;

    if (sleep_mode_active != last_sleep_state || ++oled_counter >= 10)
 8000f56:	4b19      	ldr	r3, [pc, #100]	@ (8000fbc <main+0x3d0>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d109      	bne.n	8000f76 <main+0x38a>
 8000f62:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <main+0x3d4>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <main+0x3d4>)
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <main+0x3d4>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b09      	cmp	r3, #9
 8000f74:	d919      	bls.n	8000faa <main+0x3be>
    {
        oled_counter = 0;
 8000f76:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <main+0x3d4>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
        last_sleep_state = sleep_mode_active;
 8000f7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000fbc <main+0x3d0>)
 8000f7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f82:	7013      	strb	r3, [r2, #0]
        OLED_ShowModeScreen(tx_data.switches.s5_1, tx_data.switches.s5_2, (uint8_t*)&tx_data.joystick, sleep_mode_active);
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <main+0x3cc>)
 8000f86:	79db      	ldrb	r3, [r3, #7]
 8000f88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <main+0x3cc>)
 8000f92:	79db      	ldrb	r3, [r3, #7]
 8000f94:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fa0:	4a05      	ldr	r2, [pc, #20]	@ (8000fb8 <main+0x3cc>)
 8000fa2:	f000 fad5 	bl	8001550 <OLED_ShowModeScreen>
        OLED_Update();
 8000fa6:	f000 f8f5 	bl	8001194 <OLED_Update>
    }

    // Delay 100ms for stable transmission (10Hz update rate)
    // Slower rate = more time for LoRa to process, reduces delay
    HAL_Delay(100);
 8000faa:	2064      	movs	r0, #100	@ 0x64
 8000fac:	f001 f82a 	bl	8002004 <HAL_Delay>
  {
 8000fb0:	e687      	b.n	8000cc2 <main+0xd6>
 8000fb2:	bf00      	nop
 8000fb4:	20000217 	.word	0x20000217
 8000fb8:	20000a6c 	.word	0x20000a6c
 8000fbc:	20000218 	.word	0x20000218
 8000fc0:	20000219 	.word	0x20000219

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f009 fb60 	bl	800a698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a27      	ldr	r2, [pc, #156]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001010:	4a20      	ldr	r2, [pc, #128]	@ (8001094 <SystemClock_Config+0xd0>)
 8001012:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <SystemClock_Config+0xd0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001024:	2301      	movs	r3, #1
 8001026:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001028:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102e:	2302      	movs	r3, #2
 8001030:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001032:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001036:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001038:	230f      	movs	r3, #15
 800103a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 800103c:	2390      	movs	r3, #144	@ 0x90
 800103e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001040:	2304      	movs	r3, #4
 8001042:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001044:	2305      	movs	r3, #5
 8001046:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001048:	f107 0320 	add.w	r3, r7, #32
 800104c:	4618      	mov	r0, r3
 800104e:	f003 fe29 	bl	8004ca4 <HAL_RCC_OscConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001058:	f000 f81e 	bl	8001098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105c:	230f      	movs	r3, #15
 800105e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001060:	2302      	movs	r3, #2
 8001062:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001068:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800106c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	2101      	movs	r1, #1
 8001078:	4618      	mov	r0, r3
 800107a:	f004 f88b 	bl	8005194 <HAL_RCC_ClockConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001084:	f000 f808 	bl	8001098 <Error_Handler>
  }
}
 8001088:	bf00      	nop
 800108a:	3750      	adds	r7, #80	@ 0x50
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40023800 	.word	0x40023800
 8001094:	40007000 	.word	0x40007000

08001098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <OLED_Init>:
  * @brief  Initialize OLED display
  * @param  hi2c: I2C handle
  * @retval None
  */
void OLED_Init(I2C_HandleTypeDef *hi2c)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 80010ac:	4a2d      	ldr	r2, [pc, #180]	@ (8001164 <OLED_Init+0xc0>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6013      	str	r3, [r2, #0]

    HAL_Delay(100); // Wait for OLED to power up
 80010b2:	2064      	movs	r0, #100	@ 0x64
 80010b4:	f000 ffa6 	bl	8002004 <HAL_Delay>

    // Init sequence for SSD1306
    OLED_WriteCommand(SSD1306_DISPLAY_OFF);
 80010b8:	20ae      	movs	r0, #174	@ 0xae
 80010ba:	f000 fbff 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_DISPLAY_CLOCK_DIV);
 80010be:	20d5      	movs	r0, #213	@ 0xd5
 80010c0:	f000 fbfc 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x80);
 80010c4:	2080      	movs	r0, #128	@ 0x80
 80010c6:	f000 fbf9 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_MULTIPLEX);
 80010ca:	20a8      	movs	r0, #168	@ 0xa8
 80010cc:	f000 fbf6 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x3F);
 80010d0:	203f      	movs	r0, #63	@ 0x3f
 80010d2:	f000 fbf3 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_DISPLAY_OFFSET);
 80010d6:	20d3      	movs	r0, #211	@ 0xd3
 80010d8:	f000 fbf0 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x00);
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 fbed 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_START_LINE | 0x00);
 80010e2:	2040      	movs	r0, #64	@ 0x40
 80010e4:	f000 fbea 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_CHARGE_PUMP);
 80010e8:	208d      	movs	r0, #141	@ 0x8d
 80010ea:	f000 fbe7 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x14);
 80010ee:	2014      	movs	r0, #20
 80010f0:	f000 fbe4 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_MEMORY_MODE);
 80010f4:	2020      	movs	r0, #32
 80010f6:	f000 fbe1 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x00);
 80010fa:	2000      	movs	r0, #0
 80010fc:	f000 fbde 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SEG_REMAP | 0x01);
 8001100:	20a1      	movs	r0, #161	@ 0xa1
 8001102:	f000 fbdb 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_COM_SCAN_DEC);
 8001106:	20c8      	movs	r0, #200	@ 0xc8
 8001108:	f000 fbd8 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_COMPINS);
 800110c:	20da      	movs	r0, #218	@ 0xda
 800110e:	f000 fbd5 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x12);
 8001112:	2012      	movs	r0, #18
 8001114:	f000 fbd2 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_CONTRAST);
 8001118:	2081      	movs	r0, #129	@ 0x81
 800111a:	f000 fbcf 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0xCF);
 800111e:	20cf      	movs	r0, #207	@ 0xcf
 8001120:	f000 fbcc 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_PRECHARGE);
 8001124:	20d9      	movs	r0, #217	@ 0xd9
 8001126:	f000 fbc9 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0xF1);
 800112a:	20f1      	movs	r0, #241	@ 0xf1
 800112c:	f000 fbc6 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_VCOM_DETECT);
 8001130:	20db      	movs	r0, #219	@ 0xdb
 8001132:	f000 fbc3 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0x40);
 8001136:	2040      	movs	r0, #64	@ 0x40
 8001138:	f000 fbc0 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ALL_ON_RESUME);
 800113c:	20a4      	movs	r0, #164	@ 0xa4
 800113e:	f000 fbbd 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_NORMAL_DISPLAY);
 8001142:	20a6      	movs	r0, #166	@ 0xa6
 8001144:	f000 fbba 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DEACTIVATE_SCROLL);
 8001148:	202e      	movs	r0, #46	@ 0x2e
 800114a:	f000 fbb7 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ON);
 800114e:	20af      	movs	r0, #175	@ 0xaf
 8001150:	f000 fbb4 	bl	80018bc <OLED_WriteCommand>

    OLED_Clear();
 8001154:	f000 f808 	bl	8001168 <OLED_Clear>
    OLED_Update();
 8001158:	f000 f81c 	bl	8001194 <OLED_Update>
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	2000021c 	.word	0x2000021c

08001168 <OLED_Clear>:
/**
  * @brief  Clear display buffer
  * @retval None
  */
void OLED_Clear(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
    memset(oled_buffer, 0x00, OLED_BUFFER_SIZE);
 800116c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001170:	2100      	movs	r1, #0
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <OLED_Clear+0x20>)
 8001174:	f009 fa90 	bl	800a698 <memset>
    cursor_x = 0;
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <OLED_Clear+0x24>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
    cursor_y = 0;
 800117e:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <OLED_Clear+0x28>)
 8001180:	2200      	movs	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000220 	.word	0x20000220
 800118c:	20000620 	.word	0x20000620
 8001190:	20000621 	.word	0x20000621

08001194 <OLED_Update>:
/**
  * @brief  Update display with buffer content
  * @retval None
  */
void OLED_Update(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
    OLED_WriteCommand(SSD1306_COLUMN_ADDR);
 8001198:	2021      	movs	r0, #33	@ 0x21
 800119a:	f000 fb8f 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0);
 800119e:	2000      	movs	r0, #0
 80011a0:	f000 fb8c 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(127);
 80011a4:	207f      	movs	r0, #127	@ 0x7f
 80011a6:	f000 fb89 	bl	80018bc <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_PAGE_ADDR);
 80011aa:	2022      	movs	r0, #34	@ 0x22
 80011ac:	f000 fb86 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(0);
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 fb83 	bl	80018bc <OLED_WriteCommand>
    OLED_WriteCommand(7);
 80011b6:	2007      	movs	r0, #7
 80011b8:	f000 fb80 	bl	80018bc <OLED_WriteCommand>

    OLED_WriteData(oled_buffer, OLED_BUFFER_SIZE);
 80011bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <OLED_Update+0x38>)
 80011c2:	f000 fb95 	bl	80018f0 <OLED_WriteData>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000220 	.word	0x20000220

080011d0 <OLED_SetCursor>:
  * @param  x: X position (0-127)
  * @param  y: Y position (0-63)
  * @retval None
  */
void OLED_SetCursor(uint8_t x, uint8_t y)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	460a      	mov	r2, r1
 80011da:	71fb      	strb	r3, [r7, #7]
 80011dc:	4613      	mov	r3, r2
 80011de:	71bb      	strb	r3, [r7, #6]
    cursor_x = x;
 80011e0:	4a05      	ldr	r2, [pc, #20]	@ (80011f8 <OLED_SetCursor+0x28>)
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	7013      	strb	r3, [r2, #0]
    cursor_y = y;
 80011e6:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <OLED_SetCursor+0x2c>)
 80011e8:	79bb      	ldrb	r3, [r7, #6]
 80011ea:	7013      	strb	r3, [r2, #0]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	20000620 	.word	0x20000620
 80011fc:	20000621 	.word	0x20000621

08001200 <OLED_WriteChar>:
  * @param  ch: Character to write
  * @param  font_size: Font size (0=small, 1=normal, 2=large)
  * @retval None
  */
void OLED_WriteChar(char ch, uint8_t font_size)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	71bb      	strb	r3, [r7, #6]
    if (ch < 0x20 || ch > 0x7A) return;
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b1f      	cmp	r3, #31
 8001214:	d96f      	bls.n	80012f6 <OLED_WriteChar+0xf6>
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b7a      	cmp	r3, #122	@ 0x7a
 800121a:	d86c      	bhi.n	80012f6 <OLED_WriteChar+0xf6>

    const uint8_t *font_data = font_5x7[ch - 0x20];
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f1a3 0220 	sub.w	r2, r3, #32
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	4a35      	ldr	r2, [pc, #212]	@ (8001300 <OLED_WriteChar+0x100>)
 800122a:	4413      	add	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
    uint8_t scale = (font_size == FONT_SIZE_LARGE) ? 2 : 1;
 800122e:	79bb      	ldrb	r3, [r7, #6]
 8001230:	2b02      	cmp	r3, #2
 8001232:	d101      	bne.n	8001238 <OLED_WriteChar+0x38>
 8001234:	2302      	movs	r3, #2
 8001236:	e000      	b.n	800123a <OLED_WriteChar+0x3a>
 8001238:	2301      	movs	r3, #1
 800123a:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 5; i++)
 800123c:	2300      	movs	r3, #0
 800123e:	75fb      	strb	r3, [r7, #23]
 8001240:	e04e      	b.n	80012e0 <OLED_WriteChar+0xe0>
    {
        for (uint8_t s = 0; s < scale; s++)
 8001242:	2300      	movs	r3, #0
 8001244:	75bb      	strb	r3, [r7, #22]
 8001246:	e042      	b.n	80012ce <OLED_WriteChar+0xce>
        {
            if (cursor_x >= OLED_WIDTH) break;
 8001248:	4b2e      	ldr	r3, [pc, #184]	@ (8001304 <OLED_WriteChar+0x104>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	db42      	blt.n	80012d8 <OLED_WriteChar+0xd8>

            for (uint8_t j = 0; j < 8; j++)
 8001252:	2300      	movs	r3, #0
 8001254:	757b      	strb	r3, [r7, #21]
 8001256:	e02e      	b.n	80012b6 <OLED_WriteChar+0xb6>
            {
                for (uint8_t sy = 0; sy < scale; sy++)
 8001258:	2300      	movs	r3, #0
 800125a:	753b      	strb	r3, [r7, #20]
 800125c:	e024      	b.n	80012a8 <OLED_WriteChar+0xa8>
                {
                    uint8_t y = cursor_y + j * scale + sy;
 800125e:	7d7a      	ldrb	r2, [r7, #21]
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	fb12 f303 	smulbb	r3, r2, r3
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b27      	ldr	r3, [pc, #156]	@ (8001308 <OLED_WriteChar+0x108>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4413      	add	r3, r2
 800126e:	b2da      	uxtb	r2, r3
 8001270:	7d3b      	ldrb	r3, [r7, #20]
 8001272:	4413      	add	r3, r2
 8001274:	73bb      	strb	r3, [r7, #14]
                    if (y < OLED_HEIGHT)
 8001276:	7bbb      	ldrb	r3, [r7, #14]
 8001278:	2b3f      	cmp	r3, #63	@ 0x3f
 800127a:	d812      	bhi.n	80012a2 <OLED_WriteChar+0xa2>
                    {
                        if (font_data[i] & (1 << j))
 800127c:	7dfb      	ldrb	r3, [r7, #23]
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4413      	add	r3, r2
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	7d7b      	ldrb	r3, [r7, #21]
 8001288:	fa42 f303 	asr.w	r3, r2, r3
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <OLED_WriteChar+0xa2>
                            OLED_DrawPixel(cursor_x, y, true);
 8001294:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <OLED_WriteChar+0x104>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	7bb9      	ldrb	r1, [r7, #14]
 800129a:	2201      	movs	r2, #1
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f84f 	bl	8001340 <OLED_DrawPixel>
                for (uint8_t sy = 0; sy < scale; sy++)
 80012a2:	7d3b      	ldrb	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	753b      	strb	r3, [r7, #20]
 80012a8:	7d3a      	ldrb	r2, [r7, #20]
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d3d6      	bcc.n	800125e <OLED_WriteChar+0x5e>
            for (uint8_t j = 0; j < 8; j++)
 80012b0:	7d7b      	ldrb	r3, [r7, #21]
 80012b2:	3301      	adds	r3, #1
 80012b4:	757b      	strb	r3, [r7, #21]
 80012b6:	7d7b      	ldrb	r3, [r7, #21]
 80012b8:	2b07      	cmp	r3, #7
 80012ba:	d9cd      	bls.n	8001258 <OLED_WriteChar+0x58>
                    }
                }
            }
            cursor_x++;
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <OLED_WriteChar+0x104>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <OLED_WriteChar+0x104>)
 80012c6:	701a      	strb	r2, [r3, #0]
        for (uint8_t s = 0; s < scale; s++)
 80012c8:	7dbb      	ldrb	r3, [r7, #22]
 80012ca:	3301      	adds	r3, #1
 80012cc:	75bb      	strb	r3, [r7, #22]
 80012ce:	7dba      	ldrb	r2, [r7, #22]
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d3b8      	bcc.n	8001248 <OLED_WriteChar+0x48>
 80012d6:	e000      	b.n	80012da <OLED_WriteChar+0xda>
            if (cursor_x >= OLED_WIDTH) break;
 80012d8:	bf00      	nop
    for (uint8_t i = 0; i < 5; i++)
 80012da:	7dfb      	ldrb	r3, [r7, #23]
 80012dc:	3301      	adds	r3, #1
 80012de:	75fb      	strb	r3, [r7, #23]
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d9ad      	bls.n	8001242 <OLED_WriteChar+0x42>
        }
    }

    // Space between characters
    cursor_x += scale;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <OLED_WriteChar+0x104>)
 80012e8:	781a      	ldrb	r2, [r3, #0]
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	4413      	add	r3, r2
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	4b04      	ldr	r3, [pc, #16]	@ (8001304 <OLED_WriteChar+0x104>)
 80012f2:	701a      	strb	r2, [r3, #0]
 80012f4:	e000      	b.n	80012f8 <OLED_WriteChar+0xf8>
    if (ch < 0x20 || ch > 0x7A) return;
 80012f6:	bf00      	nop
}
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	0800b8b8 	.word	0x0800b8b8
 8001304:	20000620 	.word	0x20000620
 8001308:	20000621 	.word	0x20000621

0800130c <OLED_WriteString>:
  * @param  str: String to write
  * @param  font_size: Font size
  * @retval None
  */
void OLED_WriteString(const char *str, uint8_t font_size)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	460b      	mov	r3, r1
 8001316:	70fb      	strb	r3, [r7, #3]
    while (*str)
 8001318:	e008      	b.n	800132c <OLED_WriteString+0x20>
    {
        OLED_WriteChar(*str++, font_size);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	1c5a      	adds	r2, r3, #1
 800131e:	607a      	str	r2, [r7, #4]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	78fa      	ldrb	r2, [r7, #3]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ff6a 	bl	8001200 <OLED_WriteChar>
    while (*str)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1f2      	bne.n	800131a <OLED_WriteString+0xe>
    }
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <OLED_DrawPixel>:
  * @param  y: Y position
  * @param  color: true=white, false=black
  * @retval None
  */
void OLED_DrawPixel(uint8_t x, uint8_t y, bool color)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
 800134a:	460b      	mov	r3, r1
 800134c:	71bb      	strb	r3, [r7, #6]
 800134e:	4613      	mov	r3, r2
 8001350:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	2b00      	cmp	r3, #0
 8001358:	db3d      	blt.n	80013d6 <OLED_DrawPixel+0x96>
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	2b3f      	cmp	r3, #63	@ 0x3f
 800135e:	d83a      	bhi.n	80013d6 <OLED_DrawPixel+0x96>

    if (color)
 8001360:	797b      	ldrb	r3, [r7, #5]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d01a      	beq.n	800139c <OLED_DrawPixel+0x5c>
        oled_buffer[x + (y / 8) * OLED_WIDTH] |= (1 << (y % 8));
 8001366:	79fa      	ldrb	r2, [r7, #7]
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	08db      	lsrs	r3, r3, #3
 800136c:	b2d8      	uxtb	r0, r3
 800136e:	4603      	mov	r3, r0
 8001370:	01db      	lsls	r3, r3, #7
 8001372:	4413      	add	r3, r2
 8001374:	4a1b      	ldr	r2, [pc, #108]	@ (80013e4 <OLED_DrawPixel+0xa4>)
 8001376:	5cd3      	ldrb	r3, [r2, r3]
 8001378:	b25a      	sxtb	r2, r3
 800137a:	79bb      	ldrb	r3, [r7, #6]
 800137c:	f003 0307 	and.w	r3, r3, #7
 8001380:	2101      	movs	r1, #1
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	b25b      	sxtb	r3, r3
 8001388:	4313      	orrs	r3, r2
 800138a:	b259      	sxtb	r1, r3
 800138c:	79fa      	ldrb	r2, [r7, #7]
 800138e:	4603      	mov	r3, r0
 8001390:	01db      	lsls	r3, r3, #7
 8001392:	4413      	add	r3, r2
 8001394:	b2c9      	uxtb	r1, r1
 8001396:	4a13      	ldr	r2, [pc, #76]	@ (80013e4 <OLED_DrawPixel+0xa4>)
 8001398:	54d1      	strb	r1, [r2, r3]
 800139a:	e01d      	b.n	80013d8 <OLED_DrawPixel+0x98>
    else
        oled_buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 800139c:	79fa      	ldrb	r2, [r7, #7]
 800139e:	79bb      	ldrb	r3, [r7, #6]
 80013a0:	08db      	lsrs	r3, r3, #3
 80013a2:	b2d8      	uxtb	r0, r3
 80013a4:	4603      	mov	r3, r0
 80013a6:	01db      	lsls	r3, r3, #7
 80013a8:	4413      	add	r3, r2
 80013aa:	4a0e      	ldr	r2, [pc, #56]	@ (80013e4 <OLED_DrawPixel+0xa4>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
 80013ae:	b25a      	sxtb	r2, r3
 80013b0:	79bb      	ldrb	r3, [r7, #6]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	2101      	movs	r1, #1
 80013b8:	fa01 f303 	lsl.w	r3, r1, r3
 80013bc:	b25b      	sxtb	r3, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	b25b      	sxtb	r3, r3
 80013c2:	4013      	ands	r3, r2
 80013c4:	b259      	sxtb	r1, r3
 80013c6:	79fa      	ldrb	r2, [r7, #7]
 80013c8:	4603      	mov	r3, r0
 80013ca:	01db      	lsls	r3, r3, #7
 80013cc:	4413      	add	r3, r2
 80013ce:	b2c9      	uxtb	r1, r1
 80013d0:	4a04      	ldr	r2, [pc, #16]	@ (80013e4 <OLED_DrawPixel+0xa4>)
 80013d2:	54d1      	strb	r1, [r2, r3]
 80013d4:	e000      	b.n	80013d8 <OLED_DrawPixel+0x98>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80013d6:	bf00      	nop
}
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000220 	.word	0x20000220

080013e8 <OLED_DrawRect>:
  * @param  w: Width
  * @param  h: Height
  * @retval None
  */
void OLED_DrawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h)
{
 80013e8:	b590      	push	{r4, r7, lr}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4604      	mov	r4, r0
 80013f0:	4608      	mov	r0, r1
 80013f2:	4611      	mov	r1, r2
 80013f4:	461a      	mov	r2, r3
 80013f6:	4623      	mov	r3, r4
 80013f8:	71fb      	strb	r3, [r7, #7]
 80013fa:	4603      	mov	r3, r0
 80013fc:	71bb      	strb	r3, [r7, #6]
 80013fe:	460b      	mov	r3, r1
 8001400:	717b      	strb	r3, [r7, #5]
 8001402:	4613      	mov	r3, r2
 8001404:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < w; i++)
 8001406:	2300      	movs	r3, #0
 8001408:	73fb      	strb	r3, [r7, #15]
 800140a:	e019      	b.n	8001440 <OLED_DrawRect+0x58>
    {
        OLED_DrawPixel(x + i, y, true);
 800140c:	79fa      	ldrb	r2, [r7, #7]
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	4413      	add	r3, r2
 8001412:	b2db      	uxtb	r3, r3
 8001414:	79b9      	ldrb	r1, [r7, #6]
 8001416:	2201      	movs	r2, #1
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff91 	bl	8001340 <OLED_DrawPixel>
        OLED_DrawPixel(x + i, y + h - 1, true);
 800141e:	79fa      	ldrb	r2, [r7, #7]
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	4413      	add	r3, r2
 8001424:	b2d8      	uxtb	r0, r3
 8001426:	79ba      	ldrb	r2, [r7, #6]
 8001428:	793b      	ldrb	r3, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	b2db      	uxtb	r3, r3
 800142e:	3b01      	subs	r3, #1
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2201      	movs	r2, #1
 8001434:	4619      	mov	r1, r3
 8001436:	f7ff ff83 	bl	8001340 <OLED_DrawPixel>
    for (uint8_t i = 0; i < w; i++)
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	3301      	adds	r3, #1
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	7bfa      	ldrb	r2, [r7, #15]
 8001442:	797b      	ldrb	r3, [r7, #5]
 8001444:	429a      	cmp	r2, r3
 8001446:	d3e1      	bcc.n	800140c <OLED_DrawRect+0x24>
    }
    for (uint8_t i = 0; i < h; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	e019      	b.n	8001482 <OLED_DrawRect+0x9a>
    {
        OLED_DrawPixel(x, y + i, true);
 800144e:	79ba      	ldrb	r2, [r7, #6]
 8001450:	7bbb      	ldrb	r3, [r7, #14]
 8001452:	4413      	add	r3, r2
 8001454:	b2d9      	uxtb	r1, r3
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	2201      	movs	r2, #1
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ff70 	bl	8001340 <OLED_DrawPixel>
        OLED_DrawPixel(x + w - 1, y + i, true);
 8001460:	79fa      	ldrb	r2, [r7, #7]
 8001462:	797b      	ldrb	r3, [r7, #5]
 8001464:	4413      	add	r3, r2
 8001466:	b2db      	uxtb	r3, r3
 8001468:	3b01      	subs	r3, #1
 800146a:	b2d8      	uxtb	r0, r3
 800146c:	79ba      	ldrb	r2, [r7, #6]
 800146e:	7bbb      	ldrb	r3, [r7, #14]
 8001470:	4413      	add	r3, r2
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2201      	movs	r2, #1
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff ff62 	bl	8001340 <OLED_DrawPixel>
    for (uint8_t i = 0; i < h; i++)
 800147c:	7bbb      	ldrb	r3, [r7, #14]
 800147e:	3301      	adds	r3, #1
 8001480:	73bb      	strb	r3, [r7, #14]
 8001482:	7bba      	ldrb	r2, [r7, #14]
 8001484:	793b      	ldrb	r3, [r7, #4]
 8001486:	429a      	cmp	r2, r3
 8001488:	d3e1      	bcc.n	800144e <OLED_DrawRect+0x66>
    }
}
 800148a:	bf00      	nop
 800148c:	bf00      	nop
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	bd90      	pop	{r4, r7, pc}

08001494 <OLED_DrawBitmap>:
  * @brief  Draw bitmap image (128x64)
  * @param  bitmap: Pointer to bitmap data (1024 bytes)
  * @retval None
  */
static void OLED_DrawBitmap(const uint8_t* bitmap)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
    memcpy(oled_buffer, bitmap, OLED_BUFFER_SIZE);
 800149c:	4a06      	ldr	r2, [pc, #24]	@ (80014b8 <OLED_DrawBitmap+0x24>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4610      	mov	r0, r2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014a8:	461a      	mov	r2, r3
 80014aa:	f009 f923 	bl	800a6f4 <memcpy>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000220 	.word	0x20000220

080014bc <OLED_ShowSplashScreen>:
/**
  * @brief  Show splash screen with messages
  * @retval None
  */
void OLED_ShowSplashScreen(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    // Screen 1: Aldzama Demolition Robot Logo (2 seconds)
    OLED_Clear();
 80014c0:	f7ff fe52 	bl	8001168 <OLED_Clear>
    OLED_DrawBitmap(logo_aldzama);
 80014c4:	481d      	ldr	r0, [pc, #116]	@ (800153c <OLED_ShowSplashScreen+0x80>)
 80014c6:	f7ff ffe5 	bl	8001494 <OLED_DrawBitmap>
    OLED_Update();
 80014ca:	f7ff fe63 	bl	8001194 <OLED_Update>
    HAL_Delay(2000);
 80014ce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80014d2:	f000 fd97 	bl	8002004 <HAL_Delay>

    // Screen 2: Semangat Kerjanya Sayangg (1 second)
    OLED_Clear();
 80014d6:	f7ff fe47 	bl	8001168 <OLED_Clear>
    OLED_SetCursor(10, 24);
 80014da:	2118      	movs	r1, #24
 80014dc:	200a      	movs	r0, #10
 80014de:	f7ff fe77 	bl	80011d0 <OLED_SetCursor>
    OLED_WriteString("Semangat", FONT_SIZE_LARGE);
 80014e2:	2102      	movs	r1, #2
 80014e4:	4816      	ldr	r0, [pc, #88]	@ (8001540 <OLED_ShowSplashScreen+0x84>)
 80014e6:	f7ff ff11 	bl	800130c <OLED_WriteString>
    OLED_SetCursor(4, 46);
 80014ea:	212e      	movs	r1, #46	@ 0x2e
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff fe6f 	bl	80011d0 <OLED_SetCursor>
    OLED_WriteString("Kerjanya Sayangg", FONT_SIZE_NORMAL);
 80014f2:	2101      	movs	r1, #1
 80014f4:	4813      	ldr	r0, [pc, #76]	@ (8001544 <OLED_ShowSplashScreen+0x88>)
 80014f6:	f7ff ff09 	bl	800130c <OLED_WriteString>
    OLED_Update();
 80014fa:	f7ff fe4b 	bl	8001194 <OLED_Update>
    HAL_Delay(1000);
 80014fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001502:	f000 fd7f 	bl	8002004 <HAL_Delay>

    // Screen 3: Tetap Jaga Safetynya Yaa (1 second)
    OLED_Clear();
 8001506:	f7ff fe2f 	bl	8001168 <OLED_Clear>
    OLED_SetCursor(20, 24);
 800150a:	2118      	movs	r1, #24
 800150c:	2014      	movs	r0, #20
 800150e:	f7ff fe5f 	bl	80011d0 <OLED_SetCursor>
    OLED_WriteString("Tetap Jaga", FONT_SIZE_LARGE);
 8001512:	2102      	movs	r1, #2
 8001514:	480c      	ldr	r0, [pc, #48]	@ (8001548 <OLED_ShowSplashScreen+0x8c>)
 8001516:	f7ff fef9 	bl	800130c <OLED_WriteString>
    OLED_SetCursor(12, 46);
 800151a:	212e      	movs	r1, #46	@ 0x2e
 800151c:	200c      	movs	r0, #12
 800151e:	f7ff fe57 	bl	80011d0 <OLED_SetCursor>
    OLED_WriteString("Safetynya Yaa", FONT_SIZE_NORMAL);
 8001522:	2101      	movs	r1, #1
 8001524:	4809      	ldr	r0, [pc, #36]	@ (800154c <OLED_ShowSplashScreen+0x90>)
 8001526:	f7ff fef1 	bl	800130c <OLED_WriteString>
    OLED_Update();
 800152a:	f7ff fe33 	bl	8001194 <OLED_Update>
    HAL_Delay(1000);
 800152e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001532:	f000 fd67 	bl	8002004 <HAL_Delay>
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	0800b4c8 	.word	0x0800b4c8
 8001540:	0800b0d4 	.word	0x0800b0d4
 8001544:	0800b0e0 	.word	0x0800b0e0
 8001548:	0800b0f4 	.word	0x0800b0f4
 800154c:	0800b100 	.word	0x0800b100

08001550 <OLED_ShowModeScreen>:
  * @param  s5_2: Switch 5_2 state
  * @param  joystick_data: Pointer to joystick data array [left_x, left_y, right_x, right_y, r8, r1]
  * @retval None
  */
void OLED_ShowModeScreen(uint8_t s5_1, uint8_t s5_2, const uint8_t* joystick_data, uint8_t sleep_mode)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08c      	sub	sp, #48	@ 0x30
 8001554:	af00      	add	r7, sp, #0
 8001556:	603a      	str	r2, [r7, #0]
 8001558:	461a      	mov	r2, r3
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	460b      	mov	r3, r1
 8001560:	71bb      	strb	r3, [r7, #6]
 8001562:	4613      	mov	r3, r2
 8001564:	717b      	strb	r3, [r7, #5]
    OLED_Clear();
 8001566:	f7ff fdff 	bl	8001168 <OLED_Clear>

    // Title
    OLED_SetCursor(10, 0);
 800156a:	2100      	movs	r1, #0
 800156c:	200a      	movs	r0, #10
 800156e:	f7ff fe2f 	bl	80011d0 <OLED_SetCursor>
    OLED_WriteString("DEMOLITION ROBOT", FONT_SIZE_NORMAL);
 8001572:	2101      	movs	r1, #1
 8001574:	48bc      	ldr	r0, [pc, #752]	@ (8001868 <OLED_ShowModeScreen+0x318>)
 8001576:	f7ff fec9 	bl	800130c <OLED_WriteString>

    // Draw separator line
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 800157a:	2300      	movs	r3, #0
 800157c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001580:	e00b      	b.n	800159a <OLED_ShowModeScreen+0x4a>
    {
        OLED_DrawPixel(i, 10, true);
 8001582:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001586:	2201      	movs	r2, #1
 8001588:	210a      	movs	r1, #10
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fed8 	bl	8001340 <OLED_DrawPixel>
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 8001590:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001594:	3301      	adds	r3, #1
 8001596:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800159a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800159e:	2b00      	cmp	r3, #0
 80015a0:	daef      	bge.n	8001582 <OLED_ShowModeScreen+0x32>
    }

    // ========================================================================
    // SLEEP MODE - Emergency Display (Highest Priority)
    // ========================================================================
    if (sleep_mode)
 80015a2:	797b      	ldrb	r3, [r7, #5]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d024      	beq.n	80015f2 <OLED_ShowModeScreen+0xa2>
    {
        // Draw warning box
        OLED_DrawRect(5, 18, 118, 40);
 80015a8:	2328      	movs	r3, #40	@ 0x28
 80015aa:	2276      	movs	r2, #118	@ 0x76
 80015ac:	2112      	movs	r1, #18
 80015ae:	2005      	movs	r0, #5
 80015b0:	f7ff ff1a 	bl	80013e8 <OLED_DrawRect>
        OLED_DrawRect(6, 19, 116, 38);  // Double border for emphasis
 80015b4:	2326      	movs	r3, #38	@ 0x26
 80015b6:	2274      	movs	r2, #116	@ 0x74
 80015b8:	2113      	movs	r1, #19
 80015ba:	2006      	movs	r0, #6
 80015bc:	f7ff ff14 	bl	80013e8 <OLED_DrawRect>

        // Display SLEEP MODE status
        OLED_SetCursor(18, 24);
 80015c0:	2118      	movs	r1, #24
 80015c2:	2012      	movs	r0, #18
 80015c4:	f7ff fe04 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("** SLEEP MODE **", FONT_SIZE_NORMAL);
 80015c8:	2101      	movs	r1, #1
 80015ca:	48a8      	ldr	r0, [pc, #672]	@ (800186c <OLED_ShowModeScreen+0x31c>)
 80015cc:	f7ff fe9e 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(15, 36);
 80015d0:	2124      	movs	r1, #36	@ 0x24
 80015d2:	200f      	movs	r0, #15
 80015d4:	f7ff fdfc 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("Emergency Active", FONT_SIZE_NORMAL);
 80015d8:	2101      	movs	r1, #1
 80015da:	48a5      	ldr	r0, [pc, #660]	@ (8001870 <OLED_ShowModeScreen+0x320>)
 80015dc:	f7ff fe96 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(10, 48);
 80015e0:	2130      	movs	r1, #48	@ 0x30
 80015e2:	200a      	movs	r0, #10
 80015e4:	f7ff fdf4 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("All Controls OFF", FONT_SIZE_NORMAL);
 80015e8:	2101      	movs	r1, #1
 80015ea:	48a2      	ldr	r0, [pc, #648]	@ (8001874 <OLED_ShowModeScreen+0x324>)
 80015ec:	f7ff fe8e 	bl	800130c <OLED_WriteString>
 80015f0:	e137      	b.n	8001862 <OLED_ShowModeScreen+0x312>

        return;  // Exit early - don't show normal mode info
    }

    // Extract joystick values
    uint8_t left_x = joystick_data[0];
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t left_y = joystick_data[1];
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	3301      	adds	r3, #1
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t right_x = joystick_data[2];
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	3302      	adds	r3, #2
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    uint8_t right_y = joystick_data[3];
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	3303      	adds	r3, #3
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    // Convert to percentage (0-255 -> 0-100%)
    uint8_t lx_pct = (left_x * 100) / 255;
 8001618:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800161c:	2264      	movs	r2, #100	@ 0x64
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	4a95      	ldr	r2, [pc, #596]	@ (8001878 <OLED_ShowModeScreen+0x328>)
 8001624:	fb82 1203 	smull	r1, r2, r2, r3
 8001628:	441a      	add	r2, r3
 800162a:	11d2      	asrs	r2, r2, #7
 800162c:	17db      	asrs	r3, r3, #31
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    uint8_t ly_pct = (left_y * 100) / 255;
 8001634:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001638:	2264      	movs	r2, #100	@ 0x64
 800163a:	fb02 f303 	mul.w	r3, r2, r3
 800163e:	4a8e      	ldr	r2, [pc, #568]	@ (8001878 <OLED_ShowModeScreen+0x328>)
 8001640:	fb82 1203 	smull	r1, r2, r2, r3
 8001644:	441a      	add	r2, r3
 8001646:	11d2      	asrs	r2, r2, #7
 8001648:	17db      	asrs	r3, r3, #31
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    uint8_t rx_pct = (right_x * 100) / 255;
 8001650:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001654:	2264      	movs	r2, #100	@ 0x64
 8001656:	fb02 f303 	mul.w	r3, r2, r3
 800165a:	4a87      	ldr	r2, [pc, #540]	@ (8001878 <OLED_ShowModeScreen+0x328>)
 800165c:	fb82 1203 	smull	r1, r2, r2, r3
 8001660:	441a      	add	r2, r3
 8001662:	11d2      	asrs	r2, r2, #7
 8001664:	17db      	asrs	r3, r3, #31
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    uint8_t ry_pct = (right_y * 100) / 255;
 800166c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001670:	2264      	movs	r2, #100	@ 0x64
 8001672:	fb02 f303 	mul.w	r3, r2, r3
 8001676:	4a80      	ldr	r2, [pc, #512]	@ (8001878 <OLED_ShowModeScreen+0x328>)
 8001678:	fb82 1203 	smull	r1, r2, r2, r3
 800167c:	441a      	add	r2, r3
 800167e:	11d2      	asrs	r2, r2, #7
 8001680:	17db      	asrs	r3, r3, #31
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Determine mode
    const char *mode_name;
    char line_buffer[20];

    if (s5_1 == 0 && s5_2 == 0)
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d155      	bne.n	800173a <OLED_ShowModeScreen+0x1ea>
 800168e:	79bb      	ldrb	r3, [r7, #6]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d152      	bne.n	800173a <OLED_ShowModeScreen+0x1ea>
    {
        // Mode UPPER - Excavator
        mode_name = "MODE: UPPER";
 8001694:	4b79      	ldr	r3, [pc, #484]	@ (800187c <OLED_ShowModeScreen+0x32c>)
 8001696:	623b      	str	r3, [r7, #32]

        OLED_SetCursor(20, 14);
 8001698:	210e      	movs	r1, #14
 800169a:	2014      	movs	r0, #20
 800169c:	f7ff fd98 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 80016a0:	2101      	movs	r1, #1
 80016a2:	6a38      	ldr	r0, [r7, #32]
 80016a4:	f7ff fe32 	bl	800130c <OLED_WriteString>

        // Display cylinders with percentages
        OLED_SetCursor(2, 28);
 80016a8:	211c      	movs	r1, #28
 80016aa:	2002      	movs	r0, #2
 80016ac:	f7ff fd90 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL1 Boom:  %3d%%", rx_pct);
 80016b0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016b4:	f107 000c 	add.w	r0, r7, #12
 80016b8:	4a71      	ldr	r2, [pc, #452]	@ (8001880 <OLED_ShowModeScreen+0x330>)
 80016ba:	2114      	movs	r1, #20
 80016bc:	f008 ffb8 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fe20 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 36);
 80016cc:	2124      	movs	r1, #36	@ 0x24
 80016ce:	2002      	movs	r0, #2
 80016d0:	f7ff fd7e 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL2 Stick: %3d%%", ry_pct);
 80016d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016d8:	f107 000c 	add.w	r0, r7, #12
 80016dc:	4a69      	ldr	r2, [pc, #420]	@ (8001884 <OLED_ShowModeScreen+0x334>)
 80016de:	2114      	movs	r1, #20
 80016e0:	f008 ffa6 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fe0e 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 44);
 80016f0:	212c      	movs	r1, #44	@ 0x2c
 80016f2:	2002      	movs	r0, #2
 80016f4:	f7ff fd6c 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL3 Bucket:%3d%%", ly_pct);
 80016f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80016fc:	f107 000c 	add.w	r0, r7, #12
 8001700:	4a61      	ldr	r2, [pc, #388]	@ (8001888 <OLED_ShowModeScreen+0x338>)
 8001702:	2114      	movs	r1, #20
 8001704:	f008 ff94 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fdfc 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 52);
 8001714:	2134      	movs	r1, #52	@ 0x34
 8001716:	2002      	movs	r0, #2
 8001718:	f7ff fd5a 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "Slew CW/CCW:%3d%%", lx_pct);
 800171c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001720:	f107 000c 	add.w	r0, r7, #12
 8001724:	4a59      	ldr	r2, [pc, #356]	@ (800188c <OLED_ShowModeScreen+0x33c>)
 8001726:	2114      	movs	r1, #20
 8001728:	f008 ff82 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fdea 	bl	800130c <OLED_WriteString>
 8001738:	e093      	b.n	8001862 <OLED_ShowModeScreen+0x312>
    }
    else if (s5_1 == 1 && s5_2 == 0)
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d11d      	bne.n	800177c <OLED_ShowModeScreen+0x22c>
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d11a      	bne.n	800177c <OLED_ShowModeScreen+0x22c>
    {
        // Mode DUAL - Reserved
        mode_name = "MODE: DUAL";
 8001746:	4b52      	ldr	r3, [pc, #328]	@ (8001890 <OLED_ShowModeScreen+0x340>)
 8001748:	623b      	str	r3, [r7, #32]

        OLED_SetCursor(25, 14);
 800174a:	210e      	movs	r1, #14
 800174c:	2019      	movs	r0, #25
 800174e:	f7ff fd3f 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001752:	2101      	movs	r1, #1
 8001754:	6a38      	ldr	r0, [r7, #32]
 8001756:	f7ff fdd9 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(20, 32);
 800175a:	2120      	movs	r1, #32
 800175c:	2014      	movs	r0, #20
 800175e:	f7ff fd37 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("Reserved for", FONT_SIZE_NORMAL);
 8001762:	2101      	movs	r1, #1
 8001764:	484b      	ldr	r0, [pc, #300]	@ (8001894 <OLED_ShowModeScreen+0x344>)
 8001766:	f7ff fdd1 	bl	800130c <OLED_WriteString>
        OLED_SetCursor(25, 44);
 800176a:	212c      	movs	r1, #44	@ 0x2c
 800176c:	2019      	movs	r0, #25
 800176e:	f7ff fd2f 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("Future Use", FONT_SIZE_NORMAL);
 8001772:	2101      	movs	r1, #1
 8001774:	4848      	ldr	r0, [pc, #288]	@ (8001898 <OLED_ShowModeScreen+0x348>)
 8001776:	f7ff fdc9 	bl	800130c <OLED_WriteString>
 800177a:	e072      	b.n	8001862 <OLED_ShowModeScreen+0x312>
    }
    else if (s5_1 == 0 && s5_2 == 1)
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d155      	bne.n	800182e <OLED_ShowModeScreen+0x2de>
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d152      	bne.n	800182e <OLED_ShowModeScreen+0x2de>
    {
        // Mode LOWER - Mobility
        mode_name = "MODE: LOWER";
 8001788:	4b44      	ldr	r3, [pc, #272]	@ (800189c <OLED_ShowModeScreen+0x34c>)
 800178a:	623b      	str	r3, [r7, #32]

        OLED_SetCursor(20, 14);
 800178c:	210e      	movs	r1, #14
 800178e:	2014      	movs	r0, #20
 8001790:	f7ff fd1e 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001794:	2101      	movs	r1, #1
 8001796:	6a38      	ldr	r0, [r7, #32]
 8001798:	f7ff fdb8 	bl	800130c <OLED_WriteString>

        // Display mobility controls with percentages
        OLED_SetCursor(2, 28);
 800179c:	211c      	movs	r1, #28
 800179e:	2002      	movs	r0, #2
 80017a0:	f7ff fd16 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "Track Left:  %3d%%", ly_pct);
 80017a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80017a8:	f107 000c 	add.w	r0, r7, #12
 80017ac:	4a3c      	ldr	r2, [pc, #240]	@ (80018a0 <OLED_ShowModeScreen+0x350>)
 80017ae:	2114      	movs	r1, #20
 80017b0:	f008 ff3e 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fda6 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 36);
 80017c0:	2124      	movs	r1, #36	@ 0x24
 80017c2:	2002      	movs	r0, #2
 80017c4:	f7ff fd04 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "Track Right: %3d%%", ry_pct);
 80017c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017cc:	f107 000c 	add.w	r0, r7, #12
 80017d0:	4a34      	ldr	r2, [pc, #208]	@ (80018a4 <OLED_ShowModeScreen+0x354>)
 80017d2:	2114      	movs	r1, #20
 80017d4:	f008 ff2c 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2100      	movs	r1, #0
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fd94 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 44);
 80017e4:	212c      	movs	r1, #44	@ 0x2c
 80017e6:	2002      	movs	r0, #2
 80017e8:	f7ff fcf2 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "Outrig Left: %3d%%", lx_pct);
 80017ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80017f0:	f107 000c 	add.w	r0, r7, #12
 80017f4:	4a2c      	ldr	r2, [pc, #176]	@ (80018a8 <OLED_ShowModeScreen+0x358>)
 80017f6:	2114      	movs	r1, #20
 80017f8:	f008 ff1a 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff fd82 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(2, 52);
 8001808:	2134      	movs	r1, #52	@ 0x34
 800180a:	2002      	movs	r0, #2
 800180c:	f7ff fce0 	bl	80011d0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "Outrig Right:%3d%%", rx_pct);
 8001810:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001814:	f107 000c 	add.w	r0, r7, #12
 8001818:	4a24      	ldr	r2, [pc, #144]	@ (80018ac <OLED_ShowModeScreen+0x35c>)
 800181a:	2114      	movs	r1, #20
 800181c:	f008 ff08 	bl	800a630 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fd70 	bl	800130c <OLED_WriteString>
 800182c:	e019      	b.n	8001862 <OLED_ShowModeScreen+0x312>
    }
    else
    {
        // Invalid mode
        mode_name = "MODE: INVALID";
 800182e:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <OLED_ShowModeScreen+0x360>)
 8001830:	623b      	str	r3, [r7, #32]

        OLED_SetCursor(15, 14);
 8001832:	210e      	movs	r1, #14
 8001834:	200f      	movs	r0, #15
 8001836:	f7ff fccb 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 800183a:	2101      	movs	r1, #1
 800183c:	6a38      	ldr	r0, [r7, #32]
 800183e:	f7ff fd65 	bl	800130c <OLED_WriteString>

        OLED_SetCursor(15, 32);
 8001842:	2120      	movs	r1, #32
 8001844:	200f      	movs	r0, #15
 8001846:	f7ff fcc3 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("Check Switch", FONT_SIZE_NORMAL);
 800184a:	2101      	movs	r1, #1
 800184c:	4819      	ldr	r0, [pc, #100]	@ (80018b4 <OLED_ShowModeScreen+0x364>)
 800184e:	f7ff fd5d 	bl	800130c <OLED_WriteString>
        OLED_SetCursor(10, 44);
 8001852:	212c      	movs	r1, #44	@ 0x2c
 8001854:	200a      	movs	r0, #10
 8001856:	f7ff fcbb 	bl	80011d0 <OLED_SetCursor>
        OLED_WriteString("Configuration", FONT_SIZE_NORMAL);
 800185a:	2101      	movs	r1, #1
 800185c:	4816      	ldr	r0, [pc, #88]	@ (80018b8 <OLED_ShowModeScreen+0x368>)
 800185e:	f7ff fd55 	bl	800130c <OLED_WriteString>
    }
}
 8001862:	3730      	adds	r7, #48	@ 0x30
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	0800b110 	.word	0x0800b110
 800186c:	0800b124 	.word	0x0800b124
 8001870:	0800b138 	.word	0x0800b138
 8001874:	0800b14c 	.word	0x0800b14c
 8001878:	80808081 	.word	0x80808081
 800187c:	0800b160 	.word	0x0800b160
 8001880:	0800b16c 	.word	0x0800b16c
 8001884:	0800b180 	.word	0x0800b180
 8001888:	0800b194 	.word	0x0800b194
 800188c:	0800b1a8 	.word	0x0800b1a8
 8001890:	0800b1bc 	.word	0x0800b1bc
 8001894:	0800b1c8 	.word	0x0800b1c8
 8001898:	0800b1d8 	.word	0x0800b1d8
 800189c:	0800b1e4 	.word	0x0800b1e4
 80018a0:	0800b1f0 	.word	0x0800b1f0
 80018a4:	0800b204 	.word	0x0800b204
 80018a8:	0800b218 	.word	0x0800b218
 80018ac:	0800b22c 	.word	0x0800b22c
 80018b0:	0800b240 	.word	0x0800b240
 80018b4:	0800b250 	.word	0x0800b250
 80018b8:	0800b260 	.word	0x0800b260

080018bc <OLED_WriteCommand>:
  * @brief  Write command to OLED
  * @param  cmd: Command byte
  * @retval None
  */
static void OLED_WriteCommand(uint8_t cmd)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af02      	add	r7, sp, #8
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {OLED_CMD, cmd};
 80018c6:	2300      	movs	r3, #0
 80018c8:	733b      	strb	r3, [r7, #12]
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, data, 2, OLED_TIMEOUT);
 80018ce:	4b07      	ldr	r3, [pc, #28]	@ (80018ec <OLED_WriteCommand+0x30>)
 80018d0:	6818      	ldr	r0, [r3, #0]
 80018d2:	f107 020c 	add.w	r2, r7, #12
 80018d6:	2364      	movs	r3, #100	@ 0x64
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2302      	movs	r3, #2
 80018dc:	2178      	movs	r1, #120	@ 0x78
 80018de:	f001 fc35 	bl	800314c <HAL_I2C_Master_Transmit>
}
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	2000021c 	.word	0x2000021c

080018f0 <OLED_WriteData>:
  * @param  data: Data buffer
  * @param  len: Data length
  * @retval None
  */
static void OLED_WriteData(uint8_t *data, uint16_t len)
{
 80018f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018f4:	b087      	sub	sp, #28
 80018f6:	af02      	add	r7, sp, #8
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	460b      	mov	r3, r1
 80018fc:	807b      	strh	r3, [r7, #2]
 80018fe:	466b      	mov	r3, sp
 8001900:	461e      	mov	r6, r3
    uint8_t buffer[len + 1];
 8001902:	887b      	ldrh	r3, [r7, #2]
 8001904:	1c59      	adds	r1, r3, #1
 8001906:	1e4b      	subs	r3, r1, #1
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	460a      	mov	r2, r1
 800190c:	2300      	movs	r3, #0
 800190e:	4690      	mov	r8, r2
 8001910:	4699      	mov	r9, r3
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800191e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001922:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001926:	460a      	mov	r2, r1
 8001928:	2300      	movs	r3, #0
 800192a:	4614      	mov	r4, r2
 800192c:	461d      	mov	r5, r3
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	00eb      	lsls	r3, r5, #3
 8001938:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800193c:	00e2      	lsls	r2, r4, #3
 800193e:	460b      	mov	r3, r1
 8001940:	3307      	adds	r3, #7
 8001942:	08db      	lsrs	r3, r3, #3
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	ebad 0d03 	sub.w	sp, sp, r3
 800194a:	ab02      	add	r3, sp, #8
 800194c:	3300      	adds	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]
    buffer[0] = OLED_DATA;
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	2240      	movs	r2, #64	@ 0x40
 8001954:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, len);
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	3301      	adds	r3, #1
 800195a:	887a      	ldrh	r2, [r7, #2]
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	4618      	mov	r0, r3
 8001960:	f008 fec8 	bl	800a6f4 <memcpy>
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, buffer, len + 1, OLED_TIMEOUT);
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <OLED_WriteData+0x98>)
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	887b      	ldrh	r3, [r7, #2]
 800196a:	3301      	adds	r3, #1
 800196c:	b29b      	uxth	r3, r3
 800196e:	2264      	movs	r2, #100	@ 0x64
 8001970:	9200      	str	r2, [sp, #0]
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	2178      	movs	r1, #120	@ 0x78
 8001976:	f001 fbe9 	bl	800314c <HAL_I2C_Master_Transmit>
 800197a:	46b5      	mov	sp, r6
}
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001986:	bf00      	nop
 8001988:	2000021c 	.word	0x2000021c

0800198c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <HAL_MspInit+0x4c>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	4a0f      	ldr	r2, [pc, #60]	@ (80019d8 <HAL_MspInit+0x4c>)
 800199c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019a2:	4b0d      	ldr	r3, [pc, #52]	@ (80019d8 <HAL_MspInit+0x4c>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	603b      	str	r3, [r7, #0]
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <HAL_MspInit+0x4c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	4a08      	ldr	r2, [pc, #32]	@ (80019d8 <HAL_MspInit+0x4c>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_MspInit+0x4c>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c6:	603b      	str	r3, [r7, #0]
 80019c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800

080019dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <NMI_Handler+0x4>

080019e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <MemManage_Handler+0x4>

080019f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a32:	f000 fac7 	bl	8001fc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a40:	4802      	ldr	r0, [pc, #8]	@ (8001a4c <USART1_IRQHandler+0x10>)
 8001a42:	f003 fe63 	bl	800570c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000624 	.word	0x20000624

08001a50 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a54:	4802      	ldr	r0, [pc, #8]	@ (8001a60 <OTG_FS_IRQHandler+0x10>)
 8001a56:	f002 f816 	bl	8003a86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20001f58 	.word	0x20001f58

08001a64 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8001a7e:	887b      	ldrh	r3, [r7, #2]
 8001a80:	4619      	mov	r1, r3
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f001 f9ec 	bl	8002e60 <HAL_GPIO_ReadPin>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	bf0c      	ite	eq
 8001a92:	2301      	moveq	r3, #1
 8001a94:	2300      	movne	r3, #0
 8001a96:	b2db      	uxtb	r3, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8001aa8:	2110      	movs	r1, #16
 8001aaa:	484e      	ldr	r0, [pc, #312]	@ (8001be4 <Switch_Read+0x144>)
 8001aac:	f7ff ffe1 	bl	8001a72 <Switch_ReadPin>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	7813      	ldrb	r3, [r2, #0]
 8001ab8:	f361 0300 	bfi	r3, r1, #0, #1
 8001abc:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 8001abe:	2120      	movs	r1, #32
 8001ac0:	4848      	ldr	r0, [pc, #288]	@ (8001be4 <Switch_Read+0x144>)
 8001ac2:	f7ff ffd6 	bl	8001a72 <Switch_ReadPin>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4619      	mov	r1, r3
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	7813      	ldrb	r3, [r2, #0]
 8001ace:	f361 0341 	bfi	r3, r1, #1, #1
 8001ad2:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	4844      	ldr	r0, [pc, #272]	@ (8001be8 <Switch_Read+0x148>)
 8001ad8:	f7ff ffcb 	bl	8001a72 <Switch_ReadPin>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4619      	mov	r1, r3
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	7813      	ldrb	r3, [r2, #0]
 8001ae4:	f361 0382 	bfi	r3, r1, #2, #1
 8001ae8:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 8001aea:	2102      	movs	r1, #2
 8001aec:	483e      	ldr	r0, [pc, #248]	@ (8001be8 <Switch_Read+0x148>)
 8001aee:	f7ff ffc0 	bl	8001a72 <Switch_ReadPin>
 8001af2:	4603      	mov	r3, r0
 8001af4:	4619      	mov	r1, r3
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	7813      	ldrb	r3, [r2, #0]
 8001afa:	f361 03c3 	bfi	r3, r1, #3, #1
 8001afe:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8001b00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b04:	4838      	ldr	r0, [pc, #224]	@ (8001be8 <Switch_Read+0x148>)
 8001b06:	f7ff ffb4 	bl	8001a72 <Switch_ReadPin>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	7813      	ldrb	r3, [r2, #0]
 8001b12:	f361 1304 	bfi	r3, r1, #4, #1
 8001b16:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 8001b18:	2110      	movs	r1, #16
 8001b1a:	4833      	ldr	r0, [pc, #204]	@ (8001be8 <Switch_Read+0x148>)
 8001b1c:	f7ff ffa9 	bl	8001a72 <Switch_ReadPin>
 8001b20:	4603      	mov	r3, r0
 8001b22:	4619      	mov	r1, r3
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	7813      	ldrb	r3, [r2, #0]
 8001b28:	f361 1345 	bfi	r3, r1, #5, #1
 8001b2c:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 8001b2e:	2120      	movs	r1, #32
 8001b30:	482d      	ldr	r0, [pc, #180]	@ (8001be8 <Switch_Read+0x148>)
 8001b32:	f7ff ff9e 	bl	8001a72 <Switch_ReadPin>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4619      	mov	r1, r3
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	7813      	ldrb	r3, [r2, #0]
 8001b3e:	f361 1386 	bfi	r3, r1, #6, #1
 8001b42:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 8001b44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b48:	4826      	ldr	r0, [pc, #152]	@ (8001be4 <Switch_Read+0x144>)
 8001b4a:	f7ff ff92 	bl	8001a72 <Switch_ReadPin>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4619      	mov	r1, r3
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	7813      	ldrb	r3, [r2, #0]
 8001b56:	f361 13c7 	bfi	r3, r1, #7, #1
 8001b5a:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 8001b5c:	2108      	movs	r1, #8
 8001b5e:	4822      	ldr	r0, [pc, #136]	@ (8001be8 <Switch_Read+0x148>)
 8001b60:	f7ff ff87 	bl	8001a72 <Switch_ReadPin>
 8001b64:	4603      	mov	r3, r0
 8001b66:	4619      	mov	r1, r3
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	7853      	ldrb	r3, [r2, #1]
 8001b6c:	f361 0300 	bfi	r3, r1, #0, #1
 8001b70:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8001b72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b76:	481c      	ldr	r0, [pc, #112]	@ (8001be8 <Switch_Read+0x148>)
 8001b78:	f7ff ff7b 	bl	8001a72 <Switch_ReadPin>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	7853      	ldrb	r3, [r2, #1]
 8001b84:	f361 0341 	bfi	r3, r1, #1, #1
 8001b88:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 8001b8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b8e:	4816      	ldr	r0, [pc, #88]	@ (8001be8 <Switch_Read+0x148>)
 8001b90:	f7ff ff6f 	bl	8001a72 <Switch_ReadPin>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4619      	mov	r1, r3
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	7853      	ldrb	r3, [r2, #1]
 8001b9c:	f361 0382 	bfi	r3, r1, #2, #1
 8001ba0:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8001ba2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ba6:	4810      	ldr	r0, [pc, #64]	@ (8001be8 <Switch_Read+0x148>)
 8001ba8:	f7ff ff63 	bl	8001a72 <Switch_ReadPin>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4619      	mov	r1, r3
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	7853      	ldrb	r3, [r2, #1]
 8001bb4:	f361 03c3 	bfi	r3, r1, #3, #1
 8001bb8:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 8001bba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bbe:	4809      	ldr	r0, [pc, #36]	@ (8001be4 <Switch_Read+0x144>)
 8001bc0:	f7ff ff57 	bl	8001a72 <Switch_ReadPin>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	7853      	ldrb	r3, [r2, #1]
 8001bcc:	f361 1304 	bfi	r3, r1, #4, #1
 8001bd0:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	7853      	ldrb	r3, [r2, #1]
 8001bd6:	f36f 1347 	bfc	r3, #5, #3
 8001bda:	7053      	strb	r3, [r2, #1]
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40020000 	.word	0x40020000
 8001be8:	40020400 	.word	0x40020400

08001bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c14:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c16:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <MX_USART1_UART_Init+0x50>)
 8001c18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001c1a:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001c20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c22:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c28:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c34:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c36:	220c      	movs	r2, #12
 8001c38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c3a:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c40:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c46:	4805      	ldr	r0, [pc, #20]	@ (8001c5c <MX_USART1_UART_Init+0x4c>)
 8001c48:	f003 fc84 	bl	8005554 <HAL_UART_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c52:	f7ff fa21 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000624 	.word	0x20000624
 8001c60:	40011000 	.word	0x40011000

08001c64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	@ 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf8 <HAL_UART_MspInit+0x94>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d134      	bne.n	8001cf0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001c90:	f043 0310 	orr.w	r3, r3, #16
 8001c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a14      	ldr	r2, [pc, #80]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b12      	ldr	r3, [pc, #72]	@ (8001cfc <HAL_UART_MspInit+0x98>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cbe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cd0:	2307      	movs	r3, #7
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4809      	ldr	r0, [pc, #36]	@ (8001d00 <HAL_UART_MspInit+0x9c>)
 8001cdc:	f000 ff3c 	bl	8002b58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	2025      	movs	r0, #37	@ 0x25
 8001ce6:	f000 fe6e 	bl	80029c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cea:	2025      	movs	r0, #37	@ 0x25
 8001cec:	f000 fe87 	bl	80029fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	@ 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40011000 	.word	0x40011000
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020000 	.word	0x40020000

08001d04 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 8001d08:	2064      	movs	r0, #100	@ 0x64
 8001d0a:	f000 f97b 	bl	8002004 <HAL_Delay>
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b084      	sub	sp, #16
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7fe fa60 	bl	80001e0 <strlen>
 8001d20:	4603      	mov	r3, r0
 8001d22:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 8001d24:	89fb      	ldrh	r3, [r7, #14]
 8001d26:	4619      	mov	r1, r3
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f008 f825 	bl	8009d78 <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 8001d2e:	200a      	movs	r0, #10
 8001d30:	f000 f968 	bl	8002004 <HAL_Delay>
}
 8001d34:	bf00      	nop
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3e:	b0a1      	sub	sp, #132	@ 0x84
 8001d40:	af12      	add	r7, sp, #72	@ 0x48
 8001d42:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 8001d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4a:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d4c:	469c      	mov	ip, r3
        data->joystick.left_y,
 8001d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d50:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d52:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 8001d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d56:	799b      	ldrb	r3, [r3, #6]
 8001d58:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001d5c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	799b      	ldrb	r3, [r3, #6]
 8001d64:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001d68:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 8001d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d6e:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d70:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 8001d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d74:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d76:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 8001d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7a:	799b      	ldrb	r3, [r3, #6]
 8001d7c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001d80:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d82:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8001d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d86:	799b      	ldrb	r3, [r3, #6]
 8001d88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001d8c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d8e:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8001d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d92:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d94:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 8001d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d98:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001d9a:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 8001d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d9e:	799b      	ldrb	r3, [r3, #6]
 8001da0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001da4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001da6:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 8001da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001daa:	799b      	ldrb	r3, [r3, #6]
 8001dac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001db0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001db2:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 8001db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db6:	799b      	ldrb	r3, [r3, #6]
 8001db8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001dbc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001dbe:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8001dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc2:	799b      	ldrb	r3, [r3, #6]
 8001dc4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001dc8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001dca:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 8001dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dce:	79db      	ldrb	r3, [r3, #7]
 8001dd0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001dd4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001dd6:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 8001dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dda:	79db      	ldrb	r3, [r3, #7]
 8001ddc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001de0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001de2:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 8001de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de6:	79db      	ldrb	r3, [r3, #7]
 8001de8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001dec:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001dee:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 8001df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df2:	79db      	ldrb	r3, [r3, #7]
 8001df4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001df8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001dfa:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 8001dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfe:	79db      	ldrb	r3, [r3, #7]
 8001e00:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001e04:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001e06:	9311      	str	r3, [sp, #68]	@ 0x44
 8001e08:	9210      	str	r2, [sp, #64]	@ 0x40
 8001e0a:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001e0c:	900e      	str	r0, [sp, #56]	@ 0x38
 8001e0e:	940d      	str	r4, [sp, #52]	@ 0x34
 8001e10:	950c      	str	r5, [sp, #48]	@ 0x30
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	920b      	str	r2, [sp, #44]	@ 0x2c
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	920a      	str	r2, [sp, #40]	@ 0x28
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	9208      	str	r2, [sp, #32]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	9207      	str	r2, [sp, #28]
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	9206      	str	r2, [sp, #24]
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	9205      	str	r2, [sp, #20]
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	9204      	str	r2, [sp, #16]
 8001e32:	6a3a      	ldr	r2, [r7, #32]
 8001e34:	9203      	str	r2, [sp, #12]
 8001e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e38:	9202      	str	r2, [sp, #8]
 8001e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	9600      	str	r6, [sp, #0]
 8001e40:	4663      	mov	r3, ip
 8001e42:	4a08      	ldr	r2, [pc, #32]	@ (8001e64 <USB_PrintData+0x128>)
 8001e44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e48:	4807      	ldr	r0, [pc, #28]	@ (8001e68 <USB_PrintData+0x12c>)
 8001e4a:	f008 fbf1 	bl	800a630 <sniprintf>
 8001e4e:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 8001e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	4619      	mov	r1, r3
 8001e56:	4804      	ldr	r0, [pc, #16]	@ (8001e68 <USB_PrintData+0x12c>)
 8001e58:	f007 ff8e 	bl	8009d78 <CDC_Transmit_FS>
}
 8001e5c:	bf00      	nop
 8001e5e:	373c      	adds	r7, #60	@ 0x3c
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e64:	0800b284 	.word	0x0800b284
 8001e68:	2000066c 	.word	0x2000066c

08001e6c <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 8001e70:	2208      	movs	r2, #8
 8001e72:	2100      	movs	r1, #0
 8001e74:	4804      	ldr	r0, [pc, #16]	@ (8001e88 <Var_Init+0x1c>)
 8001e76:	f008 fc0f 	bl	800a698 <memset>

    // Initialize sub-modules
    Joystick_Init();
 8001e7a:	f7fe fcfb 	bl	8000874 <Joystick_Init>
    Switch_Init();
 8001e7e:	f7ff fdf1 	bl	8001a64 <Switch_Init>
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000a6c 	.word	0x20000a6c

08001e8c <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8001e90:	4803      	ldr	r0, [pc, #12]	@ (8001ea0 <Var_Update+0x14>)
 8001e92:	f7fe fd2d 	bl	80008f0 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 8001e96:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <Var_Update+0x18>)
 8001e98:	f7ff fe02 	bl	8001aa0 <Switch_Read>
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000a6c 	.word	0x20000a6c
 8001ea4:	20000a72 	.word	0x20000a72

08001ea8 <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 8001eac:	4b02      	ldr	r3, [pc, #8]	@ (8001eb8 <Var_GetBinaryData+0x10>)
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20000a6c 	.word	0x20000a6c

08001ebc <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 8001ec0:	2308      	movs	r3, #8
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ecc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ed0:	f7ff fe8c 	bl	8001bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed4:	480c      	ldr	r0, [pc, #48]	@ (8001f08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ed6:	490d      	ldr	r1, [pc, #52]	@ (8001f0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001edc:	e002      	b.n	8001ee4 <LoopCopyDataInit>

08001ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee2:	3304      	adds	r3, #4

08001ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee8:	d3f9      	bcc.n	8001ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eea:	4a0a      	ldr	r2, [pc, #40]	@ (8001f14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eec:	4c0a      	ldr	r4, [pc, #40]	@ (8001f18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef0:	e001      	b.n	8001ef6 <LoopFillZerobss>

08001ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef4:	3204      	adds	r2, #4

08001ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef8:	d3fb      	bcc.n	8001ef2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001efa:	f008 fbd5 	bl	800a6a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efe:	f7fe fe75 	bl	8000bec <main>
  bx  lr    
 8001f02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f0c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001f10:	0800badc 	.word	0x0800badc
  ldr r2, =_sbss
 8001f14:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001f18:	200027a8 	.word	0x200027a8

08001f1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC_IRQHandler>
	...

08001f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f24:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <HAL_Init+0x40>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a0d      	ldr	r2, [pc, #52]	@ (8001f60 <HAL_Init+0x40>)
 8001f2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f30:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <HAL_Init+0x40>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0a      	ldr	r2, [pc, #40]	@ (8001f60 <HAL_Init+0x40>)
 8001f36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f3c:	4b08      	ldr	r3, [pc, #32]	@ (8001f60 <HAL_Init+0x40>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a07      	ldr	r2, [pc, #28]	@ (8001f60 <HAL_Init+0x40>)
 8001f42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f48:	2003      	movs	r0, #3
 8001f4a:	f000 fd31 	bl	80029b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4e:	200f      	movs	r0, #15
 8001f50:	f000 f808 	bl	8001f64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f54:	f7ff fd1a 	bl	800198c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023c00 	.word	0x40023c00

08001f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_InitTick+0x54>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_InitTick+0x58>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	4619      	mov	r1, r3
 8001f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 fd49 	bl	8002a1a <HAL_SYSTICK_Config>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e00e      	b.n	8001fb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b0f      	cmp	r3, #15
 8001f96:	d80a      	bhi.n	8001fae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fa0:	f000 fd11 	bl	80029c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa4:	4a06      	ldr	r2, [pc, #24]	@ (8001fc0 <HAL_InitTick+0x5c>)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
 8001fac:	e000      	b.n	8001fb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000000 	.word	0x20000000
 8001fbc:	20000008 	.word	0x20000008
 8001fc0:	20000004 	.word	0x20000004

08001fc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fc8:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_IncTick+0x20>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_IncTick+0x24>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <HAL_IncTick+0x24>)
 8001fd6:	6013      	str	r3, [r2, #0]
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	20000008 	.word	0x20000008
 8001fe8:	20000a74 	.word	0x20000a74

08001fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff0:	4b03      	ldr	r3, [pc, #12]	@ (8002000 <HAL_GetTick+0x14>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	20000a74 	.word	0x20000a74

08002004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800200c:	f7ff ffee 	bl	8001fec <HAL_GetTick>
 8002010:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800201c:	d005      	beq.n	800202a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_Delay+0x44>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800202a:	bf00      	nop
 800202c:	f7ff ffde 	bl	8001fec <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	429a      	cmp	r2, r3
 800203a:	d8f7      	bhi.n	800202c <HAL_Delay+0x28>
  {
  }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000008 	.word	0x20000008

0800204c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e033      	b.n	80020ca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	2b00      	cmp	r3, #0
 8002068:	d109      	bne.n	800207e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7fe fada 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002082:	f003 0310 	and.w	r3, r3, #16
 8002086:	2b00      	cmp	r3, #0
 8002088:	d118      	bne.n	80020bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002092:	f023 0302 	bic.w	r3, r3, #2
 8002096:	f043 0202 	orr.w	r2, r3, #2
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 faba 	bl	8002618 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f023 0303 	bic.w	r3, r3, #3
 80020b2:	f043 0201 	orr.w	r2, r3, #1
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80020ba:	e001      	b.n	80020c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_ADC_Start+0x1a>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e097      	b.n	800221e <HAL_ADC_Start+0x14a>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b01      	cmp	r3, #1
 8002102:	d018      	beq.n	8002136 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0201 	orr.w	r2, r2, #1
 8002112:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002114:	4b45      	ldr	r3, [pc, #276]	@ (800222c <HAL_ADC_Start+0x158>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a45      	ldr	r2, [pc, #276]	@ (8002230 <HAL_ADC_Start+0x15c>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	0c9a      	lsrs	r2, r3, #18
 8002120:	4613      	mov	r3, r2
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	4413      	add	r3, r2
 8002126:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002128:	e002      	b.n	8002130 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	3b01      	subs	r3, #1
 800212e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f9      	bne.n	800212a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b01      	cmp	r3, #1
 8002142:	d15f      	bne.n	8002204 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002148:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002162:	2b00      	cmp	r3, #0
 8002164:	d007      	beq.n	8002176 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800216e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800217e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002182:	d106      	bne.n	8002192 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002188:	f023 0206 	bic.w	r2, r3, #6
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002190:	e002      	b.n	8002198 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021a0:	4b24      	ldr	r3, [pc, #144]	@ (8002234 <HAL_ADC_Start+0x160>)
 80021a2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021ac:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10f      	bne.n	80021da <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d129      	bne.n	800221c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	e020      	b.n	800221c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a16      	ldr	r2, [pc, #88]	@ (8002238 <HAL_ADC_Start+0x164>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d11b      	bne.n	800221c <HAL_ADC_Start+0x148>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d114      	bne.n	800221c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	e00b      	b.n	800221c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002208:	f043 0210 	orr.w	r2, r3, #16
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002214:	f043 0201 	orr.w	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000000 	.word	0x20000000
 8002230:	431bde83 	.word	0x431bde83
 8002234:	40012300 	.word	0x40012300
 8002238:	40012000 	.word	0x40012000

0800223c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_ADC_Stop+0x16>
 800224e:	2302      	movs	r3, #2
 8002250:	e021      	b.n	8002296 <HAL_ADC_Stop+0x5a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 0201 	bic.w	r2, r2, #1
 8002268:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b00      	cmp	r3, #0
 8002276:	d109      	bne.n	800228c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	f043 0201 	orr.w	r2, r3, #1
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b084      	sub	sp, #16
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022be:	d113      	bne.n	80022e8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022ce:	d10b      	bne.n	80022e8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	f043 0220 	orr.w	r2, r3, #32
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e063      	b.n	80023b0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80022e8:	f7ff fe80 	bl	8001fec <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022ee:	e021      	b.n	8002334 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022f6:	d01d      	beq.n	8002334 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d007      	beq.n	800230e <HAL_ADC_PollForConversion+0x6c>
 80022fe:	f7ff fe75 	bl	8001fec <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d212      	bcs.n	8002334 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b02      	cmp	r3, #2
 800231a:	d00b      	beq.n	8002334 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	f043 0204 	orr.w	r2, r3, #4
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e03d      	b.n	80023b0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b02      	cmp	r3, #2
 8002340:	d1d6      	bne.n	80022f0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f06f 0212 	mvn.w	r2, #18
 800234a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002350:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d123      	bne.n	80023ae <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800236a:	2b00      	cmp	r3, #0
 800236c:	d11f      	bne.n	80023ae <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002378:	2b00      	cmp	r3, #0
 800237a:	d006      	beq.n	800238a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002386:	2b00      	cmp	r3, #0
 8002388:	d111      	bne.n	80023ae <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d105      	bne.n	80023ae <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	f043 0201 	orr.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023de:	2300      	movs	r3, #0
 80023e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x1c>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e105      	b.n	80025fc <HAL_ADC_ConfigChannel+0x228>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b09      	cmp	r3, #9
 80023fe:	d925      	bls.n	800244c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68d9      	ldr	r1, [r3, #12]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	461a      	mov	r2, r3
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	3b1e      	subs	r3, #30
 8002416:	2207      	movs	r2, #7
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43da      	mvns	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	400a      	ands	r2, r1
 8002424:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68d9      	ldr	r1, [r3, #12]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	b29b      	uxth	r3, r3
 8002436:	4618      	mov	r0, r3
 8002438:	4603      	mov	r3, r0
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4403      	add	r3, r0
 800243e:	3b1e      	subs	r3, #30
 8002440:	409a      	lsls	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	e022      	b.n	8002492 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6919      	ldr	r1, [r3, #16]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	461a      	mov	r2, r3
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	2207      	movs	r2, #7
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	400a      	ands	r2, r1
 800246e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6919      	ldr	r1, [r3, #16]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	b29b      	uxth	r3, r3
 8002480:	4618      	mov	r0, r3
 8002482:	4603      	mov	r3, r0
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4403      	add	r3, r0
 8002488:	409a      	lsls	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b06      	cmp	r3, #6
 8002498:	d824      	bhi.n	80024e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	3b05      	subs	r3, #5
 80024ac:	221f      	movs	r2, #31
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43da      	mvns	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	400a      	ands	r2, r1
 80024ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	4618      	mov	r0, r3
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	3b05      	subs	r3, #5
 80024d6:	fa00 f203 	lsl.w	r2, r0, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80024e2:	e04c      	b.n	800257e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b0c      	cmp	r3, #12
 80024ea:	d824      	bhi.n	8002536 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	3b23      	subs	r3, #35	@ 0x23
 80024fe:	221f      	movs	r2, #31
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43da      	mvns	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	400a      	ands	r2, r1
 800250c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	b29b      	uxth	r3, r3
 800251a:	4618      	mov	r0, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	3b23      	subs	r3, #35	@ 0x23
 8002528:	fa00 f203 	lsl.w	r2, r0, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	631a      	str	r2, [r3, #48]	@ 0x30
 8002534:	e023      	b.n	800257e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b41      	subs	r3, #65	@ 0x41
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b41      	subs	r3, #65	@ 0x41
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800257e:	4b22      	ldr	r3, [pc, #136]	@ (8002608 <HAL_ADC_ConfigChannel+0x234>)
 8002580:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a21      	ldr	r2, [pc, #132]	@ (800260c <HAL_ADC_ConfigChannel+0x238>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d109      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x1cc>
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b12      	cmp	r3, #18
 8002592:	d105      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a19      	ldr	r2, [pc, #100]	@ (800260c <HAL_ADC_ConfigChannel+0x238>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d123      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x21e>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b10      	cmp	r3, #16
 80025b0:	d003      	beq.n	80025ba <HAL_ADC_ConfigChannel+0x1e6>
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b11      	cmp	r3, #17
 80025b8:	d11b      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b10      	cmp	r3, #16
 80025cc:	d111      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <HAL_ADC_ConfigChannel+0x23c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a10      	ldr	r2, [pc, #64]	@ (8002614 <HAL_ADC_ConfigChannel+0x240>)
 80025d4:	fba2 2303 	umull	r2, r3, r2, r3
 80025d8:	0c9a      	lsrs	r2, r3, #18
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025e4:	e002      	b.n	80025ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	3b01      	subs	r3, #1
 80025ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1f9      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	40012300 	.word	0x40012300
 800260c:	40012000 	.word	0x40012000
 8002610:	20000000 	.word	0x20000000
 8002614:	431bde83 	.word	0x431bde83

08002618 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002620:	4b79      	ldr	r3, [pc, #484]	@ (8002808 <ADC_Init+0x1f0>)
 8002622:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	431a      	orrs	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800264c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6859      	ldr	r1, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	021a      	lsls	r2, r3, #8
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002670:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6859      	ldr	r1, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002692:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6899      	ldr	r1, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68da      	ldr	r2, [r3, #12]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026aa:	4a58      	ldr	r2, [pc, #352]	@ (800280c <ADC_Init+0x1f4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d022      	beq.n	80026f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6899      	ldr	r1, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6899      	ldr	r1, [r3, #8]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	e00f      	b.n	8002716 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002704:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002714:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0202 	bic.w	r2, r2, #2
 8002724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6899      	ldr	r1, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	7e1b      	ldrb	r3, [r3, #24]
 8002730:	005a      	lsls	r2, r3, #1
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d01b      	beq.n	800277c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002752:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002762:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6859      	ldr	r1, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276e:	3b01      	subs	r3, #1
 8002770:	035a      	lsls	r2, r3, #13
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	430a      	orrs	r2, r1
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	e007      	b.n	800278c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800278a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800279a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	051a      	lsls	r2, r3, #20
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6899      	ldr	r1, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027ce:	025a      	lsls	r2, r3, #9
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6899      	ldr	r1, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	029a      	lsls	r2, r3, #10
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	609a      	str	r2, [r3, #8]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	40012300 	.word	0x40012300
 800280c:	0f000001 	.word	0x0f000001

08002810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002820:	4b0c      	ldr	r3, [pc, #48]	@ (8002854 <__NVIC_SetPriorityGrouping+0x44>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800282c:	4013      	ands	r3, r2
 800282e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800283c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002842:	4a04      	ldr	r2, [pc, #16]	@ (8002854 <__NVIC_SetPriorityGrouping+0x44>)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	60d3      	str	r3, [r2, #12]
}
 8002848:	bf00      	nop
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	e000ed00 	.word	0xe000ed00

08002858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800285c:	4b04      	ldr	r3, [pc, #16]	@ (8002870 <__NVIC_GetPriorityGrouping+0x18>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	0a1b      	lsrs	r3, r3, #8
 8002862:	f003 0307 	and.w	r3, r3, #7
}
 8002866:	4618      	mov	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	2b00      	cmp	r3, #0
 8002884:	db0b      	blt.n	800289e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	f003 021f 	and.w	r2, r3, #31
 800288c:	4907      	ldr	r1, [pc, #28]	@ (80028ac <__NVIC_EnableIRQ+0x38>)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	2001      	movs	r0, #1
 8002896:	fa00 f202 	lsl.w	r2, r0, r2
 800289a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	e000e100 	.word	0xe000e100

080028b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	6039      	str	r1, [r7, #0]
 80028ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	db0a      	blt.n	80028da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	490c      	ldr	r1, [pc, #48]	@ (80028fc <__NVIC_SetPriority+0x4c>)
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	0112      	lsls	r2, r2, #4
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	440b      	add	r3, r1
 80028d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028d8:	e00a      	b.n	80028f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	4908      	ldr	r1, [pc, #32]	@ (8002900 <__NVIC_SetPriority+0x50>)
 80028e0:	79fb      	ldrb	r3, [r7, #7]
 80028e2:	f003 030f 	and.w	r3, r3, #15
 80028e6:	3b04      	subs	r3, #4
 80028e8:	0112      	lsls	r2, r2, #4
 80028ea:	b2d2      	uxtb	r2, r2
 80028ec:	440b      	add	r3, r1
 80028ee:	761a      	strb	r2, [r3, #24]
}
 80028f0:	bf00      	nop
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	e000e100 	.word	0xe000e100
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002904:	b480      	push	{r7}
 8002906:	b089      	sub	sp, #36	@ 0x24
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	f1c3 0307 	rsb	r3, r3, #7
 800291e:	2b04      	cmp	r3, #4
 8002920:	bf28      	it	cs
 8002922:	2304      	movcs	r3, #4
 8002924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3304      	adds	r3, #4
 800292a:	2b06      	cmp	r3, #6
 800292c:	d902      	bls.n	8002934 <NVIC_EncodePriority+0x30>
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	3b03      	subs	r3, #3
 8002932:	e000      	b.n	8002936 <NVIC_EncodePriority+0x32>
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43da      	mvns	r2, r3
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	401a      	ands	r2, r3
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800294c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	fa01 f303 	lsl.w	r3, r1, r3
 8002956:	43d9      	mvns	r1, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	4313      	orrs	r3, r2
         );
}
 800295e:	4618      	mov	r0, r3
 8002960:	3724      	adds	r7, #36	@ 0x24
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3b01      	subs	r3, #1
 8002978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800297c:	d301      	bcc.n	8002982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800297e:	2301      	movs	r3, #1
 8002980:	e00f      	b.n	80029a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002982:	4a0a      	ldr	r2, [pc, #40]	@ (80029ac <SysTick_Config+0x40>)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800298a:	210f      	movs	r1, #15
 800298c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002990:	f7ff ff8e 	bl	80028b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002994:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <SysTick_Config+0x40>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800299a:	4b04      	ldr	r3, [pc, #16]	@ (80029ac <SysTick_Config+0x40>)
 800299c:	2207      	movs	r2, #7
 800299e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	e000e010 	.word	0xe000e010

080029b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff29 	bl	8002810 <__NVIC_SetPriorityGrouping>
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b086      	sub	sp, #24
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4603      	mov	r3, r0
 80029ce:	60b9      	str	r1, [r7, #8]
 80029d0:	607a      	str	r2, [r7, #4]
 80029d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029d8:	f7ff ff3e 	bl	8002858 <__NVIC_GetPriorityGrouping>
 80029dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	68b9      	ldr	r1, [r7, #8]
 80029e2:	6978      	ldr	r0, [r7, #20]
 80029e4:	f7ff ff8e 	bl	8002904 <NVIC_EncodePriority>
 80029e8:	4602      	mov	r2, r0
 80029ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ee:	4611      	mov	r1, r2
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ff5d 	bl	80028b0 <__NVIC_SetPriority>
}
 80029f6:	bf00      	nop
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	4603      	mov	r3, r0
 8002a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff31 	bl	8002874 <__NVIC_EnableIRQ>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff ffa2 	bl	800296c <SysTick_Config>
 8002a28:	4603      	mov	r3, r0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff fad4 	bl	8001fec <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d008      	beq.n	8002a64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2280      	movs	r2, #128	@ 0x80
 8002a56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e052      	b.n	8002b0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0216 	bic.w	r2, r2, #22
 8002a72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d103      	bne.n	8002a94 <HAL_DMA_Abort+0x62>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d007      	beq.n	8002aa4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0208 	bic.w	r2, r2, #8
 8002aa2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0201 	bic.w	r2, r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ab4:	e013      	b.n	8002ade <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ab6:	f7ff fa99 	bl	8001fec <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b05      	cmp	r3, #5
 8002ac2:	d90c      	bls.n	8002ade <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2203      	movs	r2, #3
 8002ace:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e015      	b.n	8002b0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1e4      	bne.n	8002ab6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af0:	223f      	movs	r2, #63	@ 0x3f
 8002af2:	409a      	lsls	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d004      	beq.n	8002b30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2280      	movs	r2, #128	@ 0x80
 8002b2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e00c      	b.n	8002b4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2205      	movs	r2, #5
 8002b34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0201 	bic.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61fb      	str	r3, [r7, #28]
 8002b72:	e159      	b.n	8002e28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b74:	2201      	movs	r2, #1
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	f040 8148 	bne.w	8002e22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d005      	beq.n	8002baa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d130      	bne.n	8002c0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	2203      	movs	r2, #3
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be0:	2201      	movs	r2, #1
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	091b      	lsrs	r3, r3, #4
 8002bf6:	f003 0201 	and.w	r2, r3, #1
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d017      	beq.n	8002c48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	2203      	movs	r2, #3
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f003 0303 	and.w	r3, r3, #3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d123      	bne.n	8002c9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	08da      	lsrs	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3208      	adds	r2, #8
 8002c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	691a      	ldr	r2, [r3, #16]
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	08da      	lsrs	r2, r3, #3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	3208      	adds	r2, #8
 8002c96:	69b9      	ldr	r1, [r7, #24]
 8002c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f003 0203 	and.w	r2, r3, #3
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 80a2 	beq.w	8002e22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	4b57      	ldr	r3, [pc, #348]	@ (8002e40 <HAL_GPIO_Init+0x2e8>)
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	4a56      	ldr	r2, [pc, #344]	@ (8002e40 <HAL_GPIO_Init+0x2e8>)
 8002ce8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cee:	4b54      	ldr	r3, [pc, #336]	@ (8002e40 <HAL_GPIO_Init+0x2e8>)
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cfa:	4a52      	ldr	r2, [pc, #328]	@ (8002e44 <HAL_GPIO_Init+0x2ec>)
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	089b      	lsrs	r3, r3, #2
 8002d00:	3302      	adds	r3, #2
 8002d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	220f      	movs	r2, #15
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a49      	ldr	r2, [pc, #292]	@ (8002e48 <HAL_GPIO_Init+0x2f0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d019      	beq.n	8002d5a <HAL_GPIO_Init+0x202>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a48      	ldr	r2, [pc, #288]	@ (8002e4c <HAL_GPIO_Init+0x2f4>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d013      	beq.n	8002d56 <HAL_GPIO_Init+0x1fe>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a47      	ldr	r2, [pc, #284]	@ (8002e50 <HAL_GPIO_Init+0x2f8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00d      	beq.n	8002d52 <HAL_GPIO_Init+0x1fa>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a46      	ldr	r2, [pc, #280]	@ (8002e54 <HAL_GPIO_Init+0x2fc>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <HAL_GPIO_Init+0x1f6>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a45      	ldr	r2, [pc, #276]	@ (8002e58 <HAL_GPIO_Init+0x300>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d101      	bne.n	8002d4a <HAL_GPIO_Init+0x1f2>
 8002d46:	2304      	movs	r3, #4
 8002d48:	e008      	b.n	8002d5c <HAL_GPIO_Init+0x204>
 8002d4a:	2307      	movs	r3, #7
 8002d4c:	e006      	b.n	8002d5c <HAL_GPIO_Init+0x204>
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e004      	b.n	8002d5c <HAL_GPIO_Init+0x204>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e002      	b.n	8002d5c <HAL_GPIO_Init+0x204>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_GPIO_Init+0x204>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	f002 0203 	and.w	r2, r2, #3
 8002d62:	0092      	lsls	r2, r2, #2
 8002d64:	4093      	lsls	r3, r2
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d6c:	4935      	ldr	r1, [pc, #212]	@ (8002e44 <HAL_GPIO_Init+0x2ec>)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	089b      	lsrs	r3, r3, #2
 8002d72:	3302      	adds	r3, #2
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7a:	4b38      	ldr	r3, [pc, #224]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4013      	ands	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dc8:	4a24      	ldr	r2, [pc, #144]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dce:	4b23      	ldr	r3, [pc, #140]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002df2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df8:	4b18      	ldr	r3, [pc, #96]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002e5c <HAL_GPIO_Init+0x304>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	3301      	adds	r3, #1
 8002e26:	61fb      	str	r3, [r7, #28]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	2b0f      	cmp	r3, #15
 8002e2c:	f67f aea2 	bls.w	8002b74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	3724      	adds	r7, #36	@ 0x24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40013800 	.word	0x40013800
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	40020400 	.word	0x40020400
 8002e50:	40020800 	.word	0x40020800
 8002e54:	40020c00 	.word	0x40020c00
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40013c00 	.word	0x40013c00

08002e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691a      	ldr	r2, [r3, #16]
 8002e70:	887b      	ldrh	r3, [r7, #2]
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	e001      	b.n	8002e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	807b      	strh	r3, [r7, #2]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ea0:	787b      	ldrb	r3, [r7, #1]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ea6:	887a      	ldrh	r2, [r7, #2]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eac:	e003      	b.n	8002eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eae:	887b      	ldrh	r3, [r7, #2]
 8002eb0:	041a      	lsls	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	619a      	str	r2, [r3, #24]
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e12b      	b.n	800312e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7fd fc7a 	bl	80007e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2224      	movs	r2, #36	@ 0x24
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f28:	f002 faec 	bl	8005504 <HAL_RCC_GetPCLK1Freq>
 8002f2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4a81      	ldr	r2, [pc, #516]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d807      	bhi.n	8002f48 <HAL_I2C_Init+0x84>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4a80      	ldr	r2, [pc, #512]	@ (800313c <HAL_I2C_Init+0x278>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	bf94      	ite	ls
 8002f40:	2301      	movls	r3, #1
 8002f42:	2300      	movhi	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e006      	b.n	8002f56 <HAL_I2C_Init+0x92>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <HAL_I2C_Init+0x27c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	bf94      	ite	ls
 8002f50:	2301      	movls	r3, #1
 8002f52:	2300      	movhi	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e0e7      	b.n	800312e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4a78      	ldr	r2, [pc, #480]	@ (8003144 <HAL_I2C_Init+0x280>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	0c9b      	lsrs	r3, r3, #18
 8002f68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d802      	bhi.n	8002f98 <HAL_I2C_Init+0xd4>
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	3301      	adds	r3, #1
 8002f96:	e009      	b.n	8002fac <HAL_I2C_Init+0xe8>
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f9e:	fb02 f303 	mul.w	r3, r2, r3
 8002fa2:	4a69      	ldr	r2, [pc, #420]	@ (8003148 <HAL_I2C_Init+0x284>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	3301      	adds	r3, #1
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	495c      	ldr	r1, [pc, #368]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d819      	bhi.n	8003000 <HAL_I2C_Init+0x13c>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e59      	subs	r1, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fda:	1c59      	adds	r1, r3, #1
 8002fdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fe0:	400b      	ands	r3, r1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_I2C_Init+0x138>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	1e59      	subs	r1, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffa:	e051      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8002ffc:	2304      	movs	r3, #4
 8002ffe:	e04f      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d111      	bne.n	800302c <HAL_I2C_Init+0x168>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1e58      	subs	r0, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6859      	ldr	r1, [r3, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	440b      	add	r3, r1
 8003016:	fbb0 f3f3 	udiv	r3, r0, r3
 800301a:	3301      	adds	r3, #1
 800301c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003020:	2b00      	cmp	r3, #0
 8003022:	bf0c      	ite	eq
 8003024:	2301      	moveq	r3, #1
 8003026:	2300      	movne	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	e012      	b.n	8003052 <HAL_I2C_Init+0x18e>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1e58      	subs	r0, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6859      	ldr	r1, [r3, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	0099      	lsls	r1, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003042:	3301      	adds	r3, #1
 8003044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003048:	2b00      	cmp	r3, #0
 800304a:	bf0c      	ite	eq
 800304c:	2301      	moveq	r3, #1
 800304e:	2300      	movne	r3, #0
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <HAL_I2C_Init+0x196>
 8003056:	2301      	movs	r3, #1
 8003058:	e022      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10e      	bne.n	8003080 <HAL_I2C_Init+0x1bc>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1e58      	subs	r0, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	460b      	mov	r3, r1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	440b      	add	r3, r1
 8003070:	fbb0 f3f3 	udiv	r3, r0, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800307a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800307e:	e00f      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1e58      	subs	r0, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6859      	ldr	r1, [r3, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	0099      	lsls	r1, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	fbb0 f3f3 	udiv	r3, r0, r3
 8003096:	3301      	adds	r3, #1
 8003098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	6809      	ldr	r1, [r1, #0]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69da      	ldr	r2, [r3, #28]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6911      	ldr	r1, [r2, #16]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68d2      	ldr	r2, [r2, #12]
 80030da:	4311      	orrs	r1, r2
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	430b      	orrs	r3, r1
 80030e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	000186a0 	.word	0x000186a0
 800313c:	001e847f 	.word	0x001e847f
 8003140:	003d08ff 	.word	0x003d08ff
 8003144:	431bde83 	.word	0x431bde83
 8003148:	10624dd3 	.word	0x10624dd3

0800314c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	461a      	mov	r2, r3
 8003158:	460b      	mov	r3, r1
 800315a:	817b      	strh	r3, [r7, #10]
 800315c:	4613      	mov	r3, r2
 800315e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003160:	f7fe ff44 	bl	8001fec <HAL_GetTick>
 8003164:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b20      	cmp	r3, #32
 8003170:	f040 80e0 	bne.w	8003334 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	2319      	movs	r3, #25
 800317a:	2201      	movs	r2, #1
 800317c:	4970      	ldr	r1, [pc, #448]	@ (8003340 <HAL_I2C_Master_Transmit+0x1f4>)
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f000 f964 	bl	800344c <I2C_WaitOnFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800318a:	2302      	movs	r3, #2
 800318c:	e0d3      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_I2C_Master_Transmit+0x50>
 8003198:	2302      	movs	r3, #2
 800319a:	e0cc      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d007      	beq.n	80031c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2221      	movs	r2, #33	@ 0x21
 80031d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2210      	movs	r2, #16
 80031de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	893a      	ldrh	r2, [r7, #8]
 80031f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	4a50      	ldr	r2, [pc, #320]	@ (8003344 <HAL_I2C_Master_Transmit+0x1f8>)
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003204:	8979      	ldrh	r1, [r7, #10]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	6a3a      	ldr	r2, [r7, #32]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f89c 	bl	8003348 <I2C_MasterRequestWrite>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e08d      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800321a:	2300      	movs	r3, #0
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003230:	e066      	b.n	8003300 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	6a39      	ldr	r1, [r7, #32]
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fa22 	bl	8003680 <I2C_WaitOnTXEFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00d      	beq.n	800325e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	2b04      	cmp	r3, #4
 8003248:	d107      	bne.n	800325a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003258:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06b      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003278:	b29b      	uxth	r3, r3
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b04      	cmp	r3, #4
 800329a:	d11b      	bne.n	80032d4 <HAL_I2C_Master_Transmit+0x188>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d017      	beq.n	80032d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	781a      	ldrb	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	6a39      	ldr	r1, [r7, #32]
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f000 fa19 	bl	8003710 <I2C_WaitOnBTFFlagUntilTimeout>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00d      	beq.n	8003300 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e8:	2b04      	cmp	r3, #4
 80032ea:	d107      	bne.n	80032fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e01a      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	d194      	bne.n	8003232 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	e000      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003334:	2302      	movs	r3, #2
  }
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	00100002 	.word	0x00100002
 8003344:	ffff0000 	.word	0xffff0000

08003348 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	460b      	mov	r3, r1
 8003356:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b08      	cmp	r3, #8
 8003362:	d006      	beq.n	8003372 <I2C_MasterRequestWrite+0x2a>
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d003      	beq.n	8003372 <I2C_MasterRequestWrite+0x2a>
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003370:	d108      	bne.n	8003384 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e00b      	b.n	800339c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003388:	2b12      	cmp	r3, #18
 800338a:	d107      	bne.n	800339c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800339a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f84f 	bl	800344c <I2C_WaitOnFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00d      	beq.n	80033d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033c2:	d103      	bne.n	80033cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e035      	b.n	800343c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033d8:	d108      	bne.n	80033ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033da:	897b      	ldrh	r3, [r7, #10]
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	461a      	mov	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033e8:	611a      	str	r2, [r3, #16]
 80033ea:	e01b      	b.n	8003424 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033ec:	897b      	ldrh	r3, [r7, #10]
 80033ee:	11db      	asrs	r3, r3, #7
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	f003 0306 	and.w	r3, r3, #6
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	f063 030f 	orn	r3, r3, #15
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	490e      	ldr	r1, [pc, #56]	@ (8003444 <I2C_MasterRequestWrite+0xfc>)
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 f898 	bl	8003540 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e010      	b.n	800343c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800341a:	897b      	ldrh	r3, [r7, #10]
 800341c:	b2da      	uxtb	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	4907      	ldr	r1, [pc, #28]	@ (8003448 <I2C_MasterRequestWrite+0x100>)
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f888 	bl	8003540 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	00010008 	.word	0x00010008
 8003448:	00010002 	.word	0x00010002

0800344c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	4613      	mov	r3, r2
 800345a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800345c:	e048      	b.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003464:	d044      	beq.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7fe fdc1 	bl	8001fec <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d139      	bne.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	0c1b      	lsrs	r3, r3, #16
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b01      	cmp	r3, #1
 8003484:	d10d      	bne.n	80034a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	43da      	mvns	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	4013      	ands	r3, r2
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	461a      	mov	r2, r3
 80034a0:	e00c      	b.n	80034bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	43da      	mvns	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	4013      	ands	r3, r2
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bf0c      	ite	eq
 80034b4:	2301      	moveq	r3, #1
 80034b6:	2300      	movne	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	461a      	mov	r2, r3
 80034bc:	79fb      	ldrb	r3, [r7, #7]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d116      	bne.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034dc:	f043 0220 	orr.w	r2, r3, #32
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e023      	b.n	8003538 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	0c1b      	lsrs	r3, r3, #16
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d10d      	bne.n	8003516 <I2C_WaitOnFlagUntilTimeout+0xca>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	43da      	mvns	r2, r3
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	4013      	ands	r3, r2
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	bf0c      	ite	eq
 800350c:	2301      	moveq	r3, #1
 800350e:	2300      	movne	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	461a      	mov	r2, r3
 8003514:	e00c      	b.n	8003530 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	43da      	mvns	r2, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	4013      	ands	r3, r2
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	bf0c      	ite	eq
 8003528:	2301      	moveq	r3, #1
 800352a:	2300      	movne	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	461a      	mov	r2, r3
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	429a      	cmp	r2, r3
 8003534:	d093      	beq.n	800345e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800354e:	e071      	b.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800355e:	d123      	bne.n	80035a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800356e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003578:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	f043 0204 	orr.w	r2, r3, #4
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e067      	b.n	8003678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035ae:	d041      	beq.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b0:	f7fe fd1c 	bl	8001fec <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d302      	bcc.n	80035c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d136      	bne.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	0c1b      	lsrs	r3, r3, #16
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d10c      	bne.n	80035ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	43da      	mvns	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4013      	ands	r3, r2
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	bf14      	ite	ne
 80035e2:	2301      	movne	r3, #1
 80035e4:	2300      	moveq	r3, #0
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	e00b      	b.n	8003602 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	43da      	mvns	r2, r3
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	4013      	ands	r3, r2
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf14      	ite	ne
 80035fc:	2301      	movne	r3, #1
 80035fe:	2300      	moveq	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d016      	beq.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003620:	f043 0220 	orr.w	r2, r3, #32
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e021      	b.n	8003678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	0c1b      	lsrs	r3, r3, #16
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b01      	cmp	r3, #1
 800363c:	d10c      	bne.n	8003658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	43da      	mvns	r2, r3
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	4013      	ands	r3, r2
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	bf14      	ite	ne
 8003650:	2301      	movne	r3, #1
 8003652:	2300      	moveq	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	e00b      	b.n	8003670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	43da      	mvns	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	bf14      	ite	ne
 800366a:	2301      	movne	r3, #1
 800366c:	2300      	moveq	r3, #0
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b00      	cmp	r3, #0
 8003672:	f47f af6d 	bne.w	8003550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800368c:	e034      	b.n	80036f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f886 	bl	80037a0 <I2C_IsAcknowledgeFailed>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e034      	b.n	8003708 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036a4:	d028      	beq.n	80036f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a6:	f7fe fca1 	bl	8001fec <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d302      	bcc.n	80036bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d11d      	bne.n	80036f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036c6:	2b80      	cmp	r3, #128	@ 0x80
 80036c8:	d016      	beq.n	80036f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	f043 0220 	orr.w	r2, r3, #32
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e007      	b.n	8003708 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003702:	2b80      	cmp	r3, #128	@ 0x80
 8003704:	d1c3      	bne.n	800368e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800371c:	e034      	b.n	8003788 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 f83e 	bl	80037a0 <I2C_IsAcknowledgeFailed>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e034      	b.n	8003798 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003734:	d028      	beq.n	8003788 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003736:	f7fe fc59 	bl	8001fec <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	429a      	cmp	r2, r3
 8003744:	d302      	bcc.n	800374c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d11d      	bne.n	8003788 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	f003 0304 	and.w	r3, r3, #4
 8003756:	2b04      	cmp	r3, #4
 8003758:	d016      	beq.n	8003788 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003774:	f043 0220 	orr.w	r2, r3, #32
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e007      	b.n	8003798 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b04      	cmp	r3, #4
 8003794:	d1c3      	bne.n	800371e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b6:	d11b      	bne.n	80037f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e000      	b.n	80037f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b086      	sub	sp, #24
 8003802:	af02      	add	r7, sp, #8
 8003804:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e101      	b.n	8003a14 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d106      	bne.n	8003830 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f006 fbec 	bl	800a008 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2203      	movs	r2, #3
 8003834:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800383e:	d102      	bne.n	8003846 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f002 ffb1 	bl	80067b2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	7c1a      	ldrb	r2, [r3, #16]
 8003858:	f88d 2000 	strb.w	r2, [sp]
 800385c:	3304      	adds	r3, #4
 800385e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003860:	f002 fe90 	bl	8006584 <USB_CoreInit>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d005      	beq.n	8003876 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2202      	movs	r2, #2
 800386e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e0ce      	b.n	8003a14 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2100      	movs	r1, #0
 800387c:	4618      	mov	r0, r3
 800387e:	f002 ffa9 	bl	80067d4 <USB_SetCurrentMode>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d005      	beq.n	8003894 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e0bf      	b.n	8003a14 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	e04a      	b.n	8003930 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800389a:	7bfa      	ldrb	r2, [r7, #15]
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	3315      	adds	r3, #21
 80038aa:	2201      	movs	r2, #1
 80038ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038ae:	7bfa      	ldrb	r2, [r7, #15]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	4413      	add	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	3314      	adds	r3, #20
 80038be:	7bfa      	ldrb	r2, [r7, #15]
 80038c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038c2:	7bfa      	ldrb	r2, [r7, #15]
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	b298      	uxth	r0, r3
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4413      	add	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	332e      	adds	r3, #46	@ 0x2e
 80038d6:	4602      	mov	r2, r0
 80038d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038da:	7bfa      	ldrb	r2, [r7, #15]
 80038dc:	6879      	ldr	r1, [r7, #4]
 80038de:	4613      	mov	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	4413      	add	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	3318      	adds	r3, #24
 80038ea:	2200      	movs	r2, #0
 80038ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	4413      	add	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	331c      	adds	r3, #28
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003902:	7bfa      	ldrb	r2, [r7, #15]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	4413      	add	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	3320      	adds	r3, #32
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003916:	7bfa      	ldrb	r2, [r7, #15]
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	4613      	mov	r3, r2
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4413      	add	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	3324      	adds	r3, #36	@ 0x24
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	3301      	adds	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	791b      	ldrb	r3, [r3, #4]
 8003934:	7bfa      	ldrb	r2, [r7, #15]
 8003936:	429a      	cmp	r2, r3
 8003938:	d3af      	bcc.n	800389a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800393a:	2300      	movs	r3, #0
 800393c:	73fb      	strb	r3, [r7, #15]
 800393e:	e044      	b.n	80039ca <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003952:	2200      	movs	r2, #0
 8003954:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003968:	7bfa      	ldrb	r2, [r7, #15]
 800396a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800397e:	2200      	movs	r2, #0
 8003980:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003982:	7bfa      	ldrb	r2, [r7, #15]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003998:	7bfa      	ldrb	r2, [r7, #15]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039ae:	7bfa      	ldrb	r2, [r7, #15]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	4413      	add	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
 80039c6:	3301      	adds	r3, #1
 80039c8:	73fb      	strb	r3, [r7, #15]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	791b      	ldrb	r3, [r3, #4]
 80039ce:	7bfa      	ldrb	r2, [r7, #15]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d3b5      	bcc.n	8003940 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	7c1a      	ldrb	r2, [r3, #16]
 80039dc:	f88d 2000 	strb.w	r2, [sp]
 80039e0:	3304      	adds	r3, #4
 80039e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039e4:	f002 ff42 	bl	800686c <USB_DevInit>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d005      	beq.n	80039fa <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e00c      	b.n	8003a14 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f003 ff8c 	bl	800792a <USB_DevDisconnect>

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_PCD_Start+0x1c>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e022      	b.n	8003a7e <HAL_PCD_Start+0x62>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d009      	beq.n	8003a60 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d105      	bne.n	8003a60 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f002 fe93 	bl	8006790 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f003 ff3a 	bl	80078e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003a86:	b590      	push	{r4, r7, lr}
 8003a88:	b08d      	sub	sp, #52	@ 0x34
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f003 fff8 	bl	8007a92 <USB_GetMode>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f040 848c 	bne.w	80043c2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f003 ff5c 	bl	800796c <USB_ReadInterrupts>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 8482 	beq.w	80043c0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	0a1b      	lsrs	r3, r3, #8
 8003ac6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f003 ff49 	bl	800796c <USB_ReadInterrupts>
 8003ada:	4603      	mov	r3, r0
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d107      	bne.n	8003af4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695a      	ldr	r2, [r3, #20]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f002 0202 	and.w	r2, r2, #2
 8003af2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f003 ff37 	bl	800796c <USB_ReadInterrupts>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b10      	cmp	r3, #16
 8003b06:	d161      	bne.n	8003bcc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0210 	bic.w	r2, r2, #16
 8003b16:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f003 020f 	and.w	r2, r3, #15
 8003b24:	4613      	mov	r3, r2
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	4413      	add	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4413      	add	r3, r2
 8003b34:	3304      	adds	r3, #4
 8003b36:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	0c5b      	lsrs	r3, r3, #17
 8003b3c:	f003 030f 	and.w	r3, r3, #15
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d124      	bne.n	8003b8e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d035      	beq.n	8003bbc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	091b      	lsrs	r3, r3, #4
 8003b58:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	6a38      	ldr	r0, [r7, #32]
 8003b64:	f003 fd6e 	bl	8007644 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	68da      	ldr	r2, [r3, #12]
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	091b      	lsrs	r3, r3, #4
 8003b70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b74:	441a      	add	r2, r3
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	695a      	ldr	r2, [r3, #20]
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	091b      	lsrs	r3, r3, #4
 8003b82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b86:	441a      	add	r2, r3
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	615a      	str	r2, [r3, #20]
 8003b8c:	e016      	b.n	8003bbc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	0c5b      	lsrs	r3, r3, #17
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	2b06      	cmp	r3, #6
 8003b98:	d110      	bne.n	8003bbc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003ba0:	2208      	movs	r2, #8
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	6a38      	ldr	r0, [r7, #32]
 8003ba6:	f003 fd4d 	bl	8007644 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	695a      	ldr	r2, [r3, #20]
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	091b      	lsrs	r3, r3, #4
 8003bb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bb6:	441a      	add	r2, r3
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0210 	orr.w	r2, r2, #16
 8003bca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f003 fecb 	bl	800796c <USB_ReadInterrupts>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bdc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003be0:	f040 80a7 	bne.w	8003d32 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f003 fed0 	bl	8007992 <USB_ReadDevAllOutEpInterrupt>
 8003bf2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003bf4:	e099      	b.n	8003d2a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 808e 	beq.w	8003d1e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c08:	b2d2      	uxtb	r2, r2
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f003 fef4 	bl	80079fa <USB_ReadDevOutEPInterrupt>
 8003c12:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00c      	beq.n	8003c38 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 fea4 	bl	8004980 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00c      	beq.n	8003c5c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	015a      	lsls	r2, r3, #5
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	4413      	add	r3, r2
 8003c4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c4e:	461a      	mov	r2, r3
 8003c50:	2308      	movs	r3, #8
 8003c52:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 ff7a 	bl	8004b50 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f003 0310 	and.w	r3, r3, #16
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d008      	beq.n	8003c78 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	015a      	lsls	r2, r3, #5
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c72:	461a      	mov	r2, r3
 8003c74:	2310      	movs	r3, #16
 8003c76:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d030      	beq.n	8003ce4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c8a:	2b80      	cmp	r3, #128	@ 0x80
 8003c8c:	d109      	bne.n	8003ca2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	69fa      	ldr	r2, [r7, #28]
 8003c98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ca0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4413      	add	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3304      	adds	r3, #4
 8003cb6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	78db      	ldrb	r3, [r3, #3]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d108      	bne.n	8003cd2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	4619      	mov	r1, r3
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f006 faa1 	bl	800a214 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	015a      	lsls	r2, r3, #5
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	4413      	add	r3, r2
 8003cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d008      	beq.n	8003d00 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf0:	015a      	lsls	r2, r3, #5
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d009      	beq.n	8003d1e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	015a      	lsls	r2, r3, #5
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	4413      	add	r3, r2
 8003d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d16:	461a      	mov	r2, r3
 8003d18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d1c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	3301      	adds	r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d26:	085b      	lsrs	r3, r3, #1
 8003d28:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f47f af62 	bne.w	8003bf6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f003 fe18 	bl	800796c <USB_ReadInterrupts>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d46:	f040 80db 	bne.w	8003f00 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f003 fe39 	bl	80079c6 <USB_ReadDevAllInEpInterrupt>
 8003d54:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003d5a:	e0cd      	b.n	8003ef8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 80c2 	beq.w	8003eec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	4611      	mov	r1, r2
 8003d72:	4618      	mov	r0, r3
 8003d74:	f003 fe5f 	bl	8007a36 <USB_ReadDevInEPInterrupt>
 8003d78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d057      	beq.n	8003e34 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69f9      	ldr	r1, [r7, #28]
 8003da0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003da4:	4013      	ands	r3, r2
 8003da6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003daa:	015a      	lsls	r2, r3, #5
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	4413      	add	r3, r2
 8003db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003db4:	461a      	mov	r2, r3
 8003db6:	2301      	movs	r3, #1
 8003db8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	799b      	ldrb	r3, [r3, #6]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d132      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	4413      	add	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	3320      	adds	r3, #32
 8003dd2:	6819      	ldr	r1, [r3, #0]
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4403      	add	r3, r0
 8003de2:	331c      	adds	r3, #28
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4419      	add	r1, r3
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dec:	4613      	mov	r3, r2
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	4413      	add	r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	4403      	add	r3, r0
 8003df6:	3320      	adds	r3, #32
 8003df8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d113      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x3a2>
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	3324      	adds	r3, #36	@ 0x24
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d108      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6818      	ldr	r0, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e20:	461a      	mov	r2, r3
 8003e22:	2101      	movs	r1, #1
 8003e24:	f003 fe66 	bl	8007af4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f006 f96b 	bl	800a10a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	015a      	lsls	r2, r3, #5
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	4413      	add	r3, r2
 8003e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d008      	beq.n	8003e6c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	015a      	lsls	r2, r3, #5
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e66:	461a      	mov	r2, r3
 8003e68:	2310      	movs	r3, #16
 8003e6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e82:	461a      	mov	r2, r3
 8003e84:	2340      	movs	r3, #64	@ 0x40
 8003e86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d023      	beq.n	8003eda <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003e92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e94:	6a38      	ldr	r0, [r7, #32]
 8003e96:	f002 fe4d 	bl	8006b34 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	3310      	adds	r3, #16
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	3304      	adds	r3, #4
 8003eac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	78db      	ldrb	r3, [r3, #3]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d108      	bne.n	8003ec8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f006 f9b8 	bl	800a238 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	015a      	lsls	r2, r3, #5
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	4413      	add	r3, r2
 8003ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ee4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fcbd 	bl	8004866 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eee:	3301      	adds	r3, #1
 8003ef0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef4:	085b      	lsrs	r3, r3, #1
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f47f af2e 	bne.w	8003d5c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f003 fd31 	bl	800796c <USB_ReadInterrupts>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f14:	d122      	bne.n	8003f5c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f24:	f023 0301 	bic.w	r3, r3, #1
 8003f28:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d108      	bne.n	8003f46 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fea4 	bl	8004c8c <HAL_PCDEx_LPM_Callback>
 8003f44:	e002      	b.n	8003f4c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f006 f956 	bl	800a1f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695a      	ldr	r2, [r3, #20]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003f5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f003 fd03 	bl	800796c <USB_ReadInterrupts>
 8003f66:	4603      	mov	r3, r0
 8003f68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f70:	d112      	bne.n	8003f98 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d102      	bne.n	8003f88 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f006 f912 	bl	800a1ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695a      	ldr	r2, [r3, #20]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003f96:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f003 fce5 	bl	800796c <USB_ReadInterrupts>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fac:	f040 80b7 	bne.w	800411e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	69fa      	ldr	r2, [r7, #28]
 8003fba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fbe:	f023 0301 	bic.w	r3, r3, #1
 8003fc2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2110      	movs	r1, #16
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f002 fdb2 	bl	8006b34 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fd4:	e046      	b.n	8004064 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd8:	015a      	lsls	r2, r3, #5
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fe8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fec:	015a      	lsls	r2, r3, #5
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ffa:	0151      	lsls	r1, r2, #5
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	440a      	add	r2, r1
 8004000:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004004:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004008:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800400a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800400c:	015a      	lsls	r2, r3, #5
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	4413      	add	r3, r2
 8004012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004016:	461a      	mov	r2, r3
 8004018:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800401c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800401e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	4413      	add	r3, r2
 8004026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800402e:	0151      	lsls	r1, r2, #5
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	440a      	add	r2, r1
 8004034:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004038:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800403c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800403e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004040:	015a      	lsls	r2, r3, #5
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	4413      	add	r3, r2
 8004046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800404e:	0151      	lsls	r1, r2, #5
 8004050:	69fa      	ldr	r2, [r7, #28]
 8004052:	440a      	add	r2, r1
 8004054:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004058:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800405c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800405e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004060:	3301      	adds	r3, #1
 8004062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	791b      	ldrb	r3, [r3, #4]
 8004068:	461a      	mov	r2, r3
 800406a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406c:	4293      	cmp	r3, r2
 800406e:	d3b2      	bcc.n	8003fd6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	69fa      	ldr	r2, [r7, #28]
 800407a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800407e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004082:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7bdb      	ldrb	r3, [r3, #15]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d016      	beq.n	80040ba <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004092:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004096:	69fa      	ldr	r2, [r7, #28]
 8004098:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800409c:	f043 030b 	orr.w	r3, r3, #11
 80040a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	69fa      	ldr	r2, [r7, #28]
 80040ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040b2:	f043 030b 	orr.w	r3, r3, #11
 80040b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80040b8:	e015      	b.n	80040e6 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	69fa      	ldr	r2, [r7, #28]
 80040c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040cc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80040d0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	69fa      	ldr	r2, [r7, #28]
 80040dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040e0:	f043 030b 	orr.w	r3, r3, #11
 80040e4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	69fa      	ldr	r2, [r7, #28]
 80040f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040f4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80040f8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004108:	461a      	mov	r2, r3
 800410a:	f003 fcf3 	bl	8007af4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695a      	ldr	r2, [r3, #20]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800411c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f003 fc22 	bl	800796c <USB_ReadInterrupts>
 8004128:	4603      	mov	r3, r0
 800412a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800412e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004132:	d123      	bne.n	800417c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f003 fcb8 	bl	8007aae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f002 fd6f 	bl	8006c26 <USB_GetDevSpeed>
 8004148:	4603      	mov	r3, r0
 800414a:	461a      	mov	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681c      	ldr	r4, [r3, #0]
 8004154:	f001 f9ca 	bl	80054ec <HAL_RCC_GetHCLKFreq>
 8004158:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800415e:	461a      	mov	r2, r3
 8004160:	4620      	mov	r0, r4
 8004162:	f002 fa73 	bl	800664c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f005 fff7 	bl	800a15a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	695a      	ldr	r2, [r3, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800417a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f003 fbf3 	bl	800796c <USB_ReadInterrupts>
 8004186:	4603      	mov	r3, r0
 8004188:	f003 0308 	and.w	r3, r3, #8
 800418c:	2b08      	cmp	r3, #8
 800418e:	d10a      	bne.n	80041a6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f005 ffd4 	bl	800a13e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695a      	ldr	r2, [r3, #20]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f002 0208 	and.w	r2, r2, #8
 80041a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f003 fbde 	bl	800796c <USB_ReadInterrupts>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b6:	2b80      	cmp	r3, #128	@ 0x80
 80041b8:	d123      	bne.n	8004202 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041c6:	2301      	movs	r3, #1
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ca:	e014      	b.n	80041f6 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80041e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	4619      	mov	r1, r3
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fb0a 	bl	8004804 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	3301      	adds	r3, #1
 80041f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	791b      	ldrb	r3, [r3, #4]
 80041fa:	461a      	mov	r2, r3
 80041fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fe:	4293      	cmp	r3, r2
 8004200:	d3e4      	bcc.n	80041cc <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f003 fbb0 	bl	800796c <USB_ReadInterrupts>
 800420c:	4603      	mov	r3, r0
 800420e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004216:	d13c      	bne.n	8004292 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004218:	2301      	movs	r3, #1
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
 800421c:	e02b      	b.n	8004276 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004220:	015a      	lsls	r2, r3, #5
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	4413      	add	r3, r2
 8004226:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004232:	4613      	mov	r3, r2
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	4413      	add	r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	3318      	adds	r3, #24
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d115      	bne.n	8004270 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004244:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004246:	2b00      	cmp	r3, #0
 8004248:	da12      	bge.n	8004270 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800424a:	6879      	ldr	r1, [r7, #4]
 800424c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800424e:	4613      	mov	r3, r2
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	440b      	add	r3, r1
 8004258:	3317      	adds	r3, #23
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	b2db      	uxtb	r3, r3
 8004262:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004266:	b2db      	uxtb	r3, r3
 8004268:	4619      	mov	r1, r3
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 faca 	bl	8004804 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004272:	3301      	adds	r3, #1
 8004274:	627b      	str	r3, [r7, #36]	@ 0x24
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	791b      	ldrb	r3, [r3, #4]
 800427a:	461a      	mov	r2, r3
 800427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427e:	4293      	cmp	r3, r2
 8004280:	d3cd      	bcc.n	800421e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	695a      	ldr	r2, [r3, #20]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004290:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f003 fb68 	bl	800796c <USB_ReadInterrupts>
 800429c:	4603      	mov	r3, r0
 800429e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042a6:	d156      	bne.n	8004356 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042a8:	2301      	movs	r3, #1
 80042aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ac:	e045      	b.n	800433a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c2:	4613      	mov	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d12e      	bne.n	8004334 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042d8:	2b00      	cmp	r3, #0
 80042da:	da2b      	bge.n	8004334 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	0c1a      	lsrs	r2, r3, #16
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80042e6:	4053      	eors	r3, r2
 80042e8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d121      	bne.n	8004334 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80042f0:	6879      	ldr	r1, [r7, #4]
 80042f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f4:	4613      	mov	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	4413      	add	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	440b      	add	r3, r1
 80042fe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004302:	2201      	movs	r2, #1
 8004304:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10a      	bne.n	8004334 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800432c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004330:	6053      	str	r3, [r2, #4]
            break;
 8004332:	e008      	b.n	8004346 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	3301      	adds	r3, #1
 8004338:	627b      	str	r3, [r7, #36]	@ 0x24
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	791b      	ldrb	r3, [r3, #4]
 800433e:	461a      	mov	r2, r3
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	4293      	cmp	r3, r2
 8004344:	d3b3      	bcc.n	80042ae <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	695a      	ldr	r2, [r3, #20]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004354:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f003 fb06 	bl	800796c <USB_ReadInterrupts>
 8004360:	4603      	mov	r3, r0
 8004362:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436a:	d10a      	bne.n	8004382 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f005 ff75 	bl	800a25c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	695a      	ldr	r2, [r3, #20]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004380:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f003 faf0 	bl	800796c <USB_ReadInterrupts>
 800438c:	4603      	mov	r3, r0
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b04      	cmp	r3, #4
 8004394:	d115      	bne.n	80043c2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d002      	beq.n	80043ae <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f005 ff65 	bl	800a278 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6859      	ldr	r1, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	e000      	b.n	80043c2 <HAL_PCD_IRQHandler+0x93c>
      return;
 80043c0:	bf00      	nop
    }
  }
}
 80043c2:	3734      	adds	r7, #52	@ 0x34
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd90      	pop	{r4, r7, pc}

080043c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_PCD_SetAddress+0x1a>
 80043de:	2302      	movs	r3, #2
 80043e0:	e012      	b.n	8004408 <HAL_PCD_SetAddress+0x40>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	4611      	mov	r1, r2
 80043f8:	4618      	mov	r0, r3
 80043fa:	f003 fa4f 	bl	800789c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	4608      	mov	r0, r1
 800441a:	4611      	mov	r1, r2
 800441c:	461a      	mov	r2, r3
 800441e:	4603      	mov	r3, r0
 8004420:	70fb      	strb	r3, [r7, #3]
 8004422:	460b      	mov	r3, r1
 8004424:	803b      	strh	r3, [r7, #0]
 8004426:	4613      	mov	r3, r2
 8004428:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800442a:	2300      	movs	r3, #0
 800442c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800442e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004432:	2b00      	cmp	r3, #0
 8004434:	da0f      	bge.n	8004456 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004436:	78fb      	ldrb	r3, [r7, #3]
 8004438:	f003 020f 	and.w	r2, r3, #15
 800443c:	4613      	mov	r3, r2
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	4413      	add	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	3310      	adds	r3, #16
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	4413      	add	r3, r2
 800444a:	3304      	adds	r3, #4
 800444c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2201      	movs	r2, #1
 8004452:	705a      	strb	r2, [r3, #1]
 8004454:	e00f      	b.n	8004476 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004456:	78fb      	ldrb	r3, [r7, #3]
 8004458:	f003 020f 	and.w	r2, r3, #15
 800445c:	4613      	mov	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	4413      	add	r3, r2
 800446c:	3304      	adds	r3, #4
 800446e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004476:	78fb      	ldrb	r3, [r7, #3]
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	b2da      	uxtb	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004482:	883b      	ldrh	r3, [r7, #0]
 8004484:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	78ba      	ldrb	r2, [r7, #2]
 8004490:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	785b      	ldrb	r3, [r3, #1]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d004      	beq.n	80044a4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80044a4:	78bb      	ldrb	r3, [r7, #2]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d102      	bne.n	80044b0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_PCD_EP_Open+0xae>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e00e      	b.n	80044dc <HAL_PCD_EP_Open+0xcc>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68f9      	ldr	r1, [r7, #12]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f002 fbcf 	bl	8006c70 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80044da:	7afb      	ldrb	r3, [r7, #11]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	460b      	mov	r3, r1
 80044ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	da0f      	bge.n	8004518 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	f003 020f 	and.w	r2, r3, #15
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	3310      	adds	r3, #16
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	4413      	add	r3, r2
 800450c:	3304      	adds	r3, #4
 800450e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	705a      	strb	r2, [r3, #1]
 8004516:	e00f      	b.n	8004538 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004518:	78fb      	ldrb	r3, [r7, #3]
 800451a:	f003 020f 	and.w	r2, r3, #15
 800451e:	4613      	mov	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	3304      	adds	r3, #4
 8004530:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004538:	78fb      	ldrb	r3, [r7, #3]
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	b2da      	uxtb	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800454a:	2b01      	cmp	r3, #1
 800454c:	d101      	bne.n	8004552 <HAL_PCD_EP_Close+0x6e>
 800454e:	2302      	movs	r3, #2
 8004550:	e00e      	b.n	8004570 <HAL_PCD_EP_Close+0x8c>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68f9      	ldr	r1, [r7, #12]
 8004560:	4618      	mov	r0, r3
 8004562:	f002 fc0d 	bl	8006d80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	607a      	str	r2, [r7, #4]
 8004582:	603b      	str	r3, [r7, #0]
 8004584:	460b      	mov	r3, r1
 8004586:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004588:	7afb      	ldrb	r3, [r7, #11]
 800458a:	f003 020f 	and.w	r2, r3, #15
 800458e:	4613      	mov	r3, r2
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	4413      	add	r3, r2
 800459e:	3304      	adds	r3, #4
 80045a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2200      	movs	r2, #0
 80045b2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	2200      	movs	r2, #0
 80045b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045ba:	7afb      	ldrb	r3, [r7, #11]
 80045bc:	f003 030f 	and.w	r3, r3, #15
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	799b      	ldrb	r3, [r3, #6]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d102      	bne.n	80045d4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6818      	ldr	r0, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	799b      	ldrb	r3, [r3, #6]
 80045dc:	461a      	mov	r2, r3
 80045de:	6979      	ldr	r1, [r7, #20]
 80045e0:	f002 fcaa 	bl	8006f38 <USB_EPStartXfer>

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80045fa:	78fb      	ldrb	r3, [r7, #3]
 80045fc:	f003 020f 	and.w	r2, r3, #15
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	4413      	add	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004610:	681b      	ldr	r3, [r3, #0]
}
 8004612:	4618      	mov	r0, r3
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b086      	sub	sp, #24
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
 800462a:	460b      	mov	r3, r1
 800462c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800462e:	7afb      	ldrb	r3, [r7, #11]
 8004630:	f003 020f 	and.w	r2, r3, #15
 8004634:	4613      	mov	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	3310      	adds	r3, #16
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4413      	add	r3, r2
 8004642:	3304      	adds	r3, #4
 8004644:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2200      	movs	r2, #0
 8004656:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	2201      	movs	r2, #1
 800465c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800465e:	7afb      	ldrb	r3, [r7, #11]
 8004660:	f003 030f 	and.w	r3, r3, #15
 8004664:	b2da      	uxtb	r2, r3
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	799b      	ldrb	r3, [r3, #6]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d102      	bne.n	8004678 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6818      	ldr	r0, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	799b      	ldrb	r3, [r3, #6]
 8004680:	461a      	mov	r2, r3
 8004682:	6979      	ldr	r1, [r7, #20]
 8004684:	f002 fc58 	bl	8006f38 <USB_EPStartXfer>

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3718      	adds	r7, #24
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	460b      	mov	r3, r1
 800469c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800469e:	78fb      	ldrb	r3, [r7, #3]
 80046a0:	f003 030f 	and.w	r3, r3, #15
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	7912      	ldrb	r2, [r2, #4]
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d901      	bls.n	80046b0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e04f      	b.n	8004750 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80046b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	da0f      	bge.n	80046d8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046b8:	78fb      	ldrb	r3, [r7, #3]
 80046ba:	f003 020f 	and.w	r2, r3, #15
 80046be:	4613      	mov	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	4413      	add	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	3310      	adds	r3, #16
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	4413      	add	r3, r2
 80046cc:	3304      	adds	r3, #4
 80046ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2201      	movs	r2, #1
 80046d4:	705a      	strb	r2, [r3, #1]
 80046d6:	e00d      	b.n	80046f4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046d8:	78fa      	ldrb	r2, [r7, #3]
 80046da:	4613      	mov	r3, r2
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	4413      	add	r3, r2
 80046ea:	3304      	adds	r3, #4
 80046ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2201      	movs	r2, #1
 80046f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046fa:	78fb      	ldrb	r3, [r7, #3]
 80046fc:	f003 030f 	and.w	r3, r3, #15
 8004700:	b2da      	uxtb	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800470c:	2b01      	cmp	r3, #1
 800470e:	d101      	bne.n	8004714 <HAL_PCD_EP_SetStall+0x82>
 8004710:	2302      	movs	r3, #2
 8004712:	e01d      	b.n	8004750 <HAL_PCD_EP_SetStall+0xbe>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68f9      	ldr	r1, [r7, #12]
 8004722:	4618      	mov	r0, r3
 8004724:	f002 ffe6 	bl	80076f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004728:	78fb      	ldrb	r3, [r7, #3]
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	7999      	ldrb	r1, [r3, #6]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004740:	461a      	mov	r2, r3
 8004742:	f003 f9d7 	bl	8007af4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004764:	78fb      	ldrb	r3, [r7, #3]
 8004766:	f003 030f 	and.w	r3, r3, #15
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	7912      	ldrb	r2, [r2, #4]
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e042      	b.n	80047fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004776:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800477a:	2b00      	cmp	r3, #0
 800477c:	da0f      	bge.n	800479e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800477e:	78fb      	ldrb	r3, [r7, #3]
 8004780:	f003 020f 	and.w	r2, r3, #15
 8004784:	4613      	mov	r3, r2
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4413      	add	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	3310      	adds	r3, #16
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	4413      	add	r3, r2
 8004792:	3304      	adds	r3, #4
 8004794:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	705a      	strb	r2, [r3, #1]
 800479c:	e00f      	b.n	80047be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800479e:	78fb      	ldrb	r3, [r7, #3]
 80047a0:	f003 020f 	and.w	r2, r3, #15
 80047a4:	4613      	mov	r3, r2
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	4413      	add	r3, r2
 80047b4:	3304      	adds	r3, #4
 80047b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c4:	78fb      	ldrb	r3, [r7, #3]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d101      	bne.n	80047de <HAL_PCD_EP_ClrStall+0x86>
 80047da:	2302      	movs	r3, #2
 80047dc:	e00e      	b.n	80047fc <HAL_PCD_EP_ClrStall+0xa4>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68f9      	ldr	r1, [r7, #12]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f002 ffef 	bl	80077d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004810:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004814:	2b00      	cmp	r3, #0
 8004816:	da0c      	bge.n	8004832 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004818:	78fb      	ldrb	r3, [r7, #3]
 800481a:	f003 020f 	and.w	r2, r3, #15
 800481e:	4613      	mov	r3, r2
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	4413      	add	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	3310      	adds	r3, #16
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	4413      	add	r3, r2
 800482c:	3304      	adds	r3, #4
 800482e:	60fb      	str	r3, [r7, #12]
 8004830:	e00c      	b.n	800484c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004832:	78fb      	ldrb	r3, [r7, #3]
 8004834:	f003 020f 	and.w	r2, r3, #15
 8004838:	4613      	mov	r3, r2
 800483a:	00db      	lsls	r3, r3, #3
 800483c:	4413      	add	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	4413      	add	r3, r2
 8004848:	3304      	adds	r3, #4
 800484a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68f9      	ldr	r1, [r7, #12]
 8004852:	4618      	mov	r0, r3
 8004854:	f002 fe0e 	bl	8007474 <USB_EPStopXfer>
 8004858:	4603      	mov	r3, r0
 800485a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800485c:	7afb      	ldrb	r3, [r7, #11]
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b08a      	sub	sp, #40	@ 0x28
 800486a:	af02      	add	r7, sp, #8
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	4613      	mov	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	3310      	adds	r3, #16
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	4413      	add	r3, r2
 800488a:	3304      	adds	r3, #4
 800488c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	429a      	cmp	r2, r3
 8004898:	d901      	bls.n	800489e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e06b      	b.n	8004976 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	69fa      	ldr	r2, [r7, #28]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d902      	bls.n	80048ba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	3303      	adds	r3, #3
 80048be:	089b      	lsrs	r3, r3, #2
 80048c0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80048c2:	e02a      	b.n	800491a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d902      	bls.n	80048e0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	3303      	adds	r3, #3
 80048e4:	089b      	lsrs	r3, r3, #2
 80048e6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	68d9      	ldr	r1, [r3, #12]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	4603      	mov	r3, r0
 80048fc:	6978      	ldr	r0, [r7, #20]
 80048fe:	f002 fe63 	bl	80075c8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	441a      	add	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	695a      	ldr	r2, [r3, #20]
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	441a      	add	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	429a      	cmp	r2, r3
 800492e:	d809      	bhi.n	8004944 <PCD_WriteEmptyTxFifo+0xde>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004938:	429a      	cmp	r2, r3
 800493a:	d203      	bcs.n	8004944 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1bf      	bne.n	80048c4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	691a      	ldr	r2, [r3, #16]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	429a      	cmp	r2, r3
 800494e:	d811      	bhi.n	8004974 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	2201      	movs	r2, #1
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	43db      	mvns	r3, r3
 800496a:	6939      	ldr	r1, [r7, #16]
 800496c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004970:	4013      	ands	r3, r2
 8004972:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b088      	sub	sp, #32
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	333c      	adds	r3, #60	@ 0x3c
 8004998:	3304      	adds	r3, #4
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	015a      	lsls	r2, r3, #5
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	4413      	add	r3, r2
 80049a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	799b      	ldrb	r3, [r3, #6]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d17b      	bne.n	8004aae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d015      	beq.n	80049ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	4a61      	ldr	r2, [pc, #388]	@ (8004b48 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	f240 80b9 	bls.w	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 80b3 	beq.w	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e2:	461a      	mov	r2, r3
 80049e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049e8:	6093      	str	r3, [r2, #8]
 80049ea:	e0a7      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f003 0320 	and.w	r3, r3, #32
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d009      	beq.n	8004a0a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a02:	461a      	mov	r2, r3
 8004a04:	2320      	movs	r3, #32
 8004a06:	6093      	str	r3, [r2, #8]
 8004a08:	e098      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f040 8093 	bne.w	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	4a4b      	ldr	r2, [pc, #300]	@ (8004b48 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d90f      	bls.n	8004a3e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00a      	beq.n	8004a3e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a34:	461a      	mov	r2, r3
 8004a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a3a:	6093      	str	r3, [r2, #8]
 8004a3c:	e07e      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	4613      	mov	r3, r2
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	4413      	add	r3, r2
 8004a50:	3304      	adds	r3, #4
 8004a52:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1a      	ldr	r2, [r3, #32]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	0159      	lsls	r1, r3, #5
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	440b      	add	r3, r1
 8004a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a6a:	1ad2      	subs	r2, r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d114      	bne.n	8004aa0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a88:	461a      	mov	r2, r3
 8004a8a:	2101      	movs	r1, #1
 8004a8c:	f003 f832 	bl	8007af4 <USB_EP0_OutStart>
 8004a90:	e006      	b.n	8004aa0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	441a      	add	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f005 fb14 	bl	800a0d4 <HAL_PCD_DataOutStageCallback>
 8004aac:	e046      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	4a26      	ldr	r2, [pc, #152]	@ (8004b4c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d124      	bne.n	8004b00 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00a      	beq.n	8004ad6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004acc:	461a      	mov	r2, r3
 8004ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ad2:	6093      	str	r3, [r2, #8]
 8004ad4:	e032      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d008      	beq.n	8004af2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aec:	461a      	mov	r2, r3
 8004aee:	2320      	movs	r3, #32
 8004af0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	4619      	mov	r1, r3
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f005 faeb 	bl	800a0d4 <HAL_PCD_DataOutStageCallback>
 8004afe:	e01d      	b.n	8004b3c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d114      	bne.n	8004b30 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	4413      	add	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d108      	bne.n	8004b30 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	f002 ffe2 	bl	8007af4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	4619      	mov	r1, r3
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f005 facc 	bl	800a0d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	4f54300a 	.word	0x4f54300a
 8004b4c:	4f54310a 	.word	0x4f54310a

08004b50 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	333c      	adds	r3, #60	@ 0x3c
 8004b68:	3304      	adds	r3, #4
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4a15      	ldr	r2, [pc, #84]	@ (8004bd8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d90e      	bls.n	8004ba4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d009      	beq.n	8004ba4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	015a      	lsls	r2, r3, #5
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	4413      	add	r3, r2
 8004b98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ba2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f005 fa83 	bl	800a0b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d90c      	bls.n	8004bcc <PCD_EP_OutSetupPacket_int+0x7c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	799b      	ldrb	r3, [r3, #6]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d108      	bne.n	8004bcc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6818      	ldr	r0, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	f002 ff94 	bl	8007af4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	4f54300a 	.word	0x4f54300a

08004bdc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	460b      	mov	r3, r1
 8004be6:	70fb      	strb	r3, [r7, #3]
 8004be8:	4613      	mov	r3, r2
 8004bea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d107      	bne.n	8004c0a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004bfa:	883b      	ldrh	r3, [r7, #0]
 8004bfc:	0419      	lsls	r1, r3, #16
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c08:	e028      	b.n	8004c5c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c10:	0c1b      	lsrs	r3, r3, #16
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	4413      	add	r3, r2
 8004c16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c18:	2300      	movs	r3, #0
 8004c1a:	73fb      	strb	r3, [r7, #15]
 8004c1c:	e00d      	b.n	8004c3a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	3340      	adds	r3, #64	@ 0x40
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	0c1b      	lsrs	r3, r3, #16
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	4413      	add	r3, r2
 8004c32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	3301      	adds	r3, #1
 8004c38:	73fb      	strb	r3, [r7, #15]
 8004c3a:	7bfa      	ldrb	r2, [r7, #15]
 8004c3c:	78fb      	ldrb	r3, [r7, #3]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d3ec      	bcc.n	8004c1e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004c44:	883b      	ldrh	r3, [r7, #0]
 8004c46:	0418      	lsls	r0, r3, #16
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6819      	ldr	r1, [r3, #0]
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	4302      	orrs	r2, r0
 8004c54:	3340      	adds	r3, #64	@ 0x40
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	460b      	mov	r3, r1
 8004c74:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	887a      	ldrh	r2, [r7, #2]
 8004c7c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e267      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d075      	beq.n	8004dae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cc2:	4b88      	ldr	r3, [pc, #544]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d00c      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cce:	4b85      	ldr	r3, [pc, #532]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d112      	bne.n	8004d00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cda:	4b82      	ldr	r3, [pc, #520]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ce2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce6:	d10b      	bne.n	8004d00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d05b      	beq.n	8004dac <HAL_RCC_OscConfig+0x108>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d157      	bne.n	8004dac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e242      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d08:	d106      	bne.n	8004d18 <HAL_RCC_OscConfig+0x74>
 8004d0a:	4b76      	ldr	r3, [pc, #472]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a75      	ldr	r2, [pc, #468]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d14:	6013      	str	r3, [r2, #0]
 8004d16:	e01d      	b.n	8004d54 <HAL_RCC_OscConfig+0xb0>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d20:	d10c      	bne.n	8004d3c <HAL_RCC_OscConfig+0x98>
 8004d22:	4b70      	ldr	r3, [pc, #448]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a6f      	ldr	r2, [pc, #444]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a6c      	ldr	r2, [pc, #432]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d38:	6013      	str	r3, [r2, #0]
 8004d3a:	e00b      	b.n	8004d54 <HAL_RCC_OscConfig+0xb0>
 8004d3c:	4b69      	ldr	r3, [pc, #420]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a68      	ldr	r2, [pc, #416]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d46:	6013      	str	r3, [r2, #0]
 8004d48:	4b66      	ldr	r3, [pc, #408]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a65      	ldr	r2, [pc, #404]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d013      	beq.n	8004d84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5c:	f7fd f946 	bl	8001fec <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d64:	f7fd f942 	bl	8001fec <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b64      	cmp	r3, #100	@ 0x64
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e207      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d76:	4b5b      	ldr	r3, [pc, #364]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0f0      	beq.n	8004d64 <HAL_RCC_OscConfig+0xc0>
 8004d82:	e014      	b.n	8004dae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7fd f932 	bl	8001fec <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d8c:	f7fd f92e 	bl	8001fec <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b64      	cmp	r3, #100	@ 0x64
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e1f3      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d9e:	4b51      	ldr	r3, [pc, #324]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0xe8>
 8004daa:	e000      	b.n	8004dae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d063      	beq.n	8004e82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dba:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 030c 	and.w	r3, r3, #12
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00b      	beq.n	8004dde <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dc6:	4b47      	ldr	r3, [pc, #284]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dce:	2b08      	cmp	r3, #8
 8004dd0:	d11c      	bne.n	8004e0c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dd2:	4b44      	ldr	r3, [pc, #272]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d116      	bne.n	8004e0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dde:	4b41      	ldr	r3, [pc, #260]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d005      	beq.n	8004df6 <HAL_RCC_OscConfig+0x152>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d001      	beq.n	8004df6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e1c7      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	4937      	ldr	r1, [pc, #220]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e0a:	e03a      	b.n	8004e82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d020      	beq.n	8004e56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e14:	4b34      	ldr	r3, [pc, #208]	@ (8004ee8 <HAL_RCC_OscConfig+0x244>)
 8004e16:	2201      	movs	r2, #1
 8004e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1a:	f7fd f8e7 	bl	8001fec <HAL_GetTick>
 8004e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e22:	f7fd f8e3 	bl	8001fec <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e1a8      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e34:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0f0      	beq.n	8004e22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e40:	4b28      	ldr	r3, [pc, #160]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	4925      	ldr	r1, [pc, #148]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	600b      	str	r3, [r1, #0]
 8004e54:	e015      	b.n	8004e82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e56:	4b24      	ldr	r3, [pc, #144]	@ (8004ee8 <HAL_RCC_OscConfig+0x244>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5c:	f7fd f8c6 	bl	8001fec <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e62:	e008      	b.n	8004e76 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e64:	f7fd f8c2 	bl	8001fec <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e187      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e76:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f0      	bne.n	8004e64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0308 	and.w	r3, r3, #8
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d036      	beq.n	8004efc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d016      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e96:	4b15      	ldr	r3, [pc, #84]	@ (8004eec <HAL_RCC_OscConfig+0x248>)
 8004e98:	2201      	movs	r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9c:	f7fd f8a6 	bl	8001fec <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea4:	f7fd f8a2 	bl	8001fec <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e167      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <HAL_RCC_OscConfig+0x240>)
 8004eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0f0      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x200>
 8004ec2:	e01b      	b.n	8004efc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ec4:	4b09      	ldr	r3, [pc, #36]	@ (8004eec <HAL_RCC_OscConfig+0x248>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eca:	f7fd f88f 	bl	8001fec <HAL_GetTick>
 8004ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed0:	e00e      	b.n	8004ef0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ed2:	f7fd f88b 	bl	8001fec <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d907      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e150      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	42470000 	.word	0x42470000
 8004eec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef0:	4b88      	ldr	r3, [pc, #544]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004ef2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1ea      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 8097 	beq.w	8005038 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f0e:	4b81      	ldr	r3, [pc, #516]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10f      	bne.n	8004f3a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	4b7d      	ldr	r3, [pc, #500]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f22:	4a7c      	ldr	r2, [pc, #496]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f28:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f32:	60bb      	str	r3, [r7, #8]
 8004f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f36:	2301      	movs	r3, #1
 8004f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f3a:	4b77      	ldr	r3, [pc, #476]	@ (8005118 <HAL_RCC_OscConfig+0x474>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d118      	bne.n	8004f78 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f46:	4b74      	ldr	r3, [pc, #464]	@ (8005118 <HAL_RCC_OscConfig+0x474>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a73      	ldr	r2, [pc, #460]	@ (8005118 <HAL_RCC_OscConfig+0x474>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f52:	f7fd f84b 	bl	8001fec <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f5a:	f7fd f847 	bl	8001fec <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e10c      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f6c:	4b6a      	ldr	r3, [pc, #424]	@ (8005118 <HAL_RCC_OscConfig+0x474>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0f0      	beq.n	8004f5a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCC_OscConfig+0x2ea>
 8004f80:	4b64      	ldr	r3, [pc, #400]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f84:	4a63      	ldr	r2, [pc, #396]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f86:	f043 0301 	orr.w	r3, r3, #1
 8004f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f8c:	e01c      	b.n	8004fc8 <HAL_RCC_OscConfig+0x324>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	2b05      	cmp	r3, #5
 8004f94:	d10c      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x30c>
 8004f96:	4b5f      	ldr	r3, [pc, #380]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9a:	4a5e      	ldr	r2, [pc, #376]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004f9c:	f043 0304 	orr.w	r3, r3, #4
 8004fa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fa2:	4b5c      	ldr	r3, [pc, #368]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa6:	4a5b      	ldr	r2, [pc, #364]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fae:	e00b      	b.n	8004fc8 <HAL_RCC_OscConfig+0x324>
 8004fb0:	4b58      	ldr	r3, [pc, #352]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb4:	4a57      	ldr	r2, [pc, #348]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fb6:	f023 0301 	bic.w	r3, r3, #1
 8004fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fbc:	4b55      	ldr	r3, [pc, #340]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc0:	4a54      	ldr	r2, [pc, #336]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004fc2:	f023 0304 	bic.w	r3, r3, #4
 8004fc6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d015      	beq.n	8004ffc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd0:	f7fd f80c 	bl	8001fec <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd6:	e00a      	b.n	8004fee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd8:	f7fd f808 	bl	8001fec <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e0cb      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fee:	4b49      	ldr	r3, [pc, #292]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d0ee      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x334>
 8004ffa:	e014      	b.n	8005026 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ffc:	f7fc fff6 	bl	8001fec <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005002:	e00a      	b.n	800501a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005004:	f7fc fff2 	bl	8001fec <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e0b5      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800501a:	4b3e      	ldr	r3, [pc, #248]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 800501c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1ee      	bne.n	8005004 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005026:	7dfb      	ldrb	r3, [r7, #23]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d105      	bne.n	8005038 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800502c:	4b39      	ldr	r3, [pc, #228]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 800502e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005030:	4a38      	ldr	r2, [pc, #224]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8005032:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005036:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 80a1 	beq.w	8005184 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005042:	4b34      	ldr	r3, [pc, #208]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 030c 	and.w	r3, r3, #12
 800504a:	2b08      	cmp	r3, #8
 800504c:	d05c      	beq.n	8005108 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	2b02      	cmp	r3, #2
 8005054:	d141      	bne.n	80050da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005056:	4b31      	ldr	r3, [pc, #196]	@ (800511c <HAL_RCC_OscConfig+0x478>)
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505c:	f7fc ffc6 	bl	8001fec <HAL_GetTick>
 8005060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005062:	e008      	b.n	8005076 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005064:	f7fc ffc2 	bl	8001fec <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e087      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005076:	4b27      	ldr	r3, [pc, #156]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1f0      	bne.n	8005064 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69da      	ldr	r2, [r3, #28]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	019b      	lsls	r3, r3, #6
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005098:	085b      	lsrs	r3, r3, #1
 800509a:	3b01      	subs	r3, #1
 800509c:	041b      	lsls	r3, r3, #16
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a4:	061b      	lsls	r3, r3, #24
 80050a6:	491b      	ldr	r1, [pc, #108]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050ac:	4b1b      	ldr	r3, [pc, #108]	@ (800511c <HAL_RCC_OscConfig+0x478>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b2:	f7fc ff9b 	bl	8001fec <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ba:	f7fc ff97 	bl	8001fec <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e05c      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050cc:	4b11      	ldr	r3, [pc, #68]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x416>
 80050d8:	e054      	b.n	8005184 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050da:	4b10      	ldr	r3, [pc, #64]	@ (800511c <HAL_RCC_OscConfig+0x478>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e0:	f7fc ff84 	bl	8001fec <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e8:	f7fc ff80 	bl	8001fec <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e045      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050fa:	4b06      	ldr	r3, [pc, #24]	@ (8005114 <HAL_RCC_OscConfig+0x470>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1f0      	bne.n	80050e8 <HAL_RCC_OscConfig+0x444>
 8005106:	e03d      	b.n	8005184 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d107      	bne.n	8005120 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e038      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
 8005114:	40023800 	.word	0x40023800
 8005118:	40007000 	.word	0x40007000
 800511c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005120:	4b1b      	ldr	r3, [pc, #108]	@ (8005190 <HAL_RCC_OscConfig+0x4ec>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d028      	beq.n	8005180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005138:	429a      	cmp	r2, r3
 800513a:	d121      	bne.n	8005180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005146:	429a      	cmp	r2, r3
 8005148:	d11a      	bne.n	8005180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005150:	4013      	ands	r3, r2
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005156:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005158:	4293      	cmp	r3, r2
 800515a:	d111      	bne.n	8005180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005166:	085b      	lsrs	r3, r3, #1
 8005168:	3b01      	subs	r3, #1
 800516a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800516c:	429a      	cmp	r2, r3
 800516e:	d107      	bne.n	8005180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800517c:	429a      	cmp	r2, r3
 800517e:	d001      	beq.n	8005184 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40023800 	.word	0x40023800

08005194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e0cc      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a8:	4b68      	ldr	r3, [pc, #416]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d90c      	bls.n	80051d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b6:	4b65      	ldr	r3, [pc, #404]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051be:	4b63      	ldr	r3, [pc, #396]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d001      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e0b8      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d020      	beq.n	800521e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e8:	4b59      	ldr	r3, [pc, #356]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	4a58      	ldr	r2, [pc, #352]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 80051ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d005      	beq.n	800520c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005200:	4b53      	ldr	r3, [pc, #332]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	4a52      	ldr	r2, [pc, #328]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800520a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800520c:	4b50      	ldr	r3, [pc, #320]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	494d      	ldr	r1, [pc, #308]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 800521a:	4313      	orrs	r3, r2
 800521c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d044      	beq.n	80052b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d107      	bne.n	8005242 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005232:	4b47      	ldr	r3, [pc, #284]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d119      	bne.n	8005272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e07f      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b02      	cmp	r3, #2
 8005248:	d003      	beq.n	8005252 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800524e:	2b03      	cmp	r3, #3
 8005250:	d107      	bne.n	8005262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005252:	4b3f      	ldr	r3, [pc, #252]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d109      	bne.n	8005272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e06f      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005262:	4b3b      	ldr	r3, [pc, #236]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e067      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005272:	4b37      	ldr	r3, [pc, #220]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f023 0203 	bic.w	r2, r3, #3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	4934      	ldr	r1, [pc, #208]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005280:	4313      	orrs	r3, r2
 8005282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005284:	f7fc feb2 	bl	8001fec <HAL_GetTick>
 8005288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800528a:	e00a      	b.n	80052a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800528c:	f7fc feae 	bl	8001fec <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529a:	4293      	cmp	r3, r2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e04f      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 020c 	and.w	r2, r3, #12
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d1eb      	bne.n	800528c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052b4:	4b25      	ldr	r3, [pc, #148]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d20c      	bcs.n	80052dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052c2:	4b22      	ldr	r3, [pc, #136]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ca:	4b20      	ldr	r3, [pc, #128]	@ (800534c <HAL_RCC_ClockConfig+0x1b8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d001      	beq.n	80052dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e032      	b.n	8005342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d008      	beq.n	80052fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e8:	4b19      	ldr	r3, [pc, #100]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	4916      	ldr	r1, [pc, #88]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d009      	beq.n	800531a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005306:	4b12      	ldr	r3, [pc, #72]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	00db      	lsls	r3, r3, #3
 8005314:	490e      	ldr	r1, [pc, #56]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800531a:	f000 f821 	bl	8005360 <HAL_RCC_GetSysClockFreq>
 800531e:	4602      	mov	r2, r0
 8005320:	4b0b      	ldr	r3, [pc, #44]	@ (8005350 <HAL_RCC_ClockConfig+0x1bc>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	091b      	lsrs	r3, r3, #4
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	490a      	ldr	r1, [pc, #40]	@ (8005354 <HAL_RCC_ClockConfig+0x1c0>)
 800532c:	5ccb      	ldrb	r3, [r1, r3]
 800532e:	fa22 f303 	lsr.w	r3, r2, r3
 8005332:	4a09      	ldr	r2, [pc, #36]	@ (8005358 <HAL_RCC_ClockConfig+0x1c4>)
 8005334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005336:	4b09      	ldr	r3, [pc, #36]	@ (800535c <HAL_RCC_ClockConfig+0x1c8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f7fc fe12 	bl	8001f64 <HAL_InitTick>

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40023c00 	.word	0x40023c00
 8005350:	40023800 	.word	0x40023800
 8005354:	0800ba80 	.word	0x0800ba80
 8005358:	20000000 	.word	0x20000000
 800535c:	20000004 	.word	0x20000004

08005360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005364:	b090      	sub	sp, #64	@ 0x40
 8005366:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005378:	4b59      	ldr	r3, [pc, #356]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 030c 	and.w	r3, r3, #12
 8005380:	2b08      	cmp	r3, #8
 8005382:	d00d      	beq.n	80053a0 <HAL_RCC_GetSysClockFreq+0x40>
 8005384:	2b08      	cmp	r3, #8
 8005386:	f200 80a1 	bhi.w	80054cc <HAL_RCC_GetSysClockFreq+0x16c>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d002      	beq.n	8005394 <HAL_RCC_GetSysClockFreq+0x34>
 800538e:	2b04      	cmp	r3, #4
 8005390:	d003      	beq.n	800539a <HAL_RCC_GetSysClockFreq+0x3a>
 8005392:	e09b      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005394:	4b53      	ldr	r3, [pc, #332]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005396:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005398:	e09b      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800539a:	4b53      	ldr	r3, [pc, #332]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800539c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800539e:	e098      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053a0:	4b4f      	ldr	r3, [pc, #316]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053aa:	4b4d      	ldr	r3, [pc, #308]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d028      	beq.n	8005408 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053b6:	4b4a      	ldr	r3, [pc, #296]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	099b      	lsrs	r3, r3, #6
 80053bc:	2200      	movs	r2, #0
 80053be:	623b      	str	r3, [r7, #32]
 80053c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80053c8:	2100      	movs	r1, #0
 80053ca:	4b47      	ldr	r3, [pc, #284]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80053cc:	fb03 f201 	mul.w	r2, r3, r1
 80053d0:	2300      	movs	r3, #0
 80053d2:	fb00 f303 	mul.w	r3, r0, r3
 80053d6:	4413      	add	r3, r2
 80053d8:	4a43      	ldr	r2, [pc, #268]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80053da:	fba0 1202 	umull	r1, r2, r0, r2
 80053de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053e0:	460a      	mov	r2, r1
 80053e2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80053e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053e6:	4413      	add	r3, r2
 80053e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ec:	2200      	movs	r2, #0
 80053ee:	61bb      	str	r3, [r7, #24]
 80053f0:	61fa      	str	r2, [r7, #28]
 80053f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80053fa:	f7fa ff49 	bl	8000290 <__aeabi_uldivmod>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4613      	mov	r3, r2
 8005404:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005406:	e053      	b.n	80054b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005408:	4b35      	ldr	r3, [pc, #212]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	099b      	lsrs	r3, r3, #6
 800540e:	2200      	movs	r2, #0
 8005410:	613b      	str	r3, [r7, #16]
 8005412:	617a      	str	r2, [r7, #20]
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800541a:	f04f 0b00 	mov.w	fp, #0
 800541e:	4652      	mov	r2, sl
 8005420:	465b      	mov	r3, fp
 8005422:	f04f 0000 	mov.w	r0, #0
 8005426:	f04f 0100 	mov.w	r1, #0
 800542a:	0159      	lsls	r1, r3, #5
 800542c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005430:	0150      	lsls	r0, r2, #5
 8005432:	4602      	mov	r2, r0
 8005434:	460b      	mov	r3, r1
 8005436:	ebb2 080a 	subs.w	r8, r2, sl
 800543a:	eb63 090b 	sbc.w	r9, r3, fp
 800543e:	f04f 0200 	mov.w	r2, #0
 8005442:	f04f 0300 	mov.w	r3, #0
 8005446:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800544a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800544e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005452:	ebb2 0408 	subs.w	r4, r2, r8
 8005456:	eb63 0509 	sbc.w	r5, r3, r9
 800545a:	f04f 0200 	mov.w	r2, #0
 800545e:	f04f 0300 	mov.w	r3, #0
 8005462:	00eb      	lsls	r3, r5, #3
 8005464:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005468:	00e2      	lsls	r2, r4, #3
 800546a:	4614      	mov	r4, r2
 800546c:	461d      	mov	r5, r3
 800546e:	eb14 030a 	adds.w	r3, r4, sl
 8005472:	603b      	str	r3, [r7, #0]
 8005474:	eb45 030b 	adc.w	r3, r5, fp
 8005478:	607b      	str	r3, [r7, #4]
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005486:	4629      	mov	r1, r5
 8005488:	028b      	lsls	r3, r1, #10
 800548a:	4621      	mov	r1, r4
 800548c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005490:	4621      	mov	r1, r4
 8005492:	028a      	lsls	r2, r1, #10
 8005494:	4610      	mov	r0, r2
 8005496:	4619      	mov	r1, r3
 8005498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800549a:	2200      	movs	r2, #0
 800549c:	60bb      	str	r3, [r7, #8]
 800549e:	60fa      	str	r2, [r7, #12]
 80054a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054a4:	f7fa fef4 	bl	8000290 <__aeabi_uldivmod>
 80054a8:	4602      	mov	r2, r0
 80054aa:	460b      	mov	r3, r1
 80054ac:	4613      	mov	r3, r2
 80054ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054b0:	4b0b      	ldr	r3, [pc, #44]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	0c1b      	lsrs	r3, r3, #16
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	3301      	adds	r3, #1
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80054c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054ca:	e002      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054cc:	4b05      	ldr	r3, [pc, #20]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80054ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3740      	adds	r7, #64	@ 0x40
 80054d8:	46bd      	mov	sp, r7
 80054da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054de:	bf00      	nop
 80054e0:	40023800 	.word	0x40023800
 80054e4:	00f42400 	.word	0x00f42400
 80054e8:	017d7840 	.word	0x017d7840

080054ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054f0:	4b03      	ldr	r3, [pc, #12]	@ (8005500 <HAL_RCC_GetHCLKFreq+0x14>)
 80054f2:	681b      	ldr	r3, [r3, #0]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20000000 	.word	0x20000000

08005504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005508:	f7ff fff0 	bl	80054ec <HAL_RCC_GetHCLKFreq>
 800550c:	4602      	mov	r2, r0
 800550e:	4b05      	ldr	r3, [pc, #20]	@ (8005524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	0a9b      	lsrs	r3, r3, #10
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	4903      	ldr	r1, [pc, #12]	@ (8005528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800551a:	5ccb      	ldrb	r3, [r1, r3]
 800551c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005520:	4618      	mov	r0, r3
 8005522:	bd80      	pop	{r7, pc}
 8005524:	40023800 	.word	0x40023800
 8005528:	0800ba90 	.word	0x0800ba90

0800552c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005530:	f7ff ffdc 	bl	80054ec <HAL_RCC_GetHCLKFreq>
 8005534:	4602      	mov	r2, r0
 8005536:	4b05      	ldr	r3, [pc, #20]	@ (800554c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	0b5b      	lsrs	r3, r3, #13
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	4903      	ldr	r1, [pc, #12]	@ (8005550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005542:	5ccb      	ldrb	r3, [r1, r3]
 8005544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005548:	4618      	mov	r0, r3
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40023800 	.word	0x40023800
 8005550:	0800ba90 	.word	0x0800ba90

08005554 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e042      	b.n	80055ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d106      	bne.n	8005580 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7fc fb72 	bl	8001c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2224      	movs	r2, #36	@ 0x24
 8005584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005596:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fd7f 	bl	800609c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	691a      	ldr	r2, [r3, #16]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	695a      	ldr	r2, [r3, #20]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68da      	ldr	r2, [r3, #12]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b08a      	sub	sp, #40	@ 0x28
 80055f8:	af02      	add	r7, sp, #8
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b20      	cmp	r3, #32
 8005612:	d175      	bne.n	8005700 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <HAL_UART_Transmit+0x2c>
 800561a:	88fb      	ldrh	r3, [r7, #6]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e06e      	b.n	8005702 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2221      	movs	r2, #33	@ 0x21
 800562e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005632:	f7fc fcdb 	bl	8001fec <HAL_GetTick>
 8005636:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	88fa      	ldrh	r2, [r7, #6]
 8005642:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800564c:	d108      	bne.n	8005660 <HAL_UART_Transmit+0x6c>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d104      	bne.n	8005660 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005656:	2300      	movs	r3, #0
 8005658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	61bb      	str	r3, [r7, #24]
 800565e:	e003      	b.n	8005668 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005664:	2300      	movs	r3, #0
 8005666:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005668:	e02e      	b.n	80056c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2200      	movs	r2, #0
 8005672:	2180      	movs	r1, #128	@ 0x80
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 fb1d 	bl	8005cb4 <UART_WaitOnFlagUntilTimeout>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d005      	beq.n	800568c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e03a      	b.n	8005702 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10b      	bne.n	80056aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	881b      	ldrh	r3, [r3, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	3302      	adds	r3, #2
 80056a6:	61bb      	str	r3, [r7, #24]
 80056a8:	e007      	b.n	80056ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	781a      	ldrb	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	3301      	adds	r3, #1
 80056b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056be:	b29b      	uxth	r3, r3
 80056c0:	3b01      	subs	r3, #1
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1cb      	bne.n	800566a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2200      	movs	r2, #0
 80056da:	2140      	movs	r1, #64	@ 0x40
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 fae9 	bl	8005cb4 <UART_WaitOnFlagUntilTimeout>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d005      	beq.n	80056f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e006      	b.n	8005702 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b0ba      	sub	sp, #232	@ 0xe8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005732:	2300      	movs	r3, #0
 8005734:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005738:	2300      	movs	r3, #0
 800573a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800573e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005742:	f003 030f 	and.w	r3, r3, #15
 8005746:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800574a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10f      	bne.n	8005772 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005756:	f003 0320 	and.w	r3, r3, #32
 800575a:	2b00      	cmp	r3, #0
 800575c:	d009      	beq.n	8005772 <HAL_UART_IRQHandler+0x66>
 800575e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 fbd7 	bl	8005f1e <UART_Receive_IT>
      return;
 8005770:	e273      	b.n	8005c5a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 80de 	beq.w	8005938 <HAL_UART_IRQHandler+0x22c>
 800577c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d106      	bne.n	8005796 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800578c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 80d1 	beq.w	8005938 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00b      	beq.n	80057ba <HAL_UART_IRQHandler+0xae>
 80057a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d005      	beq.n	80057ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b2:	f043 0201 	orr.w	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00b      	beq.n	80057de <HAL_UART_IRQHandler+0xd2>
 80057c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d005      	beq.n	80057de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d6:	f043 0202 	orr.w	r2, r3, #2
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <HAL_UART_IRQHandler+0xf6>
 80057ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fa:	f043 0204 	orr.w	r2, r3, #4
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005806:	f003 0308 	and.w	r3, r3, #8
 800580a:	2b00      	cmp	r3, #0
 800580c:	d011      	beq.n	8005832 <HAL_UART_IRQHandler+0x126>
 800580e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005812:	f003 0320 	and.w	r3, r3, #32
 8005816:	2b00      	cmp	r3, #0
 8005818:	d105      	bne.n	8005826 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800581a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d005      	beq.n	8005832 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800582a:	f043 0208 	orr.w	r2, r3, #8
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005836:	2b00      	cmp	r3, #0
 8005838:	f000 820a 	beq.w	8005c50 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800583c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005840:	f003 0320 	and.w	r3, r3, #32
 8005844:	2b00      	cmp	r3, #0
 8005846:	d008      	beq.n	800585a <HAL_UART_IRQHandler+0x14e>
 8005848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800584c:	f003 0320 	and.w	r3, r3, #32
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 fb62 	bl	8005f1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005864:	2b40      	cmp	r3, #64	@ 0x40
 8005866:	bf0c      	ite	eq
 8005868:	2301      	moveq	r3, #1
 800586a:	2300      	movne	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d103      	bne.n	8005886 <HAL_UART_IRQHandler+0x17a>
 800587e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005882:	2b00      	cmp	r3, #0
 8005884:	d04f      	beq.n	8005926 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fa6d 	bl	8005d66 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005896:	2b40      	cmp	r3, #64	@ 0x40
 8005898:	d141      	bne.n	800591e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3314      	adds	r3, #20
 80058c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058d6:	e841 2300 	strex	r3, r2, [r1]
 80058da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1d9      	bne.n	800589a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d013      	beq.n	8005916 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f2:	4a8a      	ldr	r2, [pc, #552]	@ (8005b1c <HAL_UART_IRQHandler+0x410>)
 80058f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fd f909 	bl	8002b12 <HAL_DMA_Abort_IT>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d016      	beq.n	8005934 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800590a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005910:	4610      	mov	r0, r2
 8005912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005914:	e00e      	b.n	8005934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f9b6 	bl	8005c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800591c:	e00a      	b.n	8005934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f9b2 	bl	8005c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005924:	e006      	b.n	8005934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f9ae 	bl	8005c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005932:	e18d      	b.n	8005c50 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005934:	bf00      	nop
    return;
 8005936:	e18b      	b.n	8005c50 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593c:	2b01      	cmp	r3, #1
 800593e:	f040 8167 	bne.w	8005c10 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005946:	f003 0310 	and.w	r3, r3, #16
 800594a:	2b00      	cmp	r3, #0
 800594c:	f000 8160 	beq.w	8005c10 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005954:	f003 0310 	and.w	r3, r3, #16
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8159 	beq.w	8005c10 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	60bb      	str	r3, [r7, #8]
 8005972:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	f040 80ce 	bne.w	8005b20 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005990:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005994:	2b00      	cmp	r3, #0
 8005996:	f000 80a9 	beq.w	8005aec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800599e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059a2:	429a      	cmp	r2, r3
 80059a4:	f080 80a2 	bcs.w	8005aec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ba:	f000 8088 	beq.w	8005ace <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	330c      	adds	r3, #12
 80059c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	330c      	adds	r3, #12
 80059e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80059ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80059ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80059f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80059fa:	e841 2300 	strex	r3, r2, [r1]
 80059fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1d9      	bne.n	80059be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3314      	adds	r3, #20
 8005a10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a14:	e853 3f00 	ldrex	r3, [r3]
 8005a18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
 8005a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	3314      	adds	r3, #20
 8005a2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a3a:	e841 2300 	strex	r3, r2, [r1]
 8005a3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e1      	bne.n	8005a0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3314      	adds	r3, #20
 8005a4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3314      	adds	r3, #20
 8005a66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a72:	e841 2300 	strex	r3, r2, [r1]
 8005a76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1e3      	bne.n	8005a46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	330c      	adds	r3, #12
 8005a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a96:	e853 3f00 	ldrex	r3, [r3]
 8005a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a9e:	f023 0310 	bic.w	r3, r3, #16
 8005aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	330c      	adds	r3, #12
 8005aac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ab0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ab2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ab6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ab8:	e841 2300 	strex	r3, r2, [r1]
 8005abc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1e3      	bne.n	8005a8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f7fc ffb2 	bl	8002a32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f8d9 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005aea:	e0b3      	b.n	8005c54 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005af0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005af4:	429a      	cmp	r2, r3
 8005af6:	f040 80ad 	bne.w	8005c54 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b04:	f040 80a6 	bne.w	8005c54 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b12:	4619      	mov	r1, r3
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f8c1 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
      return;
 8005b1a:	e09b      	b.n	8005c54 <HAL_UART_IRQHandler+0x548>
 8005b1c:	08005e2d 	.word	0x08005e2d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 808e 	beq.w	8005c58 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005b3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 8089 	beq.w	8005c58 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	330c      	adds	r3, #12
 8005b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b50:	e853 3f00 	ldrex	r3, [r3]
 8005b54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005b6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e3      	bne.n	8005b46 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3314      	adds	r3, #20
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b8e:	6a3b      	ldr	r3, [r7, #32]
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3314      	adds	r3, #20
 8005b9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ba2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005baa:	e841 2300 	strex	r3, r2, [r1]
 8005bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1e3      	bne.n	8005b7e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	330c      	adds	r3, #12
 8005bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	e853 3f00 	ldrex	r3, [r3]
 8005bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0310 	bic.w	r3, r3, #16
 8005bda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	330c      	adds	r3, #12
 8005be4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005be8:	61fa      	str	r2, [r7, #28]
 8005bea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bec:	69b9      	ldr	r1, [r7, #24]
 8005bee:	69fa      	ldr	r2, [r7, #28]
 8005bf0:	e841 2300 	strex	r3, r2, [r1]
 8005bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1e3      	bne.n	8005bc4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c06:	4619      	mov	r1, r3
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f847 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c0e:	e023      	b.n	8005c58 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d009      	beq.n	8005c30 <HAL_UART_IRQHandler+0x524>
 8005c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d003      	beq.n	8005c30 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f910 	bl	8005e4e <UART_Transmit_IT>
    return;
 8005c2e:	e014      	b.n	8005c5a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00e      	beq.n	8005c5a <HAL_UART_IRQHandler+0x54e>
 8005c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d008      	beq.n	8005c5a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f950 	bl	8005eee <UART_EndTransmit_IT>
    return;
 8005c4e:	e004      	b.n	8005c5a <HAL_UART_IRQHandler+0x54e>
    return;
 8005c50:	bf00      	nop
 8005c52:	e002      	b.n	8005c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8005c54:	bf00      	nop
 8005c56:	e000      	b.n	8005c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8005c58:	bf00      	nop
  }
}
 8005c5a:	37e8      	adds	r7, #232	@ 0xe8
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b086      	sub	sp, #24
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	603b      	str	r3, [r7, #0]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cc4:	e03b      	b.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ccc:	d037      	beq.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cce:	f7fc f98d 	bl	8001fec <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d302      	bcc.n	8005ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e03a      	b.n	8005d5e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	f003 0304 	and.w	r3, r3, #4
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d023      	beq.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b80      	cmp	r3, #128	@ 0x80
 8005cfa:	d020      	beq.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2b40      	cmp	r3, #64	@ 0x40
 8005d00:	d01d      	beq.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0308 	and.w	r3, r3, #8
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d116      	bne.n	8005d3e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d10:	2300      	movs	r3, #0
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	617b      	str	r3, [r7, #20]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f81d 	bl	8005d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2208      	movs	r2, #8
 8005d30:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e00f      	b.n	8005d5e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	4013      	ands	r3, r2
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	bf0c      	ite	eq
 8005d4e:	2301      	moveq	r3, #1
 8005d50:	2300      	movne	r3, #0
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	461a      	mov	r2, r3
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d0b4      	beq.n	8005cc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b095      	sub	sp, #84	@ 0x54
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	330c      	adds	r3, #12
 8005d74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d78:	e853 3f00 	ldrex	r3, [r3]
 8005d7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	330c      	adds	r3, #12
 8005d8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e5      	bne.n	8005d6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3314      	adds	r3, #20
 8005da8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	f023 0301 	bic.w	r3, r3, #1
 8005db8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3314      	adds	r3, #20
 8005dc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e5      	bne.n	8005da2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d119      	bne.n	8005e12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	e853 3f00 	ldrex	r3, [r3]
 8005dec:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f023 0310 	bic.w	r3, r3, #16
 8005df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	330c      	adds	r3, #12
 8005dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dfe:	61ba      	str	r2, [r7, #24]
 8005e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	6979      	ldr	r1, [r7, #20]
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1e5      	bne.n	8005dde <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e20:	bf00      	nop
 8005e22:	3754      	adds	r7, #84	@ 0x54
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f7ff ff21 	bl	8005c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b085      	sub	sp, #20
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b21      	cmp	r3, #33	@ 0x21
 8005e60:	d13e      	bne.n	8005ee0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e6a:	d114      	bne.n	8005e96 <UART_Transmit_IT+0x48>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d110      	bne.n	8005e96 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e88:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	1c9a      	adds	r2, r3, #2
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	621a      	str	r2, [r3, #32]
 8005e94:	e008      	b.n	8005ea8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	1c59      	adds	r1, r3, #1
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	6211      	str	r1, [r2, #32]
 8005ea0:	781a      	ldrb	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10f      	bne.n	8005edc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005eca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eda:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005edc:	2300      	movs	r3, #0
 8005ede:	e000      	b.n	8005ee2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ee0:	2302      	movs	r3, #2
  }
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr

08005eee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b082      	sub	sp, #8
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68da      	ldr	r2, [r3, #12]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2220      	movs	r2, #32
 8005f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7ff fea6 	bl	8005c60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	b08c      	sub	sp, #48	@ 0x30
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b22      	cmp	r3, #34	@ 0x22
 8005f38:	f040 80aa 	bne.w	8006090 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f44:	d115      	bne.n	8005f72 <UART_Receive_IT+0x54>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d111      	bne.n	8005f72 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f52:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f6a:	1c9a      	adds	r2, r3, #2
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f70:	e024      	b.n	8005fbc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f80:	d007      	beq.n	8005f92 <UART_Receive_IT+0x74>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10a      	bne.n	8005fa0 <UART_Receive_IT+0x82>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d106      	bne.n	8005fa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	e008      	b.n	8005fb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	4619      	mov	r1, r3
 8005fca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d15d      	bne.n	800608c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68da      	ldr	r2, [r3, #12]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0220 	bic.w	r2, r2, #32
 8005fde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	695a      	ldr	r2, [r3, #20]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0201 	bic.w	r2, r2, #1
 8005ffe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006012:	2b01      	cmp	r3, #1
 8006014:	d135      	bne.n	8006082 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	330c      	adds	r3, #12
 8006022:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	e853 3f00 	ldrex	r3, [r3]
 800602a:	613b      	str	r3, [r7, #16]
   return(result);
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	f023 0310 	bic.w	r3, r3, #16
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	330c      	adds	r3, #12
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	623a      	str	r2, [r7, #32]
 800603e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006040:	69f9      	ldr	r1, [r7, #28]
 8006042:	6a3a      	ldr	r2, [r7, #32]
 8006044:	e841 2300 	strex	r3, r2, [r1]
 8006048:	61bb      	str	r3, [r7, #24]
   return(result);
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e5      	bne.n	800601c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0310 	and.w	r3, r3, #16
 800605a:	2b10      	cmp	r3, #16
 800605c:	d10a      	bne.n	8006074 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800605e:	2300      	movs	r3, #0
 8006060:	60fb      	str	r3, [r7, #12]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	60fb      	str	r3, [r7, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	60fb      	str	r3, [r7, #12]
 8006072:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006078:	4619      	mov	r1, r3
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f7ff fe0e 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
 8006080:	e002      	b.n	8006088 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7ff fdf6 	bl	8005c74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006088:	2300      	movs	r3, #0
 800608a:	e002      	b.n	8006092 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3730      	adds	r7, #48	@ 0x30
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800609c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a0:	b0c0      	sub	sp, #256	@ 0x100
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b8:	68d9      	ldr	r1, [r3, #12]
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	ea40 0301 	orr.w	r3, r0, r1
 80060c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	431a      	orrs	r2, r3
 80060d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	431a      	orrs	r2, r3
 80060dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80060f4:	f021 010c 	bic.w	r1, r1, #12
 80060f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006102:	430b      	orrs	r3, r1
 8006104:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006116:	6999      	ldr	r1, [r3, #24]
 8006118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	ea40 0301 	orr.w	r3, r0, r1
 8006122:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	4b8f      	ldr	r3, [pc, #572]	@ (8006368 <UART_SetConfig+0x2cc>)
 800612c:	429a      	cmp	r2, r3
 800612e:	d005      	beq.n	800613c <UART_SetConfig+0xa0>
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	4b8d      	ldr	r3, [pc, #564]	@ (800636c <UART_SetConfig+0x2d0>)
 8006138:	429a      	cmp	r2, r3
 800613a:	d104      	bne.n	8006146 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800613c:	f7ff f9f6 	bl	800552c <HAL_RCC_GetPCLK2Freq>
 8006140:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006144:	e003      	b.n	800614e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006146:	f7ff f9dd 	bl	8005504 <HAL_RCC_GetPCLK1Freq>
 800614a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800614e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006152:	69db      	ldr	r3, [r3, #28]
 8006154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006158:	f040 810c 	bne.w	8006374 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800615c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006160:	2200      	movs	r2, #0
 8006162:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006166:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800616a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800616e:	4622      	mov	r2, r4
 8006170:	462b      	mov	r3, r5
 8006172:	1891      	adds	r1, r2, r2
 8006174:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006176:	415b      	adcs	r3, r3
 8006178:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800617a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800617e:	4621      	mov	r1, r4
 8006180:	eb12 0801 	adds.w	r8, r2, r1
 8006184:	4629      	mov	r1, r5
 8006186:	eb43 0901 	adc.w	r9, r3, r1
 800618a:	f04f 0200 	mov.w	r2, #0
 800618e:	f04f 0300 	mov.w	r3, #0
 8006192:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006196:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800619a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800619e:	4690      	mov	r8, r2
 80061a0:	4699      	mov	r9, r3
 80061a2:	4623      	mov	r3, r4
 80061a4:	eb18 0303 	adds.w	r3, r8, r3
 80061a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80061ac:	462b      	mov	r3, r5
 80061ae:	eb49 0303 	adc.w	r3, r9, r3
 80061b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80061c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061ca:	460b      	mov	r3, r1
 80061cc:	18db      	adds	r3, r3, r3
 80061ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80061d0:	4613      	mov	r3, r2
 80061d2:	eb42 0303 	adc.w	r3, r2, r3
 80061d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80061d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80061dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80061e0:	f7fa f856 	bl	8000290 <__aeabi_uldivmod>
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4b61      	ldr	r3, [pc, #388]	@ (8006370 <UART_SetConfig+0x2d4>)
 80061ea:	fba3 2302 	umull	r2, r3, r3, r2
 80061ee:	095b      	lsrs	r3, r3, #5
 80061f0:	011c      	lsls	r4, r3, #4
 80061f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061f6:	2200      	movs	r2, #0
 80061f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006200:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006204:	4642      	mov	r2, r8
 8006206:	464b      	mov	r3, r9
 8006208:	1891      	adds	r1, r2, r2
 800620a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800620c:	415b      	adcs	r3, r3
 800620e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006210:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006214:	4641      	mov	r1, r8
 8006216:	eb12 0a01 	adds.w	sl, r2, r1
 800621a:	4649      	mov	r1, r9
 800621c:	eb43 0b01 	adc.w	fp, r3, r1
 8006220:	f04f 0200 	mov.w	r2, #0
 8006224:	f04f 0300 	mov.w	r3, #0
 8006228:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800622c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006230:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006234:	4692      	mov	sl, r2
 8006236:	469b      	mov	fp, r3
 8006238:	4643      	mov	r3, r8
 800623a:	eb1a 0303 	adds.w	r3, sl, r3
 800623e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006242:	464b      	mov	r3, r9
 8006244:	eb4b 0303 	adc.w	r3, fp, r3
 8006248:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800624c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006258:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800625c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006260:	460b      	mov	r3, r1
 8006262:	18db      	adds	r3, r3, r3
 8006264:	643b      	str	r3, [r7, #64]	@ 0x40
 8006266:	4613      	mov	r3, r2
 8006268:	eb42 0303 	adc.w	r3, r2, r3
 800626c:	647b      	str	r3, [r7, #68]	@ 0x44
 800626e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006272:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006276:	f7fa f80b 	bl	8000290 <__aeabi_uldivmod>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	4611      	mov	r1, r2
 8006280:	4b3b      	ldr	r3, [pc, #236]	@ (8006370 <UART_SetConfig+0x2d4>)
 8006282:	fba3 2301 	umull	r2, r3, r3, r1
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	2264      	movs	r2, #100	@ 0x64
 800628a:	fb02 f303 	mul.w	r3, r2, r3
 800628e:	1acb      	subs	r3, r1, r3
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006296:	4b36      	ldr	r3, [pc, #216]	@ (8006370 <UART_SetConfig+0x2d4>)
 8006298:	fba3 2302 	umull	r2, r3, r3, r2
 800629c:	095b      	lsrs	r3, r3, #5
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80062a4:	441c      	add	r4, r3
 80062a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80062b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80062b8:	4642      	mov	r2, r8
 80062ba:	464b      	mov	r3, r9
 80062bc:	1891      	adds	r1, r2, r2
 80062be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80062c0:	415b      	adcs	r3, r3
 80062c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80062c8:	4641      	mov	r1, r8
 80062ca:	1851      	adds	r1, r2, r1
 80062cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80062ce:	4649      	mov	r1, r9
 80062d0:	414b      	adcs	r3, r1
 80062d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80062d4:	f04f 0200 	mov.w	r2, #0
 80062d8:	f04f 0300 	mov.w	r3, #0
 80062dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80062e0:	4659      	mov	r1, fp
 80062e2:	00cb      	lsls	r3, r1, #3
 80062e4:	4651      	mov	r1, sl
 80062e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ea:	4651      	mov	r1, sl
 80062ec:	00ca      	lsls	r2, r1, #3
 80062ee:	4610      	mov	r0, r2
 80062f0:	4619      	mov	r1, r3
 80062f2:	4603      	mov	r3, r0
 80062f4:	4642      	mov	r2, r8
 80062f6:	189b      	adds	r3, r3, r2
 80062f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062fc:	464b      	mov	r3, r9
 80062fe:	460a      	mov	r2, r1
 8006300:	eb42 0303 	adc.w	r3, r2, r3
 8006304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006314:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006318:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800631c:	460b      	mov	r3, r1
 800631e:	18db      	adds	r3, r3, r3
 8006320:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006322:	4613      	mov	r3, r2
 8006324:	eb42 0303 	adc.w	r3, r2, r3
 8006328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800632a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800632e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006332:	f7f9 ffad 	bl	8000290 <__aeabi_uldivmod>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	4b0d      	ldr	r3, [pc, #52]	@ (8006370 <UART_SetConfig+0x2d4>)
 800633c:	fba3 1302 	umull	r1, r3, r3, r2
 8006340:	095b      	lsrs	r3, r3, #5
 8006342:	2164      	movs	r1, #100	@ 0x64
 8006344:	fb01 f303 	mul.w	r3, r1, r3
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	3332      	adds	r3, #50	@ 0x32
 800634e:	4a08      	ldr	r2, [pc, #32]	@ (8006370 <UART_SetConfig+0x2d4>)
 8006350:	fba2 2303 	umull	r2, r3, r2, r3
 8006354:	095b      	lsrs	r3, r3, #5
 8006356:	f003 0207 	and.w	r2, r3, #7
 800635a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4422      	add	r2, r4
 8006362:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006364:	e106      	b.n	8006574 <UART_SetConfig+0x4d8>
 8006366:	bf00      	nop
 8006368:	40011000 	.word	0x40011000
 800636c:	40011400 	.word	0x40011400
 8006370:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006374:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006378:	2200      	movs	r2, #0
 800637a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800637e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006382:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006386:	4642      	mov	r2, r8
 8006388:	464b      	mov	r3, r9
 800638a:	1891      	adds	r1, r2, r2
 800638c:	6239      	str	r1, [r7, #32]
 800638e:	415b      	adcs	r3, r3
 8006390:	627b      	str	r3, [r7, #36]	@ 0x24
 8006392:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006396:	4641      	mov	r1, r8
 8006398:	1854      	adds	r4, r2, r1
 800639a:	4649      	mov	r1, r9
 800639c:	eb43 0501 	adc.w	r5, r3, r1
 80063a0:	f04f 0200 	mov.w	r2, #0
 80063a4:	f04f 0300 	mov.w	r3, #0
 80063a8:	00eb      	lsls	r3, r5, #3
 80063aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063ae:	00e2      	lsls	r2, r4, #3
 80063b0:	4614      	mov	r4, r2
 80063b2:	461d      	mov	r5, r3
 80063b4:	4643      	mov	r3, r8
 80063b6:	18e3      	adds	r3, r4, r3
 80063b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063bc:	464b      	mov	r3, r9
 80063be:	eb45 0303 	adc.w	r3, r5, r3
 80063c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063d6:	f04f 0200 	mov.w	r2, #0
 80063da:	f04f 0300 	mov.w	r3, #0
 80063de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80063e2:	4629      	mov	r1, r5
 80063e4:	008b      	lsls	r3, r1, #2
 80063e6:	4621      	mov	r1, r4
 80063e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063ec:	4621      	mov	r1, r4
 80063ee:	008a      	lsls	r2, r1, #2
 80063f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80063f4:	f7f9 ff4c 	bl	8000290 <__aeabi_uldivmod>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4b60      	ldr	r3, [pc, #384]	@ (8006580 <UART_SetConfig+0x4e4>)
 80063fe:	fba3 2302 	umull	r2, r3, r3, r2
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	011c      	lsls	r4, r3, #4
 8006406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800640a:	2200      	movs	r2, #0
 800640c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006410:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006414:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006418:	4642      	mov	r2, r8
 800641a:	464b      	mov	r3, r9
 800641c:	1891      	adds	r1, r2, r2
 800641e:	61b9      	str	r1, [r7, #24]
 8006420:	415b      	adcs	r3, r3
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006428:	4641      	mov	r1, r8
 800642a:	1851      	adds	r1, r2, r1
 800642c:	6139      	str	r1, [r7, #16]
 800642e:	4649      	mov	r1, r9
 8006430:	414b      	adcs	r3, r1
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	f04f 0200 	mov.w	r2, #0
 8006438:	f04f 0300 	mov.w	r3, #0
 800643c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006440:	4659      	mov	r1, fp
 8006442:	00cb      	lsls	r3, r1, #3
 8006444:	4651      	mov	r1, sl
 8006446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800644a:	4651      	mov	r1, sl
 800644c:	00ca      	lsls	r2, r1, #3
 800644e:	4610      	mov	r0, r2
 8006450:	4619      	mov	r1, r3
 8006452:	4603      	mov	r3, r0
 8006454:	4642      	mov	r2, r8
 8006456:	189b      	adds	r3, r3, r2
 8006458:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800645c:	464b      	mov	r3, r9
 800645e:	460a      	mov	r2, r1
 8006460:	eb42 0303 	adc.w	r3, r2, r3
 8006464:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006472:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006474:	f04f 0200 	mov.w	r2, #0
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006480:	4649      	mov	r1, r9
 8006482:	008b      	lsls	r3, r1, #2
 8006484:	4641      	mov	r1, r8
 8006486:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800648a:	4641      	mov	r1, r8
 800648c:	008a      	lsls	r2, r1, #2
 800648e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006492:	f7f9 fefd 	bl	8000290 <__aeabi_uldivmod>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4611      	mov	r1, r2
 800649c:	4b38      	ldr	r3, [pc, #224]	@ (8006580 <UART_SetConfig+0x4e4>)
 800649e:	fba3 2301 	umull	r2, r3, r3, r1
 80064a2:	095b      	lsrs	r3, r3, #5
 80064a4:	2264      	movs	r2, #100	@ 0x64
 80064a6:	fb02 f303 	mul.w	r3, r2, r3
 80064aa:	1acb      	subs	r3, r1, r3
 80064ac:	011b      	lsls	r3, r3, #4
 80064ae:	3332      	adds	r3, #50	@ 0x32
 80064b0:	4a33      	ldr	r2, [pc, #204]	@ (8006580 <UART_SetConfig+0x4e4>)
 80064b2:	fba2 2303 	umull	r2, r3, r2, r3
 80064b6:	095b      	lsrs	r3, r3, #5
 80064b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064bc:	441c      	add	r4, r3
 80064be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064c2:	2200      	movs	r2, #0
 80064c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80064c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80064c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80064cc:	4642      	mov	r2, r8
 80064ce:	464b      	mov	r3, r9
 80064d0:	1891      	adds	r1, r2, r2
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	415b      	adcs	r3, r3
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064dc:	4641      	mov	r1, r8
 80064de:	1851      	adds	r1, r2, r1
 80064e0:	6039      	str	r1, [r7, #0]
 80064e2:	4649      	mov	r1, r9
 80064e4:	414b      	adcs	r3, r1
 80064e6:	607b      	str	r3, [r7, #4]
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	f04f 0300 	mov.w	r3, #0
 80064f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064f4:	4659      	mov	r1, fp
 80064f6:	00cb      	lsls	r3, r1, #3
 80064f8:	4651      	mov	r1, sl
 80064fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064fe:	4651      	mov	r1, sl
 8006500:	00ca      	lsls	r2, r1, #3
 8006502:	4610      	mov	r0, r2
 8006504:	4619      	mov	r1, r3
 8006506:	4603      	mov	r3, r0
 8006508:	4642      	mov	r2, r8
 800650a:	189b      	adds	r3, r3, r2
 800650c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800650e:	464b      	mov	r3, r9
 8006510:	460a      	mov	r2, r1
 8006512:	eb42 0303 	adc.w	r3, r2, r3
 8006516:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	663b      	str	r3, [r7, #96]	@ 0x60
 8006522:	667a      	str	r2, [r7, #100]	@ 0x64
 8006524:	f04f 0200 	mov.w	r2, #0
 8006528:	f04f 0300 	mov.w	r3, #0
 800652c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006530:	4649      	mov	r1, r9
 8006532:	008b      	lsls	r3, r1, #2
 8006534:	4641      	mov	r1, r8
 8006536:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800653a:	4641      	mov	r1, r8
 800653c:	008a      	lsls	r2, r1, #2
 800653e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006542:	f7f9 fea5 	bl	8000290 <__aeabi_uldivmod>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <UART_SetConfig+0x4e4>)
 800654c:	fba3 1302 	umull	r1, r3, r3, r2
 8006550:	095b      	lsrs	r3, r3, #5
 8006552:	2164      	movs	r1, #100	@ 0x64
 8006554:	fb01 f303 	mul.w	r3, r1, r3
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	011b      	lsls	r3, r3, #4
 800655c:	3332      	adds	r3, #50	@ 0x32
 800655e:	4a08      	ldr	r2, [pc, #32]	@ (8006580 <UART_SetConfig+0x4e4>)
 8006560:	fba2 2303 	umull	r2, r3, r2, r3
 8006564:	095b      	lsrs	r3, r3, #5
 8006566:	f003 020f 	and.w	r2, r3, #15
 800656a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4422      	add	r2, r4
 8006572:	609a      	str	r2, [r3, #8]
}
 8006574:	bf00      	nop
 8006576:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800657a:	46bd      	mov	sp, r7
 800657c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006580:	51eb851f 	.word	0x51eb851f

08006584 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006584:	b084      	sub	sp, #16
 8006586:	b580      	push	{r7, lr}
 8006588:	b084      	sub	sp, #16
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
 800658e:	f107 001c 	add.w	r0, r7, #28
 8006592:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006596:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800659a:	2b01      	cmp	r3, #1
 800659c:	d123      	bne.n	80065e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80065b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80065c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d105      	bne.n	80065da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f001 fae8 	bl	8007bb0 <USB_CoreReset>
 80065e0:	4603      	mov	r3, r0
 80065e2:	73fb      	strb	r3, [r7, #15]
 80065e4:	e01b      	b.n	800661e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f001 fadc 	bl	8007bb0 <USB_CoreReset>
 80065f8:	4603      	mov	r3, r0
 80065fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006600:	2b00      	cmp	r3, #0
 8006602:	d106      	bne.n	8006612 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006608:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006610:	e005      	b.n	800661e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006616:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800661e:	7fbb      	ldrb	r3, [r7, #30]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d10b      	bne.n	800663c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f043 0206 	orr.w	r2, r3, #6
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f043 0220 	orr.w	r2, r3, #32
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800663c:	7bfb      	ldrb	r3, [r7, #15]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006648:	b004      	add	sp, #16
 800664a:	4770      	bx	lr

0800664c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	4613      	mov	r3, r2
 8006658:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800665a:	79fb      	ldrb	r3, [r7, #7]
 800665c:	2b02      	cmp	r3, #2
 800665e:	d165      	bne.n	800672c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	4a41      	ldr	r2, [pc, #260]	@ (8006768 <USB_SetTurnaroundTime+0x11c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d906      	bls.n	8006676 <USB_SetTurnaroundTime+0x2a>
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4a40      	ldr	r2, [pc, #256]	@ (800676c <USB_SetTurnaroundTime+0x120>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d202      	bcs.n	8006676 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006670:	230f      	movs	r3, #15
 8006672:	617b      	str	r3, [r7, #20]
 8006674:	e062      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	4a3c      	ldr	r2, [pc, #240]	@ (800676c <USB_SetTurnaroundTime+0x120>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d306      	bcc.n	800668c <USB_SetTurnaroundTime+0x40>
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	4a3b      	ldr	r2, [pc, #236]	@ (8006770 <USB_SetTurnaroundTime+0x124>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d202      	bcs.n	800668c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006686:	230e      	movs	r3, #14
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	e057      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	4a38      	ldr	r2, [pc, #224]	@ (8006770 <USB_SetTurnaroundTime+0x124>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d306      	bcc.n	80066a2 <USB_SetTurnaroundTime+0x56>
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	4a37      	ldr	r2, [pc, #220]	@ (8006774 <USB_SetTurnaroundTime+0x128>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d202      	bcs.n	80066a2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800669c:	230d      	movs	r3, #13
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	e04c      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	4a33      	ldr	r2, [pc, #204]	@ (8006774 <USB_SetTurnaroundTime+0x128>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d306      	bcc.n	80066b8 <USB_SetTurnaroundTime+0x6c>
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	4a32      	ldr	r2, [pc, #200]	@ (8006778 <USB_SetTurnaroundTime+0x12c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d802      	bhi.n	80066b8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80066b2:	230c      	movs	r3, #12
 80066b4:	617b      	str	r3, [r7, #20]
 80066b6:	e041      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	4a2f      	ldr	r2, [pc, #188]	@ (8006778 <USB_SetTurnaroundTime+0x12c>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d906      	bls.n	80066ce <USB_SetTurnaroundTime+0x82>
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	4a2e      	ldr	r2, [pc, #184]	@ (800677c <USB_SetTurnaroundTime+0x130>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d802      	bhi.n	80066ce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80066c8:	230b      	movs	r3, #11
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	e036      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	4a2a      	ldr	r2, [pc, #168]	@ (800677c <USB_SetTurnaroundTime+0x130>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d906      	bls.n	80066e4 <USB_SetTurnaroundTime+0x98>
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	4a29      	ldr	r2, [pc, #164]	@ (8006780 <USB_SetTurnaroundTime+0x134>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d802      	bhi.n	80066e4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80066de:	230a      	movs	r3, #10
 80066e0:	617b      	str	r3, [r7, #20]
 80066e2:	e02b      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4a26      	ldr	r2, [pc, #152]	@ (8006780 <USB_SetTurnaroundTime+0x134>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d906      	bls.n	80066fa <USB_SetTurnaroundTime+0xae>
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4a25      	ldr	r2, [pc, #148]	@ (8006784 <USB_SetTurnaroundTime+0x138>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d202      	bcs.n	80066fa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80066f4:	2309      	movs	r3, #9
 80066f6:	617b      	str	r3, [r7, #20]
 80066f8:	e020      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	4a21      	ldr	r2, [pc, #132]	@ (8006784 <USB_SetTurnaroundTime+0x138>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d306      	bcc.n	8006710 <USB_SetTurnaroundTime+0xc4>
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	4a20      	ldr	r2, [pc, #128]	@ (8006788 <USB_SetTurnaroundTime+0x13c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d802      	bhi.n	8006710 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800670a:	2308      	movs	r3, #8
 800670c:	617b      	str	r3, [r7, #20]
 800670e:	e015      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4a1d      	ldr	r2, [pc, #116]	@ (8006788 <USB_SetTurnaroundTime+0x13c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d906      	bls.n	8006726 <USB_SetTurnaroundTime+0xda>
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	4a1c      	ldr	r2, [pc, #112]	@ (800678c <USB_SetTurnaroundTime+0x140>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d202      	bcs.n	8006726 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006720:	2307      	movs	r3, #7
 8006722:	617b      	str	r3, [r7, #20]
 8006724:	e00a      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006726:	2306      	movs	r3, #6
 8006728:	617b      	str	r3, [r7, #20]
 800672a:	e007      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800672c:	79fb      	ldrb	r3, [r7, #7]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d102      	bne.n	8006738 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006732:	2309      	movs	r3, #9
 8006734:	617b      	str	r3, [r7, #20]
 8006736:	e001      	b.n	800673c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006738:	2309      	movs	r3, #9
 800673a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	029b      	lsls	r3, r3, #10
 8006750:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006754:	431a      	orrs	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	00d8acbf 	.word	0x00d8acbf
 800676c:	00e4e1c0 	.word	0x00e4e1c0
 8006770:	00f42400 	.word	0x00f42400
 8006774:	01067380 	.word	0x01067380
 8006778:	011a499f 	.word	0x011a499f
 800677c:	01312cff 	.word	0x01312cff
 8006780:	014ca43f 	.word	0x014ca43f
 8006784:	016e3600 	.word	0x016e3600
 8006788:	01a6ab1f 	.word	0x01a6ab1f
 800678c:	01e84800 	.word	0x01e84800

08006790 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f043 0201 	orr.w	r2, r3, #1
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr

080067b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f023 0201 	bic.w	r2, r3, #1
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	460b      	mov	r3, r1
 80067de:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067f0:	78fb      	ldrb	r3, [r7, #3]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d115      	bne.n	8006822 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006802:	200a      	movs	r0, #10
 8006804:	f7fb fbfe 	bl	8002004 <HAL_Delay>
      ms += 10U;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	330a      	adds	r3, #10
 800680c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f001 f93f 	bl	8007a92 <USB_GetMode>
 8006814:	4603      	mov	r3, r0
 8006816:	2b01      	cmp	r3, #1
 8006818:	d01e      	beq.n	8006858 <USB_SetCurrentMode+0x84>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2bc7      	cmp	r3, #199	@ 0xc7
 800681e:	d9f0      	bls.n	8006802 <USB_SetCurrentMode+0x2e>
 8006820:	e01a      	b.n	8006858 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006822:	78fb      	ldrb	r3, [r7, #3]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d115      	bne.n	8006854 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006834:	200a      	movs	r0, #10
 8006836:	f7fb fbe5 	bl	8002004 <HAL_Delay>
      ms += 10U;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	330a      	adds	r3, #10
 800683e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f001 f926 	bl	8007a92 <USB_GetMode>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d005      	beq.n	8006858 <USB_SetCurrentMode+0x84>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006850:	d9f0      	bls.n	8006834 <USB_SetCurrentMode+0x60>
 8006852:	e001      	b.n	8006858 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e005      	b.n	8006864 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2bc8      	cmp	r3, #200	@ 0xc8
 800685c:	d101      	bne.n	8006862 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800686c:	b084      	sub	sp, #16
 800686e:	b580      	push	{r7, lr}
 8006870:	b086      	sub	sp, #24
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
 8006876:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800687a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006886:	2300      	movs	r3, #0
 8006888:	613b      	str	r3, [r7, #16]
 800688a:	e009      	b.n	80068a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	3340      	adds	r3, #64	@ 0x40
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	2200      	movs	r2, #0
 8006898:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	3301      	adds	r3, #1
 800689e:	613b      	str	r3, [r7, #16]
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b0e      	cmp	r3, #14
 80068a4:	d9f2      	bls.n	800688c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d11c      	bne.n	80068e8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068bc:	f043 0302 	orr.w	r3, r3, #2
 80068c0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068de:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80068e6:	e00b      	b.n	8006900 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ec:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006906:	461a      	mov	r2, r3
 8006908:	2300      	movs	r3, #0
 800690a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800690c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006910:	2b01      	cmp	r3, #1
 8006912:	d10d      	bne.n	8006930 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006918:	2b00      	cmp	r3, #0
 800691a:	d104      	bne.n	8006926 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800691c:	2100      	movs	r1, #0
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f968 	bl	8006bf4 <USB_SetDevSpeed>
 8006924:	e008      	b.n	8006938 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006926:	2101      	movs	r1, #1
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 f963 	bl	8006bf4 <USB_SetDevSpeed>
 800692e:	e003      	b.n	8006938 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006930:	2103      	movs	r1, #3
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f95e 	bl	8006bf4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006938:	2110      	movs	r1, #16
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f8fa 	bl	8006b34 <USB_FlushTxFifo>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f924 	bl	8006b98 <USB_FlushRxFifo>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006960:	461a      	mov	r2, r3
 8006962:	2300      	movs	r3, #0
 8006964:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800696c:	461a      	mov	r2, r3
 800696e:	2300      	movs	r3, #0
 8006970:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006978:	461a      	mov	r2, r3
 800697a:	2300      	movs	r3, #0
 800697c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800697e:	2300      	movs	r3, #0
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	e043      	b.n	8006a0c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006996:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800699a:	d118      	bne.n	80069ce <USB_DevInit+0x162>
    {
      if (i == 0U)
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10a      	bne.n	80069b8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ae:	461a      	mov	r2, r3
 80069b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069b4:	6013      	str	r3, [r2, #0]
 80069b6:	e013      	b.n	80069e0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	015a      	lsls	r2, r3, #5
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	4413      	add	r3, r2
 80069c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069c4:	461a      	mov	r2, r3
 80069c6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069ca:	6013      	str	r3, [r2, #0]
 80069cc:	e008      	b.n	80069e0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	015a      	lsls	r2, r3, #5
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4413      	add	r3, r2
 80069d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069da:	461a      	mov	r2, r3
 80069dc:	2300      	movs	r3, #0
 80069de:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	015a      	lsls	r2, r3, #5
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	4413      	add	r3, r2
 80069e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ec:	461a      	mov	r2, r3
 80069ee:	2300      	movs	r3, #0
 80069f0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	015a      	lsls	r2, r3, #5
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4413      	add	r3, r2
 80069fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069fe:	461a      	mov	r2, r3
 8006a00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	613b      	str	r3, [r7, #16]
 8006a0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a10:	461a      	mov	r2, r3
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d3b5      	bcc.n	8006984 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a18:	2300      	movs	r3, #0
 8006a1a:	613b      	str	r3, [r7, #16]
 8006a1c:	e043      	b.n	8006aa6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	015a      	lsls	r2, r3, #5
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4413      	add	r3, r2
 8006a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a34:	d118      	bne.n	8006a68 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10a      	bne.n	8006a52 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a48:	461a      	mov	r2, r3
 8006a4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a4e:	6013      	str	r3, [r2, #0]
 8006a50:	e013      	b.n	8006a7a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	015a      	lsls	r2, r3, #5
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	4413      	add	r3, r2
 8006a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a64:	6013      	str	r3, [r2, #0]
 8006a66:	e008      	b.n	8006a7a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	015a      	lsls	r2, r3, #5
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4413      	add	r3, r2
 8006a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a74:	461a      	mov	r2, r3
 8006a76:	2300      	movs	r3, #0
 8006a78:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	015a      	lsls	r2, r3, #5
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	4413      	add	r3, r2
 8006a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a86:	461a      	mov	r2, r3
 8006a88:	2300      	movs	r3, #0
 8006a8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	015a      	lsls	r2, r3, #5
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4413      	add	r3, r2
 8006a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a98:	461a      	mov	r2, r3
 8006a9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	613b      	str	r3, [r7, #16]
 8006aa6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aaa:	461a      	mov	r2, r3
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d3b5      	bcc.n	8006a1e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ac4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006ad2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ad4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d105      	bne.n	8006ae8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	f043 0210 	orr.w	r2, r3, #16
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	699a      	ldr	r2, [r3, #24]
 8006aec:	4b10      	ldr	r3, [pc, #64]	@ (8006b30 <USB_DevInit+0x2c4>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006af4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d005      	beq.n	8006b08 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	f043 0208 	orr.w	r2, r3, #8
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b08:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d107      	bne.n	8006b20 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b18:	f043 0304 	orr.w	r3, r3, #4
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3718      	adds	r7, #24
 8006b26:	46bd      	mov	sp, r7
 8006b28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b2c:	b004      	add	sp, #16
 8006b2e:	4770      	bx	lr
 8006b30:	803c3800 	.word	0x803c3800

08006b34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	3301      	adds	r3, #1
 8006b46:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b4e:	d901      	bls.n	8006b54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e01b      	b.n	8006b8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	daf2      	bge.n	8006b42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	019b      	lsls	r3, r3, #6
 8006b64:	f043 0220 	orr.w	r2, r3, #32
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	3301      	adds	r3, #1
 8006b70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b78:	d901      	bls.n	8006b7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e006      	b.n	8006b8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	2b20      	cmp	r3, #32
 8006b88:	d0f0      	beq.n	8006b6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bb0:	d901      	bls.n	8006bb6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e018      	b.n	8006be8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	daf2      	bge.n	8006ba4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2210      	movs	r2, #16
 8006bc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bd4:	d901      	bls.n	8006bda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e006      	b.n	8006be8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	f003 0310 	and.w	r3, r3, #16
 8006be2:	2b10      	cmp	r3, #16
 8006be4:	d0f0      	beq.n	8006bc8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	68f9      	ldr	r1, [r7, #12]
 8006c10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c14:	4313      	orrs	r3, r2
 8006c16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b087      	sub	sp, #28
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f003 0306 	and.w	r3, r3, #6
 8006c3e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d102      	bne.n	8006c4c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c46:	2300      	movs	r3, #0
 8006c48:	75fb      	strb	r3, [r7, #23]
 8006c4a:	e00a      	b.n	8006c62 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d002      	beq.n	8006c58 <USB_GetDevSpeed+0x32>
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2b06      	cmp	r3, #6
 8006c56:	d102      	bne.n	8006c5e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c58:	2302      	movs	r3, #2
 8006c5a:	75fb      	strb	r3, [r7, #23]
 8006c5c:	e001      	b.n	8006c62 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c5e:	230f      	movs	r3, #15
 8006c60:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	371c      	adds	r7, #28
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	785b      	ldrb	r3, [r3, #1]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d13a      	bne.n	8006d02 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c92:	69da      	ldr	r2, [r3, #28]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	f003 030f 	and.w	r3, r3, #15
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	68f9      	ldr	r1, [r7, #12]
 8006ca6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006caa:	4313      	orrs	r3, r2
 8006cac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d155      	bne.n	8006d70 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	015a      	lsls	r2, r3, #5
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	4413      	add	r3, r2
 8006ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	791b      	ldrb	r3, [r3, #4]
 8006cde:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ce0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	059b      	lsls	r3, r3, #22
 8006ce6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	0151      	lsls	r1, r2, #5
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	440a      	add	r2, r1
 8006cf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	e036      	b.n	8006d70 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d08:	69da      	ldr	r2, [r3, #28]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	f003 030f 	and.w	r3, r3, #15
 8006d12:	2101      	movs	r1, #1
 8006d14:	fa01 f303 	lsl.w	r3, r1, r3
 8006d18:	041b      	lsls	r3, r3, #16
 8006d1a:	68f9      	ldr	r1, [r7, #12]
 8006d1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d20:	4313      	orrs	r3, r2
 8006d22:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	015a      	lsls	r2, r3, #5
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d11a      	bne.n	8006d70 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	791b      	ldrb	r3, [r3, #4]
 8006d54:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d56:	430b      	orrs	r3, r1
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	0151      	lsls	r1, r2, #5
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	440a      	add	r2, r1
 8006d62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d6e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3714      	adds	r7, #20
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
	...

08006d80 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	785b      	ldrb	r3, [r3, #1]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d161      	bne.n	8006e60 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006db2:	d11f      	bne.n	8006df4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	0151      	lsls	r1, r2, #5
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	440a      	add	r2, r1
 8006dca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006dd2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	015a      	lsls	r2, r3, #5
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	4413      	add	r3, r2
 8006ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	0151      	lsls	r1, r2, #5
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	440a      	add	r2, r1
 8006dea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006df2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	f003 030f 	and.w	r3, r3, #15
 8006e04:	2101      	movs	r1, #1
 8006e06:	fa01 f303 	lsl.w	r3, r1, r3
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	43db      	mvns	r3, r3
 8006e0e:	68f9      	ldr	r1, [r7, #12]
 8006e10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e14:	4013      	ands	r3, r2
 8006e16:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e1e:	69da      	ldr	r2, [r3, #28]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	f003 030f 	and.w	r3, r3, #15
 8006e28:	2101      	movs	r1, #1
 8006e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	43db      	mvns	r3, r3
 8006e32:	68f9      	ldr	r1, [r7, #12]
 8006e34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e38:	4013      	ands	r3, r2
 8006e3a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	015a      	lsls	r2, r3, #5
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4413      	add	r3, r2
 8006e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	0159      	lsls	r1, r3, #5
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	440b      	add	r3, r1
 8006e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e56:	4619      	mov	r1, r3
 8006e58:	4b35      	ldr	r3, [pc, #212]	@ (8006f30 <USB_DeactivateEndpoint+0x1b0>)
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	600b      	str	r3, [r1, #0]
 8006e5e:	e060      	b.n	8006f22 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	015a      	lsls	r2, r3, #5
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	4413      	add	r3, r2
 8006e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e76:	d11f      	bne.n	8006eb8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	0151      	lsls	r1, r2, #5
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	440a      	add	r2, r1
 8006e8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e92:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e96:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	015a      	lsls	r2, r3, #5
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	0151      	lsls	r1, r2, #5
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	440a      	add	r2, r1
 8006eae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eb2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006eb6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ebe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	f003 030f 	and.w	r3, r3, #15
 8006ec8:	2101      	movs	r1, #1
 8006eca:	fa01 f303 	lsl.w	r3, r1, r3
 8006ece:	041b      	lsls	r3, r3, #16
 8006ed0:	43db      	mvns	r3, r3
 8006ed2:	68f9      	ldr	r1, [r7, #12]
 8006ed4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ed8:	4013      	ands	r3, r2
 8006eda:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ee2:	69da      	ldr	r2, [r3, #28]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	2101      	movs	r1, #1
 8006eee:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef2:	041b      	lsls	r3, r3, #16
 8006ef4:	43db      	mvns	r3, r3
 8006ef6:	68f9      	ldr	r1, [r7, #12]
 8006ef8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006efc:	4013      	ands	r3, r2
 8006efe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	0159      	lsls	r1, r3, #5
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	440b      	add	r3, r1
 8006f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4b05      	ldr	r3, [pc, #20]	@ (8006f34 <USB_DeactivateEndpoint+0x1b4>)
 8006f1e:	4013      	ands	r3, r2
 8006f20:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr
 8006f30:	ec337800 	.word	0xec337800
 8006f34:	eff37800 	.word	0xeff37800

08006f38 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b08a      	sub	sp, #40	@ 0x28
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	4613      	mov	r3, r2
 8006f44:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	785b      	ldrb	r3, [r3, #1]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	f040 817f 	bne.w	8007258 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d132      	bne.n	8006fc8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	0151      	lsls	r1, r2, #5
 8006f74:	69fa      	ldr	r2, [r7, #28]
 8006f76:	440a      	add	r2, r1
 8006f78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f7c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f80:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	0151      	lsls	r1, r2, #5
 8006f98:	69fa      	ldr	r2, [r7, #28]
 8006f9a:	440a      	add	r2, r1
 8006f9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fa0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fa4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	4413      	add	r3, r2
 8006fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	0151      	lsls	r1, r2, #5
 8006fb8:	69fa      	ldr	r2, [r7, #28]
 8006fba:	440a      	add	r2, r1
 8006fbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fc0:	0cdb      	lsrs	r3, r3, #19
 8006fc2:	04db      	lsls	r3, r3, #19
 8006fc4:	6113      	str	r3, [r2, #16]
 8006fc6:	e097      	b.n	80070f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	015a      	lsls	r2, r3, #5
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	4413      	add	r3, r2
 8006fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	0151      	lsls	r1, r2, #5
 8006fda:	69fa      	ldr	r2, [r7, #28]
 8006fdc:	440a      	add	r2, r1
 8006fde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fe2:	0cdb      	lsrs	r3, r3, #19
 8006fe4:	04db      	lsls	r3, r3, #19
 8006fe6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	015a      	lsls	r2, r3, #5
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	4413      	add	r3, r2
 8006ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	69ba      	ldr	r2, [r7, #24]
 8006ff8:	0151      	lsls	r1, r2, #5
 8006ffa:	69fa      	ldr	r2, [r7, #28]
 8006ffc:	440a      	add	r2, r1
 8006ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007002:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007006:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800700a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d11a      	bne.n	8007048 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	691a      	ldr	r2, [r3, #16]
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	429a      	cmp	r2, r3
 800701c:	d903      	bls.n	8007026 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	689a      	ldr	r2, [r3, #8]
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	015a      	lsls	r2, r3, #5
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	4413      	add	r3, r2
 800702e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	69ba      	ldr	r2, [r7, #24]
 8007036:	0151      	lsls	r1, r2, #5
 8007038:	69fa      	ldr	r2, [r7, #28]
 800703a:	440a      	add	r2, r1
 800703c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007040:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007044:	6113      	str	r3, [r2, #16]
 8007046:	e044      	b.n	80070d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	691a      	ldr	r2, [r3, #16]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	4413      	add	r3, r2
 8007052:	1e5a      	subs	r2, r3, #1
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	fbb2 f3f3 	udiv	r3, r2, r3
 800705c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	015a      	lsls	r2, r3, #5
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	4413      	add	r3, r2
 8007066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800706a:	691a      	ldr	r2, [r3, #16]
 800706c:	8afb      	ldrh	r3, [r7, #22]
 800706e:	04d9      	lsls	r1, r3, #19
 8007070:	4ba4      	ldr	r3, [pc, #656]	@ (8007304 <USB_EPStartXfer+0x3cc>)
 8007072:	400b      	ands	r3, r1
 8007074:	69b9      	ldr	r1, [r7, #24]
 8007076:	0148      	lsls	r0, r1, #5
 8007078:	69f9      	ldr	r1, [r7, #28]
 800707a:	4401      	add	r1, r0
 800707c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007080:	4313      	orrs	r3, r2
 8007082:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	791b      	ldrb	r3, [r3, #4]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d122      	bne.n	80070d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	015a      	lsls	r2, r3, #5
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	4413      	add	r3, r2
 8007094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	0151      	lsls	r1, r2, #5
 800709e:	69fa      	ldr	r2, [r7, #28]
 80070a0:	440a      	add	r2, r1
 80070a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80070aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070b8:	691a      	ldr	r2, [r3, #16]
 80070ba:	8afb      	ldrh	r3, [r7, #22]
 80070bc:	075b      	lsls	r3, r3, #29
 80070be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80070c2:	69b9      	ldr	r1, [r7, #24]
 80070c4:	0148      	lsls	r0, r1, #5
 80070c6:	69f9      	ldr	r1, [r7, #28]
 80070c8:	4401      	add	r1, r0
 80070ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070ce:	4313      	orrs	r3, r2
 80070d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	015a      	lsls	r2, r3, #5
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	4413      	add	r3, r2
 80070da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070de:	691a      	ldr	r2, [r3, #16]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e8:	69b9      	ldr	r1, [r7, #24]
 80070ea:	0148      	lsls	r0, r1, #5
 80070ec:	69f9      	ldr	r1, [r7, #28]
 80070ee:	4401      	add	r1, r0
 80070f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070f4:	4313      	orrs	r3, r2
 80070f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80070f8:	79fb      	ldrb	r3, [r7, #7]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d14b      	bne.n	8007196 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d009      	beq.n	800711a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	015a      	lsls	r2, r3, #5
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	4413      	add	r3, r2
 800710e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007112:	461a      	mov	r2, r3
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	791b      	ldrb	r3, [r3, #4]
 800711e:	2b01      	cmp	r3, #1
 8007120:	d128      	bne.n	8007174 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800712e:	2b00      	cmp	r3, #0
 8007130:	d110      	bne.n	8007154 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	0151      	lsls	r1, r2, #5
 8007144:	69fa      	ldr	r2, [r7, #28]
 8007146:	440a      	add	r2, r1
 8007148:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800714c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007150:	6013      	str	r3, [r2, #0]
 8007152:	e00f      	b.n	8007174 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	69ba      	ldr	r2, [r7, #24]
 8007164:	0151      	lsls	r1, r2, #5
 8007166:	69fa      	ldr	r2, [r7, #28]
 8007168:	440a      	add	r2, r1
 800716a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800716e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007172:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	4413      	add	r3, r2
 800717c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69ba      	ldr	r2, [r7, #24]
 8007184:	0151      	lsls	r1, r2, #5
 8007186:	69fa      	ldr	r2, [r7, #28]
 8007188:	440a      	add	r2, r1
 800718a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800718e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	e166      	b.n	8007464 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	015a      	lsls	r2, r3, #5
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	4413      	add	r3, r2
 800719e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	69ba      	ldr	r2, [r7, #24]
 80071a6:	0151      	lsls	r1, r2, #5
 80071a8:	69fa      	ldr	r2, [r7, #28]
 80071aa:	440a      	add	r2, r1
 80071ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80071b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	791b      	ldrb	r3, [r3, #4]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d015      	beq.n	80071ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f000 814e 	beq.w	8007464 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	f003 030f 	and.w	r3, r3, #15
 80071d8:	2101      	movs	r1, #1
 80071da:	fa01 f303 	lsl.w	r3, r1, r3
 80071de:	69f9      	ldr	r1, [r7, #28]
 80071e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071e4:	4313      	orrs	r3, r2
 80071e6:	634b      	str	r3, [r1, #52]	@ 0x34
 80071e8:	e13c      	b.n	8007464 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d110      	bne.n	800721c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	015a      	lsls	r2, r3, #5
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	4413      	add	r3, r2
 8007202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69ba      	ldr	r2, [r7, #24]
 800720a:	0151      	lsls	r1, r2, #5
 800720c:	69fa      	ldr	r2, [r7, #28]
 800720e:	440a      	add	r2, r1
 8007210:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007214:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	e00f      	b.n	800723c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	69ba      	ldr	r2, [r7, #24]
 800722c:	0151      	lsls	r1, r2, #5
 800722e:	69fa      	ldr	r2, [r7, #28]
 8007230:	440a      	add	r2, r1
 8007232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800723a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	68d9      	ldr	r1, [r3, #12]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	781a      	ldrb	r2, [r3, #0]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	b298      	uxth	r0, r3
 800724a:	79fb      	ldrb	r3, [r7, #7]
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	4603      	mov	r3, r0
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 f9b9 	bl	80075c8 <USB_WritePacket>
 8007256:	e105      	b.n	8007464 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	69ba      	ldr	r2, [r7, #24]
 8007268:	0151      	lsls	r1, r2, #5
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	440a      	add	r2, r1
 800726e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007272:	0cdb      	lsrs	r3, r3, #19
 8007274:	04db      	lsls	r3, r3, #19
 8007276:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	015a      	lsls	r2, r3, #5
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	4413      	add	r3, r2
 8007280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	0151      	lsls	r1, r2, #5
 800728a:	69fa      	ldr	r2, [r7, #28]
 800728c:	440a      	add	r2, r1
 800728e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007292:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007296:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800729a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d132      	bne.n	8007308 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	691b      	ldr	r3, [r3, #16]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d003      	beq.n	80072b2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	689a      	ldr	r2, [r3, #8]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	689a      	ldr	r2, [r3, #8]
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	015a      	lsls	r2, r3, #5
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c6:	691a      	ldr	r2, [r3, #16]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	6a1b      	ldr	r3, [r3, #32]
 80072cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072d0:	69b9      	ldr	r1, [r7, #24]
 80072d2:	0148      	lsls	r0, r1, #5
 80072d4:	69f9      	ldr	r1, [r7, #28]
 80072d6:	4401      	add	r1, r0
 80072d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072dc:	4313      	orrs	r3, r2
 80072de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	0151      	lsls	r1, r2, #5
 80072f2:	69fa      	ldr	r2, [r7, #28]
 80072f4:	440a      	add	r2, r1
 80072f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80072fe:	6113      	str	r3, [r2, #16]
 8007300:	e062      	b.n	80073c8 <USB_EPStartXfer+0x490>
 8007302:	bf00      	nop
 8007304:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d123      	bne.n	8007358 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	4413      	add	r3, r2
 8007318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800731c:	691a      	ldr	r2, [r3, #16]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007326:	69b9      	ldr	r1, [r7, #24]
 8007328:	0148      	lsls	r0, r1, #5
 800732a:	69f9      	ldr	r1, [r7, #28]
 800732c:	4401      	add	r1, r0
 800732e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007332:	4313      	orrs	r3, r2
 8007334:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	015a      	lsls	r2, r3, #5
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	4413      	add	r3, r2
 800733e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	0151      	lsls	r1, r2, #5
 8007348:	69fa      	ldr	r2, [r7, #28]
 800734a:	440a      	add	r2, r1
 800734c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007350:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007354:	6113      	str	r3, [r2, #16]
 8007356:	e037      	b.n	80073c8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	691a      	ldr	r2, [r3, #16]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	4413      	add	r3, r2
 8007362:	1e5a      	subs	r2, r3, #1
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	fbb2 f3f3 	udiv	r3, r2, r3
 800736c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	8afa      	ldrh	r2, [r7, #22]
 8007374:	fb03 f202 	mul.w	r2, r3, r2
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	015a      	lsls	r2, r3, #5
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	4413      	add	r3, r2
 8007384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007388:	691a      	ldr	r2, [r3, #16]
 800738a:	8afb      	ldrh	r3, [r7, #22]
 800738c:	04d9      	lsls	r1, r3, #19
 800738e:	4b38      	ldr	r3, [pc, #224]	@ (8007470 <USB_EPStartXfer+0x538>)
 8007390:	400b      	ands	r3, r1
 8007392:	69b9      	ldr	r1, [r7, #24]
 8007394:	0148      	lsls	r0, r1, #5
 8007396:	69f9      	ldr	r1, [r7, #28]
 8007398:	4401      	add	r1, r0
 800739a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800739e:	4313      	orrs	r3, r2
 80073a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	015a      	lsls	r2, r3, #5
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	4413      	add	r3, r2
 80073aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ae:	691a      	ldr	r2, [r3, #16]
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	6a1b      	ldr	r3, [r3, #32]
 80073b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073b8:	69b9      	ldr	r1, [r7, #24]
 80073ba:	0148      	lsls	r0, r1, #5
 80073bc:	69f9      	ldr	r1, [r7, #28]
 80073be:	4401      	add	r1, r0
 80073c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80073c4:	4313      	orrs	r3, r2
 80073c6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80073c8:	79fb      	ldrb	r3, [r7, #7]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d10d      	bne.n	80073ea <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d009      	beq.n	80073ea <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	68d9      	ldr	r1, [r3, #12]
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e6:	460a      	mov	r2, r1
 80073e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	791b      	ldrb	r3, [r3, #4]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d128      	bne.n	8007444 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d110      	bne.n	8007424 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	4413      	add	r3, r2
 800740a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	0151      	lsls	r1, r2, #5
 8007414:	69fa      	ldr	r2, [r7, #28]
 8007416:	440a      	add	r2, r1
 8007418:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800741c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	e00f      	b.n	8007444 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69ba      	ldr	r2, [r7, #24]
 8007434:	0151      	lsls	r1, r2, #5
 8007436:	69fa      	ldr	r2, [r7, #28]
 8007438:	440a      	add	r2, r1
 800743a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800743e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007442:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	015a      	lsls	r2, r3, #5
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	4413      	add	r3, r2
 800744c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	0151      	lsls	r1, r2, #5
 8007456:	69fa      	ldr	r2, [r7, #28]
 8007458:	440a      	add	r2, r1
 800745a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800745e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007462:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3720      	adds	r7, #32
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	1ff80000 	.word	0x1ff80000

08007474 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007474:	b480      	push	{r7}
 8007476:	b087      	sub	sp, #28
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	785b      	ldrb	r3, [r3, #1]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d14a      	bne.n	8007528 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	781b      	ldrb	r3, [r3, #0]
 8007496:	015a      	lsls	r2, r3, #5
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	4413      	add	r3, r2
 800749c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074aa:	f040 8086 	bne.w	80075ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	015a      	lsls	r2, r3, #5
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	4413      	add	r3, r2
 80074b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	7812      	ldrb	r2, [r2, #0]
 80074c2:	0151      	lsls	r1, r2, #5
 80074c4:	693a      	ldr	r2, [r7, #16]
 80074c6:	440a      	add	r2, r1
 80074c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	015a      	lsls	r2, r3, #5
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	4413      	add	r3, r2
 80074dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	7812      	ldrb	r2, [r2, #0]
 80074e6:	0151      	lsls	r1, r2, #5
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	440a      	add	r2, r1
 80074ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	3301      	adds	r3, #1
 80074fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007502:	4293      	cmp	r3, r2
 8007504:	d902      	bls.n	800750c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	75fb      	strb	r3, [r7, #23]
          break;
 800750a:	e056      	b.n	80075ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	781b      	ldrb	r3, [r3, #0]
 8007510:	015a      	lsls	r2, r3, #5
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	4413      	add	r3, r2
 8007516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007520:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007524:	d0e7      	beq.n	80074f6 <USB_EPStopXfer+0x82>
 8007526:	e048      	b.n	80075ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	4413      	add	r3, r2
 8007532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800753c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007540:	d13b      	bne.n	80075ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	015a      	lsls	r2, r3, #5
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	4413      	add	r3, r2
 800754c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	7812      	ldrb	r2, [r2, #0]
 8007556:	0151      	lsls	r1, r2, #5
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	440a      	add	r2, r1
 800755c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007560:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007564:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	015a      	lsls	r2, r3, #5
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	4413      	add	r3, r2
 8007570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	7812      	ldrb	r2, [r2, #0]
 800757a:	0151      	lsls	r1, r2, #5
 800757c:	693a      	ldr	r2, [r7, #16]
 800757e:	440a      	add	r2, r1
 8007580:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007584:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007588:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	3301      	adds	r3, #1
 800758e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007596:	4293      	cmp	r3, r2
 8007598:	d902      	bls.n	80075a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	75fb      	strb	r3, [r7, #23]
          break;
 800759e:	e00c      	b.n	80075ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	015a      	lsls	r2, r3, #5
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	4413      	add	r3, r2
 80075aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075b8:	d0e7      	beq.n	800758a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80075ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	371c      	adds	r7, #28
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b089      	sub	sp, #36	@ 0x24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	4611      	mov	r1, r2
 80075d4:	461a      	mov	r2, r3
 80075d6:	460b      	mov	r3, r1
 80075d8:	71fb      	strb	r3, [r7, #7]
 80075da:	4613      	mov	r3, r2
 80075dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80075e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d123      	bne.n	8007636 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80075ee:	88bb      	ldrh	r3, [r7, #4]
 80075f0:	3303      	adds	r3, #3
 80075f2:	089b      	lsrs	r3, r3, #2
 80075f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80075f6:	2300      	movs	r3, #0
 80075f8:	61bb      	str	r3, [r7, #24]
 80075fa:	e018      	b.n	800762e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80075fc:	79fb      	ldrb	r3, [r7, #7]
 80075fe:	031a      	lsls	r2, r3, #12
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	4413      	add	r3, r2
 8007604:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007608:	461a      	mov	r2, r3
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	3301      	adds	r3, #1
 8007614:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	3301      	adds	r3, #1
 800761a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	3301      	adds	r3, #1
 8007620:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	3301      	adds	r3, #1
 8007626:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	3301      	adds	r3, #1
 800762c:	61bb      	str	r3, [r7, #24]
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	429a      	cmp	r2, r3
 8007634:	d3e2      	bcc.n	80075fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3724      	adds	r7, #36	@ 0x24
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007644:	b480      	push	{r7}
 8007646:	b08b      	sub	sp, #44	@ 0x2c
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	4613      	mov	r3, r2
 8007650:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800765a:	88fb      	ldrh	r3, [r7, #6]
 800765c:	089b      	lsrs	r3, r3, #2
 800765e:	b29b      	uxth	r3, r3
 8007660:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007662:	88fb      	ldrh	r3, [r7, #6]
 8007664:	f003 0303 	and.w	r3, r3, #3
 8007668:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800766a:	2300      	movs	r3, #0
 800766c:	623b      	str	r3, [r7, #32]
 800766e:	e014      	b.n	800769a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767a:	601a      	str	r2, [r3, #0]
    pDest++;
 800767c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767e:	3301      	adds	r3, #1
 8007680:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	3301      	adds	r3, #1
 8007686:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768a:	3301      	adds	r3, #1
 800768c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	3301      	adds	r3, #1
 8007692:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	3301      	adds	r3, #1
 8007698:	623b      	str	r3, [r7, #32]
 800769a:	6a3a      	ldr	r2, [r7, #32]
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d3e6      	bcc.n	8007670 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80076a2:	8bfb      	ldrh	r3, [r7, #30]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d01e      	beq.n	80076e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076b2:	461a      	mov	r2, r3
 80076b4:	f107 0310 	add.w	r3, r7, #16
 80076b8:	6812      	ldr	r2, [r2, #0]
 80076ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80076bc:	693a      	ldr	r2, [r7, #16]
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	00db      	lsls	r3, r3, #3
 80076c4:	fa22 f303 	lsr.w	r3, r2, r3
 80076c8:	b2da      	uxtb	r2, r3
 80076ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076cc:	701a      	strb	r2, [r3, #0]
      i++;
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	3301      	adds	r3, #1
 80076d2:	623b      	str	r3, [r7, #32]
      pDest++;
 80076d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d6:	3301      	adds	r3, #1
 80076d8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80076da:	8bfb      	ldrh	r3, [r7, #30]
 80076dc:	3b01      	subs	r3, #1
 80076de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80076e0:	8bfb      	ldrh	r3, [r7, #30]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1ea      	bne.n	80076bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80076e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	372c      	adds	r7, #44	@ 0x2c
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	785b      	ldrb	r3, [r3, #1]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d12c      	bne.n	800776a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	015a      	lsls	r2, r3, #5
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	db12      	blt.n	8007748 <USB_EPSetStall+0x54>
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00f      	beq.n	8007748 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	4413      	add	r3, r2
 8007730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	440a      	add	r2, r1
 800773e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007742:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007746:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	0151      	lsls	r1, r2, #5
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	440a      	add	r2, r1
 800775e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007762:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	e02b      	b.n	80077c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	015a      	lsls	r2, r3, #5
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4413      	add	r3, r2
 8007772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	db12      	blt.n	80077a2 <USB_EPSetStall+0xae>
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00f      	beq.n	80077a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68ba      	ldr	r2, [r7, #8]
 8007792:	0151      	lsls	r1, r2, #5
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	440a      	add	r2, r1
 8007798:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800779c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	015a      	lsls	r2, r3, #5
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4413      	add	r3, r2
 80077aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	0151      	lsls	r1, r2, #5
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	440a      	add	r2, r1
 80077b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80077c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	785b      	ldrb	r3, [r3, #1]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d128      	bne.n	800783e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68ba      	ldr	r2, [r7, #8]
 80077fc:	0151      	lsls	r1, r2, #5
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	440a      	add	r2, r1
 8007802:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007806:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800780a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	791b      	ldrb	r3, [r3, #4]
 8007810:	2b03      	cmp	r3, #3
 8007812:	d003      	beq.n	800781c <USB_EPClearStall+0x4c>
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	791b      	ldrb	r3, [r3, #4]
 8007818:	2b02      	cmp	r3, #2
 800781a:	d138      	bne.n	800788e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800783a:	6013      	str	r3, [r2, #0]
 800783c:	e027      	b.n	800788e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	015a      	lsls	r2, r3, #5
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	4413      	add	r3, r2
 8007846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	0151      	lsls	r1, r2, #5
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	440a      	add	r2, r1
 8007854:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007858:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800785c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	791b      	ldrb	r3, [r3, #4]
 8007862:	2b03      	cmp	r3, #3
 8007864:	d003      	beq.n	800786e <USB_EPClearStall+0x9e>
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	791b      	ldrb	r3, [r3, #4]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d10f      	bne.n	800788e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	015a      	lsls	r2, r3, #5
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	4413      	add	r3, r2
 8007876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68ba      	ldr	r2, [r7, #8]
 800787e:	0151      	lsls	r1, r2, #5
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	440a      	add	r2, r1
 8007884:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800788c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	460b      	mov	r3, r1
 80078a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078ba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80078be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	78fb      	ldrb	r3, [r7, #3]
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80078d0:	68f9      	ldr	r1, [r7, #12]
 80078d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078d6:	4313      	orrs	r3, r2
 80078d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007902:	f023 0303 	bic.w	r3, r3, #3
 8007906:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	68fa      	ldr	r2, [r7, #12]
 8007912:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007916:	f023 0302 	bic.w	r3, r3, #2
 800791a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3714      	adds	r7, #20
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800792a:	b480      	push	{r7}
 800792c:	b085      	sub	sp, #20
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007944:	f023 0303 	bic.w	r3, r3, #3
 8007948:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007958:	f043 0302 	orr.w	r3, r3, #2
 800795c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800796c:	b480      	push	{r7}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	4013      	ands	r3, r2
 8007982:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007984:	68fb      	ldr	r3, [r7, #12]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3714      	adds	r7, #20
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007992:	b480      	push	{r7}
 8007994:	b085      	sub	sp, #20
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ae:	69db      	ldr	r3, [r3, #28]
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	4013      	ands	r3, r2
 80079b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	0c1b      	lsrs	r3, r3, #16
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3714      	adds	r7, #20
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b085      	sub	sp, #20
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	68ba      	ldr	r2, [r7, #8]
 80079e6:	4013      	ands	r3, r2
 80079e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	b29b      	uxth	r3, r3
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3714      	adds	r7, #20
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr

080079fa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b085      	sub	sp, #20
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
 8007a02:	460b      	mov	r3, r1
 8007a04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007a0a:	78fb      	ldrb	r3, [r7, #3]
 8007a0c:	015a      	lsls	r2, r3, #5
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	4413      	add	r3, r2
 8007a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	68ba      	ldr	r2, [r7, #8]
 8007a24:	4013      	ands	r3, r2
 8007a26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a28:	68bb      	ldr	r3, [r7, #8]
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3714      	adds	r7, #20
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007a36:	b480      	push	{r7}
 8007a38:	b087      	sub	sp, #28
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
 8007a3e:	460b      	mov	r3, r1
 8007a40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a58:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a5a:	78fb      	ldrb	r3, [r7, #3]
 8007a5c:	f003 030f 	and.w	r3, r3, #15
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	fa22 f303 	lsr.w	r3, r2, r3
 8007a66:	01db      	lsls	r3, r3, #7
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a70:	78fb      	ldrb	r3, [r7, #3]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	4013      	ands	r3, r2
 8007a82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a84:	68bb      	ldr	r3, [r7, #8]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr

08007a92 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a92:	b480      	push	{r7}
 8007a94:	b083      	sub	sp, #12
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f003 0301 	and.w	r3, r3, #1
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	370c      	adds	r7, #12
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr

08007aae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007aae:	b480      	push	{r7}
 8007ab0:	b085      	sub	sp, #20
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ac8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007acc:	f023 0307 	bic.w	r3, r3, #7
 8007ad0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ae4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3714      	adds	r7, #20
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	460b      	mov	r3, r1
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	333c      	adds	r3, #60	@ 0x3c
 8007b0a:	3304      	adds	r3, #4
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	4a26      	ldr	r2, [pc, #152]	@ (8007bac <USB_EP0_OutStart+0xb8>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d90a      	bls.n	8007b2e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b28:	d101      	bne.n	8007b2e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	e037      	b.n	8007b9e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b34:	461a      	mov	r2, r3
 8007b36:	2300      	movs	r3, #0
 8007b38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b5c:	f043 0318 	orr.w	r3, r3, #24
 8007b60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b70:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007b74:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007b76:	7afb      	ldrb	r3, [r7, #11]
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d10f      	bne.n	8007b9c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b82:	461a      	mov	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	697a      	ldr	r2, [r7, #20]
 8007b92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b96:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007b9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	4f54300a 	.word	0x4f54300a

08007bb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bc8:	d901      	bls.n	8007bce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e022      	b.n	8007c14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	daf2      	bge.n	8007bbc <USB_CoreReset+0xc>

  count = 10U;
 8007bd6:	230a      	movs	r3, #10
 8007bd8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007bda:	e002      	b.n	8007be2 <USB_CoreReset+0x32>
  {
    count--;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	3b01      	subs	r3, #1
 8007be0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1f9      	bne.n	8007bdc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	f043 0201 	orr.w	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c00:	d901      	bls.n	8007c06 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e006      	b.n	8007c14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d0f0      	beq.n	8007bf4 <USB_CoreReset+0x44>

  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007c2c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007c30:	f002 fcba 	bl	800a5a8 <USBD_static_malloc>
 8007c34:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d109      	bne.n	8007c50 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	32b0      	adds	r2, #176	@ 0xb0
 8007c46:	2100      	movs	r1, #0
 8007c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e0d4      	b.n	8007dfa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007c50:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007c54:	2100      	movs	r1, #0
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f002 fd1e 	bl	800a698 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	32b0      	adds	r2, #176	@ 0xb0
 8007c66:	68f9      	ldr	r1, [r7, #12]
 8007c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	32b0      	adds	r2, #176	@ 0xb0
 8007c76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	7c1b      	ldrb	r3, [r3, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d138      	bne.n	8007cfa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c88:	4b5e      	ldr	r3, [pc, #376]	@ (8007e04 <USBD_CDC_Init+0x1e4>)
 8007c8a:	7819      	ldrb	r1, [r3, #0]
 8007c8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c90:	2202      	movs	r2, #2
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f002 fb65 	bl	800a362 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c98:	4b5a      	ldr	r3, [pc, #360]	@ (8007e04 <USBD_CDC_Init+0x1e4>)
 8007c9a:	781b      	ldrb	r3, [r3, #0]
 8007c9c:	f003 020f 	and.w	r2, r3, #15
 8007ca0:	6879      	ldr	r1, [r7, #4]
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	440b      	add	r3, r1
 8007cac:	3323      	adds	r3, #35	@ 0x23
 8007cae:	2201      	movs	r2, #1
 8007cb0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007cb2:	4b55      	ldr	r3, [pc, #340]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007cb4:	7819      	ldrb	r1, [r3, #0]
 8007cb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007cba:	2202      	movs	r2, #2
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f002 fb50 	bl	800a362 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007cc2:	4b51      	ldr	r3, [pc, #324]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	f003 020f 	and.w	r2, r3, #15
 8007cca:	6879      	ldr	r1, [r7, #4]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	440b      	add	r3, r1
 8007cd6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007cda:	2201      	movs	r2, #1
 8007cdc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007cde:	4b4b      	ldr	r3, [pc, #300]	@ (8007e0c <USBD_CDC_Init+0x1ec>)
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	f003 020f 	and.w	r2, r3, #15
 8007ce6:	6879      	ldr	r1, [r7, #4]
 8007ce8:	4613      	mov	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4413      	add	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	440b      	add	r3, r1
 8007cf2:	331c      	adds	r3, #28
 8007cf4:	2210      	movs	r2, #16
 8007cf6:	601a      	str	r2, [r3, #0]
 8007cf8:	e035      	b.n	8007d66 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007cfa:	4b42      	ldr	r3, [pc, #264]	@ (8007e04 <USBD_CDC_Init+0x1e4>)
 8007cfc:	7819      	ldrb	r1, [r3, #0]
 8007cfe:	2340      	movs	r3, #64	@ 0x40
 8007d00:	2202      	movs	r2, #2
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f002 fb2d 	bl	800a362 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007d08:	4b3e      	ldr	r3, [pc, #248]	@ (8007e04 <USBD_CDC_Init+0x1e4>)
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	f003 020f 	and.w	r2, r3, #15
 8007d10:	6879      	ldr	r1, [r7, #4]
 8007d12:	4613      	mov	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	440b      	add	r3, r1
 8007d1c:	3323      	adds	r3, #35	@ 0x23
 8007d1e:	2201      	movs	r2, #1
 8007d20:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007d22:	4b39      	ldr	r3, [pc, #228]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007d24:	7819      	ldrb	r1, [r3, #0]
 8007d26:	2340      	movs	r3, #64	@ 0x40
 8007d28:	2202      	movs	r2, #2
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f002 fb19 	bl	800a362 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007d30:	4b35      	ldr	r3, [pc, #212]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	f003 020f 	and.w	r2, r3, #15
 8007d38:	6879      	ldr	r1, [r7, #4]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d48:	2201      	movs	r2, #1
 8007d4a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8007e0c <USBD_CDC_Init+0x1ec>)
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	f003 020f 	and.w	r2, r3, #15
 8007d54:	6879      	ldr	r1, [r7, #4]
 8007d56:	4613      	mov	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	440b      	add	r3, r1
 8007d60:	331c      	adds	r3, #28
 8007d62:	2210      	movs	r2, #16
 8007d64:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d66:	4b29      	ldr	r3, [pc, #164]	@ (8007e0c <USBD_CDC_Init+0x1ec>)
 8007d68:	7819      	ldrb	r1, [r3, #0]
 8007d6a:	2308      	movs	r3, #8
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f002 faf7 	bl	800a362 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007d74:	4b25      	ldr	r3, [pc, #148]	@ (8007e0c <USBD_CDC_Init+0x1ec>)
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	f003 020f 	and.w	r2, r3, #15
 8007d7c:	6879      	ldr	r1, [r7, #4]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	4413      	add	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	440b      	add	r3, r1
 8007d88:	3323      	adds	r3, #35	@ 0x23
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	33b0      	adds	r3, #176	@ 0xb0
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	4413      	add	r3, r2
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	e018      	b.n	8007dfa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	7c1b      	ldrb	r3, [r3, #16]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10a      	bne.n	8007de6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007dd2:	7819      	ldrb	r1, [r3, #0]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f002 fbae 	bl	800a540 <USBD_LL_PrepareReceive>
 8007de4:	e008      	b.n	8007df8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007de6:	4b08      	ldr	r3, [pc, #32]	@ (8007e08 <USBD_CDC_Init+0x1e8>)
 8007de8:	7819      	ldrb	r1, [r3, #0]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007df0:	2340      	movs	r3, #64	@ 0x40
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f002 fba4 	bl	800a540 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	20000093 	.word	0x20000093
 8007e08:	20000094 	.word	0x20000094
 8007e0c:	20000095 	.word	0x20000095

08007e10 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	460b      	mov	r3, r1
 8007e1a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007e1c:	4b3a      	ldr	r3, [pc, #232]	@ (8007f08 <USBD_CDC_DeInit+0xf8>)
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	4619      	mov	r1, r3
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f002 fac3 	bl	800a3ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007e28:	4b37      	ldr	r3, [pc, #220]	@ (8007f08 <USBD_CDC_DeInit+0xf8>)
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	f003 020f 	and.w	r2, r3, #15
 8007e30:	6879      	ldr	r1, [r7, #4]
 8007e32:	4613      	mov	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	4413      	add	r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	440b      	add	r3, r1
 8007e3c:	3323      	adds	r3, #35	@ 0x23
 8007e3e:	2200      	movs	r2, #0
 8007e40:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007e42:	4b32      	ldr	r3, [pc, #200]	@ (8007f0c <USBD_CDC_DeInit+0xfc>)
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f002 fab0 	bl	800a3ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8007f0c <USBD_CDC_DeInit+0xfc>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	f003 020f 	and.w	r2, r3, #15
 8007e56:	6879      	ldr	r1, [r7, #4]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	440b      	add	r3, r1
 8007e62:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007e6a:	4b29      	ldr	r3, [pc, #164]	@ (8007f10 <USBD_CDC_DeInit+0x100>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	4619      	mov	r1, r3
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f002 fa9c 	bl	800a3ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007e76:	4b26      	ldr	r3, [pc, #152]	@ (8007f10 <USBD_CDC_DeInit+0x100>)
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	f003 020f 	and.w	r2, r3, #15
 8007e7e:	6879      	ldr	r1, [r7, #4]
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	440b      	add	r3, r1
 8007e8a:	3323      	adds	r3, #35	@ 0x23
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007e90:	4b1f      	ldr	r3, [pc, #124]	@ (8007f10 <USBD_CDC_DeInit+0x100>)
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 020f 	and.w	r2, r3, #15
 8007e98:	6879      	ldr	r1, [r7, #4]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4413      	add	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	440b      	add	r3, r1
 8007ea4:	331c      	adds	r3, #28
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	32b0      	adds	r2, #176	@ 0xb0
 8007eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d01f      	beq.n	8007efc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	33b0      	adds	r3, #176	@ 0xb0
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	32b0      	adds	r2, #176	@ 0xb0
 8007eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f002 fb70 	bl	800a5c4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	32b0      	adds	r2, #176	@ 0xb0
 8007eee:	2100      	movs	r1, #0
 8007ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007efc:	2300      	movs	r3, #0
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3708      	adds	r7, #8
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000093 	.word	0x20000093
 8007f0c:	20000094 	.word	0x20000094
 8007f10:	20000095 	.word	0x20000095

08007f14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	32b0      	adds	r2, #176	@ 0xb0
 8007f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007f32:	2300      	movs	r3, #0
 8007f34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e0bf      	b.n	80080c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d050      	beq.n	8007ff2 <USBD_CDC_Setup+0xde>
 8007f50:	2b20      	cmp	r3, #32
 8007f52:	f040 80af 	bne.w	80080b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	88db      	ldrh	r3, [r3, #6]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d03a      	beq.n	8007fd4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	b25b      	sxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	da1b      	bge.n	8007fa0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	33b0      	adds	r3, #176	@ 0xb0
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007f7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	88d2      	ldrh	r2, [r2, #6]
 8007f84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	88db      	ldrh	r3, [r3, #6]
 8007f8a:	2b07      	cmp	r3, #7
 8007f8c:	bf28      	it	cs
 8007f8e:	2307      	movcs	r3, #7
 8007f90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	89fa      	ldrh	r2, [r7, #14]
 8007f96:	4619      	mov	r1, r3
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f001 fda7 	bl	8009aec <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007f9e:	e090      	b.n	80080c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	785a      	ldrb	r2, [r3, #1]
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	88db      	ldrh	r3, [r3, #6]
 8007fae:	2b3f      	cmp	r3, #63	@ 0x3f
 8007fb0:	d803      	bhi.n	8007fba <USBD_CDC_Setup+0xa6>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	88db      	ldrh	r3, [r3, #6]
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	e000      	b.n	8007fbc <USBD_CDC_Setup+0xa8>
 8007fba:	2240      	movs	r2, #64	@ 0x40
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007fc2:	6939      	ldr	r1, [r7, #16]
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007fca:	461a      	mov	r2, r3
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f001 fdbc 	bl	8009b4a <USBD_CtlPrepareRx>
      break;
 8007fd2:	e076      	b.n	80080c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	33b0      	adds	r3, #176	@ 0xb0
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	4413      	add	r3, r2
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	683a      	ldr	r2, [r7, #0]
 8007fe8:	7850      	ldrb	r0, [r2, #1]
 8007fea:	2200      	movs	r2, #0
 8007fec:	6839      	ldr	r1, [r7, #0]
 8007fee:	4798      	blx	r3
      break;
 8007ff0:	e067      	b.n	80080c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	785b      	ldrb	r3, [r3, #1]
 8007ff6:	2b0b      	cmp	r3, #11
 8007ff8:	d851      	bhi.n	800809e <USBD_CDC_Setup+0x18a>
 8007ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8008000 <USBD_CDC_Setup+0xec>)
 8007ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008000:	08008031 	.word	0x08008031
 8008004:	080080ad 	.word	0x080080ad
 8008008:	0800809f 	.word	0x0800809f
 800800c:	0800809f 	.word	0x0800809f
 8008010:	0800809f 	.word	0x0800809f
 8008014:	0800809f 	.word	0x0800809f
 8008018:	0800809f 	.word	0x0800809f
 800801c:	0800809f 	.word	0x0800809f
 8008020:	0800809f 	.word	0x0800809f
 8008024:	0800809f 	.word	0x0800809f
 8008028:	0800805b 	.word	0x0800805b
 800802c:	08008085 	.word	0x08008085
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b03      	cmp	r3, #3
 800803a:	d107      	bne.n	800804c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800803c:	f107 030a 	add.w	r3, r7, #10
 8008040:	2202      	movs	r2, #2
 8008042:	4619      	mov	r1, r3
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f001 fd51 	bl	8009aec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800804a:	e032      	b.n	80080b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800804c:	6839      	ldr	r1, [r7, #0]
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 fccf 	bl	80099f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008054:	2303      	movs	r3, #3
 8008056:	75fb      	strb	r3, [r7, #23]
          break;
 8008058:	e02b      	b.n	80080b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b03      	cmp	r3, #3
 8008064:	d107      	bne.n	8008076 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008066:	f107 030d 	add.w	r3, r7, #13
 800806a:	2201      	movs	r2, #1
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f001 fd3c 	bl	8009aec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008074:	e01d      	b.n	80080b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f001 fcba 	bl	80099f2 <USBD_CtlError>
            ret = USBD_FAIL;
 800807e:	2303      	movs	r3, #3
 8008080:	75fb      	strb	r3, [r7, #23]
          break;
 8008082:	e016      	b.n	80080b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b03      	cmp	r3, #3
 800808e:	d00f      	beq.n	80080b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008090:	6839      	ldr	r1, [r7, #0]
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f001 fcad 	bl	80099f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008098:	2303      	movs	r3, #3
 800809a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800809c:	e008      	b.n	80080b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f001 fca6 	bl	80099f2 <USBD_CtlError>
          ret = USBD_FAIL;
 80080a6:	2303      	movs	r3, #3
 80080a8:	75fb      	strb	r3, [r7, #23]
          break;
 80080aa:	e002      	b.n	80080b2 <USBD_CDC_Setup+0x19e>
          break;
 80080ac:	bf00      	nop
 80080ae:	e008      	b.n	80080c2 <USBD_CDC_Setup+0x1ae>
          break;
 80080b0:	bf00      	nop
      }
      break;
 80080b2:	e006      	b.n	80080c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80080b4:	6839      	ldr	r1, [r7, #0]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f001 fc9b 	bl	80099f2 <USBD_CtlError>
      ret = USBD_FAIL;
 80080bc:	2303      	movs	r3, #3
 80080be:	75fb      	strb	r3, [r7, #23]
      break;
 80080c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80080c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3718      	adds	r7, #24
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	460b      	mov	r3, r1
 80080d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80080de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	32b0      	adds	r2, #176	@ 0xb0
 80080ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e065      	b.n	80081c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	32b0      	adds	r2, #176	@ 0xb0
 8008100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008104:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008106:	78fb      	ldrb	r3, [r7, #3]
 8008108:	f003 020f 	and.w	r2, r3, #15
 800810c:	6879      	ldr	r1, [r7, #4]
 800810e:	4613      	mov	r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	440b      	add	r3, r1
 8008118:	3314      	adds	r3, #20
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d02f      	beq.n	8008180 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	f003 020f 	and.w	r2, r3, #15
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	3314      	adds	r3, #20
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	78fb      	ldrb	r3, [r7, #3]
 8008138:	f003 010f 	and.w	r1, r3, #15
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	460b      	mov	r3, r1
 8008140:	00db      	lsls	r3, r3, #3
 8008142:	440b      	add	r3, r1
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	4403      	add	r3, r0
 8008148:	331c      	adds	r3, #28
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008150:	fb01 f303 	mul.w	r3, r1, r3
 8008154:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008156:	2b00      	cmp	r3, #0
 8008158:	d112      	bne.n	8008180 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800815a:	78fb      	ldrb	r3, [r7, #3]
 800815c:	f003 020f 	and.w	r2, r3, #15
 8008160:	6879      	ldr	r1, [r7, #4]
 8008162:	4613      	mov	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	440b      	add	r3, r1
 800816c:	3314      	adds	r3, #20
 800816e:	2200      	movs	r2, #0
 8008170:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008172:	78f9      	ldrb	r1, [r7, #3]
 8008174:	2300      	movs	r3, #0
 8008176:	2200      	movs	r2, #0
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f002 f9c0 	bl	800a4fe <USBD_LL_Transmit>
 800817e:	e01f      	b.n	80081c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	2200      	movs	r2, #0
 8008184:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	33b0      	adds	r3, #176	@ 0xb0
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d010      	beq.n	80081c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	33b0      	adds	r3, #176	@ 0xb0
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4413      	add	r3, r2
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	68ba      	ldr	r2, [r7, #8]
 80081b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80081bc:	78fa      	ldrb	r2, [r7, #3]
 80081be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b084      	sub	sp, #16
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	460b      	mov	r3, r1
 80081d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	32b0      	adds	r2, #176	@ 0xb0
 80081e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	32b0      	adds	r2, #176	@ 0xb0
 80081f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e01a      	b.n	8008232 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80081fc:	78fb      	ldrb	r3, [r7, #3]
 80081fe:	4619      	mov	r1, r3
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f002 f9be 	bl	800a582 <USBD_LL_GetRxDataSize>
 8008206:	4602      	mov	r2, r0
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	33b0      	adds	r3, #176	@ 0xb0
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800822c:	4611      	mov	r1, r2
 800822e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3710      	adds	r7, #16
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b084      	sub	sp, #16
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	32b0      	adds	r2, #176	@ 0xb0
 800824c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008250:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d101      	bne.n	800825c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008258:	2303      	movs	r3, #3
 800825a:	e024      	b.n	80082a6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	33b0      	adds	r3, #176	@ 0xb0
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d019      	beq.n	80082a4 <USBD_CDC_EP0_RxReady+0x6a>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008276:	2bff      	cmp	r3, #255	@ 0xff
 8008278:	d014      	beq.n	80082a4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	33b0      	adds	r3, #176	@ 0xb0
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008292:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800829a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	22ff      	movs	r2, #255	@ 0xff
 80082a0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
	...

080082b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80082b8:	2182      	movs	r1, #130	@ 0x82
 80082ba:	4818      	ldr	r0, [pc, #96]	@ (800831c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082bc:	f000 fd62 	bl	8008d84 <USBD_GetEpDesc>
 80082c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082c2:	2101      	movs	r1, #1
 80082c4:	4815      	ldr	r0, [pc, #84]	@ (800831c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082c6:	f000 fd5d 	bl	8008d84 <USBD_GetEpDesc>
 80082ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082cc:	2181      	movs	r1, #129	@ 0x81
 80082ce:	4813      	ldr	r0, [pc, #76]	@ (800831c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082d0:	f000 fd58 	bl	8008d84 <USBD_GetEpDesc>
 80082d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	2210      	movs	r2, #16
 80082e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d006      	beq.n	80082f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082f0:	711a      	strb	r2, [r3, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d006      	beq.n	800830a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2200      	movs	r2, #0
 8008300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008304:	711a      	strb	r2, [r3, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2243      	movs	r2, #67	@ 0x43
 800830e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008310:	4b02      	ldr	r3, [pc, #8]	@ (800831c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008312:	4618      	mov	r0, r3
 8008314:	3718      	adds	r7, #24
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20000050 	.word	0x20000050

08008320 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008328:	2182      	movs	r1, #130	@ 0x82
 800832a:	4818      	ldr	r0, [pc, #96]	@ (800838c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800832c:	f000 fd2a 	bl	8008d84 <USBD_GetEpDesc>
 8008330:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008332:	2101      	movs	r1, #1
 8008334:	4815      	ldr	r0, [pc, #84]	@ (800838c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008336:	f000 fd25 	bl	8008d84 <USBD_GetEpDesc>
 800833a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800833c:	2181      	movs	r1, #129	@ 0x81
 800833e:	4813      	ldr	r0, [pc, #76]	@ (800838c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008340:	f000 fd20 	bl	8008d84 <USBD_GetEpDesc>
 8008344:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d002      	beq.n	8008352 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	2210      	movs	r2, #16
 8008350:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d006      	beq.n	8008366 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	2200      	movs	r2, #0
 800835c:	711a      	strb	r2, [r3, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	f042 0202 	orr.w	r2, r2, #2
 8008364:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d006      	beq.n	800837a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	711a      	strb	r2, [r3, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f042 0202 	orr.w	r2, r2, #2
 8008378:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2243      	movs	r2, #67	@ 0x43
 800837e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008380:	4b02      	ldr	r3, [pc, #8]	@ (800838c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	20000050 	.word	0x20000050

08008390 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b086      	sub	sp, #24
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008398:	2182      	movs	r1, #130	@ 0x82
 800839a:	4818      	ldr	r0, [pc, #96]	@ (80083fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800839c:	f000 fcf2 	bl	8008d84 <USBD_GetEpDesc>
 80083a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80083a2:	2101      	movs	r1, #1
 80083a4:	4815      	ldr	r0, [pc, #84]	@ (80083fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083a6:	f000 fced 	bl	8008d84 <USBD_GetEpDesc>
 80083aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80083ac:	2181      	movs	r1, #129	@ 0x81
 80083ae:	4813      	ldr	r0, [pc, #76]	@ (80083fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083b0:	f000 fce8 	bl	8008d84 <USBD_GetEpDesc>
 80083b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2210      	movs	r2, #16
 80083c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d006      	beq.n	80083d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083d0:	711a      	strb	r2, [r3, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d006      	beq.n	80083ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083e4:	711a      	strb	r2, [r3, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2243      	movs	r2, #67	@ 0x43
 80083ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80083f0:	4b02      	ldr	r3, [pc, #8]	@ (80083fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3718      	adds	r7, #24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	20000050 	.word	0x20000050

08008400 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	220a      	movs	r2, #10
 800840c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800840e:	4b03      	ldr	r3, [pc, #12]	@ (800841c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008410:	4618      	mov	r0, r3
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr
 800841c:	2000000c 	.word	0x2000000c

08008420 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008430:	2303      	movs	r3, #3
 8008432:	e009      	b.n	8008448 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	33b0      	adds	r3, #176	@ 0xb0
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	4413      	add	r3, r2
 8008442:	683a      	ldr	r2, [r7, #0]
 8008444:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008454:	b480      	push	{r7}
 8008456:	b087      	sub	sp, #28
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	32b0      	adds	r2, #176	@ 0xb0
 800846a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d101      	bne.n	800847a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008476:	2303      	movs	r3, #3
 8008478:	e008      	b.n	800848c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	371c      	adds	r7, #28
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	32b0      	adds	r2, #176	@ 0xb0
 80084ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80084b8:	2303      	movs	r3, #3
 80084ba:	e004      	b.n	80084c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	683a      	ldr	r2, [r7, #0]
 80084c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3714      	adds	r7, #20
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr
	...

080084d4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	32b0      	adds	r2, #176	@ 0xb0
 80084e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ea:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80084ec:	2301      	movs	r3, #1
 80084ee:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d101      	bne.n	80084fa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80084f6:	2303      	movs	r3, #3
 80084f8:	e025      	b.n	8008546 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008500:	2b00      	cmp	r3, #0
 8008502:	d11f      	bne.n	8008544 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2201      	movs	r2, #1
 8008508:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800850c:	4b10      	ldr	r3, [pc, #64]	@ (8008550 <USBD_CDC_TransmitPacket+0x7c>)
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	f003 020f 	and.w	r2, r3, #15
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	4613      	mov	r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4413      	add	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4403      	add	r3, r0
 8008526:	3314      	adds	r3, #20
 8008528:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800852a:	4b09      	ldr	r3, [pc, #36]	@ (8008550 <USBD_CDC_TransmitPacket+0x7c>)
 800852c:	7819      	ldrb	r1, [r3, #0]
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f001 ffdf 	bl	800a4fe <USBD_LL_Transmit>

    ret = USBD_OK;
 8008540:	2300      	movs	r3, #0
 8008542:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008544:	7bfb      	ldrb	r3, [r7, #15]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	20000093 	.word	0x20000093

08008554 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	32b0      	adds	r2, #176	@ 0xb0
 8008566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	32b0      	adds	r2, #176	@ 0xb0
 8008576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800857e:	2303      	movs	r3, #3
 8008580:	e018      	b.n	80085b4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	7c1b      	ldrb	r3, [r3, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d10a      	bne.n	80085a0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800858a:	4b0c      	ldr	r3, [pc, #48]	@ (80085bc <USBD_CDC_ReceivePacket+0x68>)
 800858c:	7819      	ldrb	r1, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f001 ffd1 	bl	800a540 <USBD_LL_PrepareReceive>
 800859e:	e008      	b.n	80085b2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80085a0:	4b06      	ldr	r3, [pc, #24]	@ (80085bc <USBD_CDC_ReceivePacket+0x68>)
 80085a2:	7819      	ldrb	r1, [r3, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80085aa:	2340      	movs	r3, #64	@ 0x40
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f001 ffc7 	bl	800a540 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80085b2:	2300      	movs	r3, #0
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3710      	adds	r7, #16
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}
 80085bc:	20000094 	.word	0x20000094

080085c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b086      	sub	sp, #24
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	4613      	mov	r3, r2
 80085cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d101      	bne.n	80085d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085d4:	2303      	movs	r3, #3
 80085d6:	e01f      	b.n	8008618 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d003      	beq.n	80085fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	79fa      	ldrb	r2, [r7, #7]
 800860a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f001 fe41 	bl	800a294 <USBD_LL_Init>
 8008612:	4603      	mov	r3, r0
 8008614:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008616:	7dfb      	ldrb	r3, [r7, #23]
}
 8008618:	4618      	mov	r0, r3
 800861a:	3718      	adds	r7, #24
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800862a:	2300      	movs	r3, #0
 800862c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008634:	2303      	movs	r3, #3
 8008636:	e025      	b.n	8008684 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	32ae      	adds	r2, #174	@ 0xae
 800864a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800864e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00f      	beq.n	8008674 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	32ae      	adds	r2, #174	@ 0xae
 800865e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008664:	f107 020e 	add.w	r2, r7, #14
 8008668:	4610      	mov	r0, r2
 800866a:	4798      	blx	r3
 800866c:	4602      	mov	r2, r0
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	3710      	adds	r7, #16
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f001 fe49 	bl	800a32c <USBD_LL_Start>
 800869a:	4603      	mov	r3, r0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3708      	adds	r7, #8
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086ac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	370c      	adds	r7, #12
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr

080086ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b084      	sub	sp, #16
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	460b      	mov	r3, r1
 80086c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086c6:	2300      	movs	r3, #0
 80086c8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d009      	beq.n	80086e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	78fa      	ldrb	r2, [r7, #3]
 80086de:	4611      	mov	r1, r2
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	4798      	blx	r3
 80086e4:	4603      	mov	r3, r0
 80086e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086fe:	2300      	movs	r3, #0
 8008700:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	78fa      	ldrb	r2, [r7, #3]
 800870c:	4611      	mov	r1, r2
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	4798      	blx	r3
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d001      	beq.n	800871c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008718:	2303      	movs	r3, #3
 800871a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800871c:	7bfb      	ldrb	r3, [r7, #15]
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b084      	sub	sp, #16
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
 800872e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008736:	6839      	ldr	r1, [r7, #0]
 8008738:	4618      	mov	r0, r3
 800873a:	f001 f920 	bl	800997e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800874c:	461a      	mov	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800875a:	f003 031f 	and.w	r3, r3, #31
 800875e:	2b02      	cmp	r3, #2
 8008760:	d01a      	beq.n	8008798 <USBD_LL_SetupStage+0x72>
 8008762:	2b02      	cmp	r3, #2
 8008764:	d822      	bhi.n	80087ac <USBD_LL_SetupStage+0x86>
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <USBD_LL_SetupStage+0x4a>
 800876a:	2b01      	cmp	r3, #1
 800876c:	d00a      	beq.n	8008784 <USBD_LL_SetupStage+0x5e>
 800876e:	e01d      	b.n	80087ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008776:	4619      	mov	r1, r3
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 fb75 	bl	8008e68 <USBD_StdDevReq>
 800877e:	4603      	mov	r3, r0
 8008780:	73fb      	strb	r3, [r7, #15]
      break;
 8008782:	e020      	b.n	80087c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 fbdd 	bl	8008f4c <USBD_StdItfReq>
 8008792:	4603      	mov	r3, r0
 8008794:	73fb      	strb	r3, [r7, #15]
      break;
 8008796:	e016      	b.n	80087c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fc3f 	bl	8009024 <USBD_StdEPReq>
 80087a6:	4603      	mov	r3, r0
 80087a8:	73fb      	strb	r3, [r7, #15]
      break;
 80087aa:	e00c      	b.n	80087c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80087b2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	4619      	mov	r1, r3
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f001 fe16 	bl	800a3ec <USBD_LL_StallEP>
 80087c0:	4603      	mov	r3, r0
 80087c2:	73fb      	strb	r3, [r7, #15]
      break;
 80087c4:	bf00      	nop
  }

  return ret;
 80087c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	460b      	mov	r3, r1
 80087da:	607a      	str	r2, [r7, #4]
 80087dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80087e2:	7afb      	ldrb	r3, [r7, #11]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d177      	bne.n	80088d8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80087ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80087f6:	2b03      	cmp	r3, #3
 80087f8:	f040 80a1 	bne.w	800893e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	8992      	ldrh	r2, [r2, #12]
 8008804:	4293      	cmp	r3, r2
 8008806:	d91c      	bls.n	8008842 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	693a      	ldr	r2, [r7, #16]
 800880e:	8992      	ldrh	r2, [r2, #12]
 8008810:	1a9a      	subs	r2, r3, r2
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	8992      	ldrh	r2, [r2, #12]
 800881e:	441a      	add	r2, r3
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	6919      	ldr	r1, [r3, #16]
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	899b      	ldrh	r3, [r3, #12]
 800882c:	461a      	mov	r2, r3
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	4293      	cmp	r3, r2
 8008834:	bf38      	it	cc
 8008836:	4613      	movcc	r3, r2
 8008838:	461a      	mov	r2, r3
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f001 f9a6 	bl	8009b8c <USBD_CtlContinueRx>
 8008840:	e07d      	b.n	800893e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008848:	f003 031f 	and.w	r3, r3, #31
 800884c:	2b02      	cmp	r3, #2
 800884e:	d014      	beq.n	800887a <USBD_LL_DataOutStage+0xaa>
 8008850:	2b02      	cmp	r3, #2
 8008852:	d81d      	bhi.n	8008890 <USBD_LL_DataOutStage+0xc0>
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <USBD_LL_DataOutStage+0x8e>
 8008858:	2b01      	cmp	r3, #1
 800885a:	d003      	beq.n	8008864 <USBD_LL_DataOutStage+0x94>
 800885c:	e018      	b.n	8008890 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800885e:	2300      	movs	r3, #0
 8008860:	75bb      	strb	r3, [r7, #22]
            break;
 8008862:	e018      	b.n	8008896 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800886a:	b2db      	uxtb	r3, r3
 800886c:	4619      	mov	r1, r3
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 fa6e 	bl	8008d50 <USBD_CoreFindIF>
 8008874:	4603      	mov	r3, r0
 8008876:	75bb      	strb	r3, [r7, #22]
            break;
 8008878:	e00d      	b.n	8008896 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008880:	b2db      	uxtb	r3, r3
 8008882:	4619      	mov	r1, r3
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f000 fa70 	bl	8008d6a <USBD_CoreFindEP>
 800888a:	4603      	mov	r3, r0
 800888c:	75bb      	strb	r3, [r7, #22]
            break;
 800888e:	e002      	b.n	8008896 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008890:	2300      	movs	r3, #0
 8008892:	75bb      	strb	r3, [r7, #22]
            break;
 8008894:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008896:	7dbb      	ldrb	r3, [r7, #22]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d119      	bne.n	80088d0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	2b03      	cmp	r3, #3
 80088a6:	d113      	bne.n	80088d0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80088a8:	7dba      	ldrb	r2, [r7, #22]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	32ae      	adds	r2, #174	@ 0xae
 80088ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088b2:	691b      	ldr	r3, [r3, #16]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00b      	beq.n	80088d0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80088b8:	7dba      	ldrb	r2, [r7, #22]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80088c0:	7dba      	ldrb	r2, [r7, #22]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	32ae      	adds	r2, #174	@ 0xae
 80088c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f001 f96c 	bl	8009bae <USBD_CtlSendStatus>
 80088d6:	e032      	b.n	800893e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80088d8:	7afb      	ldrb	r3, [r7, #11]
 80088da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	4619      	mov	r1, r3
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f000 fa41 	bl	8008d6a <USBD_CoreFindEP>
 80088e8:	4603      	mov	r3, r0
 80088ea:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088ec:	7dbb      	ldrb	r3, [r7, #22]
 80088ee:	2bff      	cmp	r3, #255	@ 0xff
 80088f0:	d025      	beq.n	800893e <USBD_LL_DataOutStage+0x16e>
 80088f2:	7dbb      	ldrb	r3, [r7, #22]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d122      	bne.n	800893e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	2b03      	cmp	r3, #3
 8008902:	d117      	bne.n	8008934 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008904:	7dba      	ldrb	r2, [r7, #22]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	32ae      	adds	r2, #174	@ 0xae
 800890a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00f      	beq.n	8008934 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008914:	7dba      	ldrb	r2, [r7, #22]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800891c:	7dba      	ldrb	r2, [r7, #22]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	32ae      	adds	r2, #174	@ 0xae
 8008922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	7afa      	ldrb	r2, [r7, #11]
 800892a:	4611      	mov	r1, r2
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	4798      	blx	r3
 8008930:	4603      	mov	r3, r0
 8008932:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008934:	7dfb      	ldrb	r3, [r7, #23]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800893a:	7dfb      	ldrb	r3, [r7, #23]
 800893c:	e000      	b.n	8008940 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	460b      	mov	r3, r1
 8008952:	607a      	str	r2, [r7, #4]
 8008954:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008956:	7afb      	ldrb	r3, [r7, #11]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d178      	bne.n	8008a4e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3314      	adds	r3, #20
 8008960:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008968:	2b02      	cmp	r3, #2
 800896a:	d163      	bne.n	8008a34 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	8992      	ldrh	r2, [r2, #12]
 8008974:	4293      	cmp	r3, r2
 8008976:	d91c      	bls.n	80089b2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	8992      	ldrh	r2, [r2, #12]
 8008980:	1a9a      	subs	r2, r3, r2
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	8992      	ldrh	r2, [r2, #12]
 800898e:	441a      	add	r2, r3
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	6919      	ldr	r1, [r3, #16]
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	461a      	mov	r2, r3
 800899e:	68f8      	ldr	r0, [r7, #12]
 80089a0:	f001 f8c2 	bl	8009b28 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089a4:	2300      	movs	r3, #0
 80089a6:	2200      	movs	r2, #0
 80089a8:	2100      	movs	r1, #0
 80089aa:	68f8      	ldr	r0, [r7, #12]
 80089ac:	f001 fdc8 	bl	800a540 <USBD_LL_PrepareReceive>
 80089b0:	e040      	b.n	8008a34 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	899b      	ldrh	r3, [r3, #12]
 80089b6:	461a      	mov	r2, r3
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d11c      	bne.n	80089fa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d316      	bcc.n	80089fa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d20f      	bcs.n	80089fa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80089da:	2200      	movs	r2, #0
 80089dc:	2100      	movs	r1, #0
 80089de:	68f8      	ldr	r0, [r7, #12]
 80089e0:	f001 f8a2 	bl	8009b28 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089ec:	2300      	movs	r3, #0
 80089ee:	2200      	movs	r2, #0
 80089f0:	2100      	movs	r1, #0
 80089f2:	68f8      	ldr	r0, [r7, #12]
 80089f4:	f001 fda4 	bl	800a540 <USBD_LL_PrepareReceive>
 80089f8:	e01c      	b.n	8008a34 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b03      	cmp	r3, #3
 8008a04:	d10f      	bne.n	8008a26 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d009      	beq.n	8008a26 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a26:	2180      	movs	r1, #128	@ 0x80
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f001 fcdf 	bl	800a3ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008a2e:	68f8      	ldr	r0, [r7, #12]
 8008a30:	f001 f8d0 	bl	8009bd4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d03a      	beq.n	8008ab4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7ff fe30 	bl	80086a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008a4c:	e032      	b.n	8008ab4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008a4e:	7afb      	ldrb	r3, [r7, #11]
 8008a50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	4619      	mov	r1, r3
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f000 f986 	bl	8008d6a <USBD_CoreFindEP>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a62:	7dfb      	ldrb	r3, [r7, #23]
 8008a64:	2bff      	cmp	r3, #255	@ 0xff
 8008a66:	d025      	beq.n	8008ab4 <USBD_LL_DataInStage+0x16c>
 8008a68:	7dfb      	ldrb	r3, [r7, #23]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d122      	bne.n	8008ab4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	d11c      	bne.n	8008ab4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008a7a:	7dfa      	ldrb	r2, [r7, #23]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	32ae      	adds	r2, #174	@ 0xae
 8008a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d014      	beq.n	8008ab4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008a8a:	7dfa      	ldrb	r2, [r7, #23]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008a92:	7dfa      	ldrb	r2, [r7, #23]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	32ae      	adds	r2, #174	@ 0xae
 8008a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a9c:	695b      	ldr	r3, [r3, #20]
 8008a9e:	7afa      	ldrb	r2, [r7, #11]
 8008aa0:	4611      	mov	r1, r2
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	4798      	blx	r3
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008aaa:	7dbb      	ldrb	r3, [r7, #22]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d001      	beq.n	8008ab4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008ab0:	7dbb      	ldrb	r3, [r7, #22]
 8008ab2:	e000      	b.n	8008ab6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3718      	adds	r7, #24
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b084      	sub	sp, #16
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d014      	beq.n	8008b24 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00e      	beq.n	8008b24 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	6852      	ldr	r2, [r2, #4]
 8008b12:	b2d2      	uxtb	r2, r2
 8008b14:	4611      	mov	r1, r2
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	4798      	blx	r3
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d001      	beq.n	8008b24 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008b20:	2303      	movs	r3, #3
 8008b22:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b24:	2340      	movs	r3, #64	@ 0x40
 8008b26:	2200      	movs	r2, #0
 8008b28:	2100      	movs	r1, #0
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f001 fc19 	bl	800a362 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2240      	movs	r2, #64	@ 0x40
 8008b3c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b40:	2340      	movs	r3, #64	@ 0x40
 8008b42:	2200      	movs	r2, #0
 8008b44:	2180      	movs	r1, #128	@ 0x80
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f001 fc0b 	bl	800a362 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2240      	movs	r2, #64	@ 0x40
 8008b58:	841a      	strh	r2, [r3, #32]

  return ret;
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3710      	adds	r7, #16
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	78fa      	ldrb	r2, [r7, #3]
 8008b74:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b04      	cmp	r3, #4
 8008b96:	d006      	beq.n	8008ba6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2204      	movs	r2, #4
 8008baa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b04      	cmp	r3, #4
 8008bce:	d106      	bne.n	8008bde <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b03      	cmp	r3, #3
 8008bfe:	d110      	bne.n	8008c22 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00b      	beq.n	8008c22 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d005      	beq.n	8008c22 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008c22:	2300      	movs	r3, #0
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3708      	adds	r7, #8
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	460b      	mov	r3, r1
 8008c36:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	32ae      	adds	r2, #174	@ 0xae
 8008c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c4a:	2303      	movs	r3, #3
 8008c4c:	e01c      	b.n	8008c88 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	d115      	bne.n	8008c86 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	32ae      	adds	r2, #174	@ 0xae
 8008c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00b      	beq.n	8008c86 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	32ae      	adds	r2, #174	@ 0xae
 8008c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c7c:	6a1b      	ldr	r3, [r3, #32]
 8008c7e:	78fa      	ldrb	r2, [r7, #3]
 8008c80:	4611      	mov	r1, r2
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	32ae      	adds	r2, #174	@ 0xae
 8008ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d101      	bne.n	8008cb2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e01c      	b.n	8008cec <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d115      	bne.n	8008cea <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	32ae      	adds	r2, #174	@ 0xae
 8008cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00b      	beq.n	8008cea <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	32ae      	adds	r2, #174	@ 0xae
 8008cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce2:	78fa      	ldrb	r2, [r7, #3]
 8008ce4:	4611      	mov	r1, r2
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	370c      	adds	r7, #12
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr

08008d0a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b084      	sub	sp, #16
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00e      	beq.n	8008d46 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	6852      	ldr	r2, [r2, #4]
 8008d34:	b2d2      	uxtb	r2, r2
 8008d36:	4611      	mov	r1, r2
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	4798      	blx	r3
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d001      	beq.n	8008d46 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008d42:	2303      	movs	r3, #3
 8008d44:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	460b      	mov	r3, r1
 8008d5a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d5c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b083      	sub	sp, #12
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
 8008d72:	460b      	mov	r3, r1
 8008d74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b086      	sub	sp, #24
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	885b      	ldrh	r3, [r3, #2]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	7812      	ldrb	r2, [r2, #0]
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d91f      	bls.n	8008dea <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008db0:	e013      	b.n	8008dda <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008db2:	f107 030a 	add.w	r3, r7, #10
 8008db6:	4619      	mov	r1, r3
 8008db8:	6978      	ldr	r0, [r7, #20]
 8008dba:	f000 f81b 	bl	8008df4 <USBD_GetNextDesc>
 8008dbe:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	785b      	ldrb	r3, [r3, #1]
 8008dc4:	2b05      	cmp	r3, #5
 8008dc6:	d108      	bne.n	8008dda <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	789b      	ldrb	r3, [r3, #2]
 8008dd0:	78fa      	ldrb	r2, [r7, #3]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d008      	beq.n	8008de8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	885b      	ldrh	r3, [r3, #2]
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	897b      	ldrh	r3, [r7, #10]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d8e5      	bhi.n	8008db2 <USBD_GetEpDesc+0x2e>
 8008de6:	e000      	b.n	8008dea <USBD_GetEpDesc+0x66>
          break;
 8008de8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008dea:	693b      	ldr	r3, [r7, #16]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	881b      	ldrh	r3, [r3, #0]
 8008e06:	68fa      	ldr	r2, [r7, #12]
 8008e08:	7812      	ldrb	r2, [r2, #0]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3714      	adds	r7, #20
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b087      	sub	sp, #28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	3301      	adds	r3, #1
 8008e42:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008e4a:	8a3b      	ldrh	r3, [r7, #16]
 8008e4c:	021b      	lsls	r3, r3, #8
 8008e4e:	b21a      	sxth	r2, r3
 8008e50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	b21b      	sxth	r3, r3
 8008e58:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008e5a:	89fb      	ldrh	r3, [r7, #14]
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	371c      	adds	r7, #28
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e72:	2300      	movs	r3, #0
 8008e74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e7e:	2b40      	cmp	r3, #64	@ 0x40
 8008e80:	d005      	beq.n	8008e8e <USBD_StdDevReq+0x26>
 8008e82:	2b40      	cmp	r3, #64	@ 0x40
 8008e84:	d857      	bhi.n	8008f36 <USBD_StdDevReq+0xce>
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00f      	beq.n	8008eaa <USBD_StdDevReq+0x42>
 8008e8a:	2b20      	cmp	r3, #32
 8008e8c:	d153      	bne.n	8008f36 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	32ae      	adds	r2, #174	@ 0xae
 8008e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	6839      	ldr	r1, [r7, #0]
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	4798      	blx	r3
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ea8:	e04a      	b.n	8008f40 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	785b      	ldrb	r3, [r3, #1]
 8008eae:	2b09      	cmp	r3, #9
 8008eb0:	d83b      	bhi.n	8008f2a <USBD_StdDevReq+0xc2>
 8008eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8008eb8 <USBD_StdDevReq+0x50>)
 8008eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb8:	08008f0d 	.word	0x08008f0d
 8008ebc:	08008f21 	.word	0x08008f21
 8008ec0:	08008f2b 	.word	0x08008f2b
 8008ec4:	08008f17 	.word	0x08008f17
 8008ec8:	08008f2b 	.word	0x08008f2b
 8008ecc:	08008eeb 	.word	0x08008eeb
 8008ed0:	08008ee1 	.word	0x08008ee1
 8008ed4:	08008f2b 	.word	0x08008f2b
 8008ed8:	08008f03 	.word	0x08008f03
 8008edc:	08008ef5 	.word	0x08008ef5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008ee0:	6839      	ldr	r1, [r7, #0]
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fa3e 	bl	8009364 <USBD_GetDescriptor>
          break;
 8008ee8:	e024      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008eea:	6839      	ldr	r1, [r7, #0]
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fba3 	bl	8009638 <USBD_SetAddress>
          break;
 8008ef2:	e01f      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fbe2 	bl	80096c0 <USBD_SetConfig>
 8008efc:	4603      	mov	r3, r0
 8008efe:	73fb      	strb	r3, [r7, #15]
          break;
 8008f00:	e018      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008f02:	6839      	ldr	r1, [r7, #0]
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fc85 	bl	8009814 <USBD_GetConfig>
          break;
 8008f0a:	e013      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008f0c:	6839      	ldr	r1, [r7, #0]
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fcb6 	bl	8009880 <USBD_GetStatus>
          break;
 8008f14:	e00e      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008f16:	6839      	ldr	r1, [r7, #0]
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fce5 	bl	80098e8 <USBD_SetFeature>
          break;
 8008f1e:	e009      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008f20:	6839      	ldr	r1, [r7, #0]
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 fd09 	bl	800993a <USBD_ClrFeature>
          break;
 8008f28:	e004      	b.n	8008f34 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008f2a:	6839      	ldr	r1, [r7, #0]
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fd60 	bl	80099f2 <USBD_CtlError>
          break;
 8008f32:	bf00      	nop
      }
      break;
 8008f34:	e004      	b.n	8008f40 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008f36:	6839      	ldr	r1, [r7, #0]
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 fd5a 	bl	80099f2 <USBD_CtlError>
      break;
 8008f3e:	bf00      	nop
  }

  return ret;
 8008f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3710      	adds	r7, #16
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
 8008f4a:	bf00      	nop

08008f4c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f62:	2b40      	cmp	r3, #64	@ 0x40
 8008f64:	d005      	beq.n	8008f72 <USBD_StdItfReq+0x26>
 8008f66:	2b40      	cmp	r3, #64	@ 0x40
 8008f68:	d852      	bhi.n	8009010 <USBD_StdItfReq+0xc4>
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <USBD_StdItfReq+0x26>
 8008f6e:	2b20      	cmp	r3, #32
 8008f70:	d14e      	bne.n	8009010 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d840      	bhi.n	8009002 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	889b      	ldrh	r3, [r3, #4]
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d836      	bhi.n	8008ff8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	889b      	ldrh	r3, [r3, #4]
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	4619      	mov	r1, r3
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f7ff fedc 	bl	8008d50 <USBD_CoreFindIF>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f9c:	7bbb      	ldrb	r3, [r7, #14]
 8008f9e:	2bff      	cmp	r3, #255	@ 0xff
 8008fa0:	d01d      	beq.n	8008fde <USBD_StdItfReq+0x92>
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d11a      	bne.n	8008fde <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008fa8:	7bba      	ldrb	r2, [r7, #14]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	32ae      	adds	r2, #174	@ 0xae
 8008fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d00f      	beq.n	8008fd8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008fb8:	7bba      	ldrb	r2, [r7, #14]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008fc0:	7bba      	ldrb	r2, [r7, #14]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	32ae      	adds	r2, #174	@ 0xae
 8008fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	6839      	ldr	r1, [r7, #0]
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	4798      	blx	r3
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008fd6:	e004      	b.n	8008fe2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008fdc:	e001      	b.n	8008fe2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	88db      	ldrh	r3, [r3, #6]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d110      	bne.n	800900c <USBD_StdItfReq+0xc0>
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10d      	bne.n	800900c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fddc 	bl	8009bae <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008ff6:	e009      	b.n	800900c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008ff8:	6839      	ldr	r1, [r7, #0]
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 fcf9 	bl	80099f2 <USBD_CtlError>
          break;
 8009000:	e004      	b.n	800900c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009002:	6839      	ldr	r1, [r7, #0]
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 fcf4 	bl	80099f2 <USBD_CtlError>
          break;
 800900a:	e000      	b.n	800900e <USBD_StdItfReq+0xc2>
          break;
 800900c:	bf00      	nop
      }
      break;
 800900e:	e004      	b.n	800901a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009010:	6839      	ldr	r1, [r7, #0]
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 fced 	bl	80099f2 <USBD_CtlError>
      break;
 8009018:	bf00      	nop
  }

  return ret;
 800901a:	7bfb      	ldrb	r3, [r7, #15]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800902e:	2300      	movs	r3, #0
 8009030:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	889b      	ldrh	r3, [r3, #4]
 8009036:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009040:	2b40      	cmp	r3, #64	@ 0x40
 8009042:	d007      	beq.n	8009054 <USBD_StdEPReq+0x30>
 8009044:	2b40      	cmp	r3, #64	@ 0x40
 8009046:	f200 8181 	bhi.w	800934c <USBD_StdEPReq+0x328>
 800904a:	2b00      	cmp	r3, #0
 800904c:	d02a      	beq.n	80090a4 <USBD_StdEPReq+0x80>
 800904e:	2b20      	cmp	r3, #32
 8009050:	f040 817c 	bne.w	800934c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009054:	7bbb      	ldrb	r3, [r7, #14]
 8009056:	4619      	mov	r1, r3
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f7ff fe86 	bl	8008d6a <USBD_CoreFindEP>
 800905e:	4603      	mov	r3, r0
 8009060:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009062:	7b7b      	ldrb	r3, [r7, #13]
 8009064:	2bff      	cmp	r3, #255	@ 0xff
 8009066:	f000 8176 	beq.w	8009356 <USBD_StdEPReq+0x332>
 800906a:	7b7b      	ldrb	r3, [r7, #13]
 800906c:	2b00      	cmp	r3, #0
 800906e:	f040 8172 	bne.w	8009356 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009072:	7b7a      	ldrb	r2, [r7, #13]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800907a:	7b7a      	ldrb	r2, [r7, #13]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	32ae      	adds	r2, #174	@ 0xae
 8009080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	2b00      	cmp	r3, #0
 8009088:	f000 8165 	beq.w	8009356 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800908c:	7b7a      	ldrb	r2, [r7, #13]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	32ae      	adds	r2, #174	@ 0xae
 8009092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	6839      	ldr	r1, [r7, #0]
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	4798      	blx	r3
 800909e:	4603      	mov	r3, r0
 80090a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80090a2:	e158      	b.n	8009356 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	785b      	ldrb	r3, [r3, #1]
 80090a8:	2b03      	cmp	r3, #3
 80090aa:	d008      	beq.n	80090be <USBD_StdEPReq+0x9a>
 80090ac:	2b03      	cmp	r3, #3
 80090ae:	f300 8147 	bgt.w	8009340 <USBD_StdEPReq+0x31c>
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f000 809b 	beq.w	80091ee <USBD_StdEPReq+0x1ca>
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d03c      	beq.n	8009136 <USBD_StdEPReq+0x112>
 80090bc:	e140      	b.n	8009340 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d002      	beq.n	80090d0 <USBD_StdEPReq+0xac>
 80090ca:	2b03      	cmp	r3, #3
 80090cc:	d016      	beq.n	80090fc <USBD_StdEPReq+0xd8>
 80090ce:	e02c      	b.n	800912a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090d0:	7bbb      	ldrb	r3, [r7, #14]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d00d      	beq.n	80090f2 <USBD_StdEPReq+0xce>
 80090d6:	7bbb      	ldrb	r3, [r7, #14]
 80090d8:	2b80      	cmp	r3, #128	@ 0x80
 80090da:	d00a      	beq.n	80090f2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80090dc:	7bbb      	ldrb	r3, [r7, #14]
 80090de:	4619      	mov	r1, r3
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f001 f983 	bl	800a3ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090e6:	2180      	movs	r1, #128	@ 0x80
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f001 f97f 	bl	800a3ec <USBD_LL_StallEP>
 80090ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80090f0:	e020      	b.n	8009134 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80090f2:	6839      	ldr	r1, [r7, #0]
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f000 fc7c 	bl	80099f2 <USBD_CtlError>
              break;
 80090fa:	e01b      	b.n	8009134 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	885b      	ldrh	r3, [r3, #2]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10e      	bne.n	8009122 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009104:	7bbb      	ldrb	r3, [r7, #14]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00b      	beq.n	8009122 <USBD_StdEPReq+0xfe>
 800910a:	7bbb      	ldrb	r3, [r7, #14]
 800910c:	2b80      	cmp	r3, #128	@ 0x80
 800910e:	d008      	beq.n	8009122 <USBD_StdEPReq+0xfe>
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	88db      	ldrh	r3, [r3, #6]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d104      	bne.n	8009122 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009118:	7bbb      	ldrb	r3, [r7, #14]
 800911a:	4619      	mov	r1, r3
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f001 f965 	bl	800a3ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 fd43 	bl	8009bae <USBD_CtlSendStatus>

              break;
 8009128:	e004      	b.n	8009134 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800912a:	6839      	ldr	r1, [r7, #0]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fc60 	bl	80099f2 <USBD_CtlError>
              break;
 8009132:	bf00      	nop
          }
          break;
 8009134:	e109      	b.n	800934a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b02      	cmp	r3, #2
 8009140:	d002      	beq.n	8009148 <USBD_StdEPReq+0x124>
 8009142:	2b03      	cmp	r3, #3
 8009144:	d016      	beq.n	8009174 <USBD_StdEPReq+0x150>
 8009146:	e04b      	b.n	80091e0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009148:	7bbb      	ldrb	r3, [r7, #14]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00d      	beq.n	800916a <USBD_StdEPReq+0x146>
 800914e:	7bbb      	ldrb	r3, [r7, #14]
 8009150:	2b80      	cmp	r3, #128	@ 0x80
 8009152:	d00a      	beq.n	800916a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009154:	7bbb      	ldrb	r3, [r7, #14]
 8009156:	4619      	mov	r1, r3
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f001 f947 	bl	800a3ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800915e:	2180      	movs	r1, #128	@ 0x80
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f001 f943 	bl	800a3ec <USBD_LL_StallEP>
 8009166:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009168:	e040      	b.n	80091ec <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800916a:	6839      	ldr	r1, [r7, #0]
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 fc40 	bl	80099f2 <USBD_CtlError>
              break;
 8009172:	e03b      	b.n	80091ec <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	885b      	ldrh	r3, [r3, #2]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d136      	bne.n	80091ea <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800917c:	7bbb      	ldrb	r3, [r7, #14]
 800917e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009182:	2b00      	cmp	r3, #0
 8009184:	d004      	beq.n	8009190 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009186:	7bbb      	ldrb	r3, [r7, #14]
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f001 f94d 	bl	800a42a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 fd0c 	bl	8009bae <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009196:	7bbb      	ldrb	r3, [r7, #14]
 8009198:	4619      	mov	r1, r3
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7ff fde5 	bl	8008d6a <USBD_CoreFindEP>
 80091a0:	4603      	mov	r3, r0
 80091a2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80091a4:	7b7b      	ldrb	r3, [r7, #13]
 80091a6:	2bff      	cmp	r3, #255	@ 0xff
 80091a8:	d01f      	beq.n	80091ea <USBD_StdEPReq+0x1c6>
 80091aa:	7b7b      	ldrb	r3, [r7, #13]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d11c      	bne.n	80091ea <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80091b0:	7b7a      	ldrb	r2, [r7, #13]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80091b8:	7b7a      	ldrb	r2, [r7, #13]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	32ae      	adds	r2, #174	@ 0xae
 80091be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d010      	beq.n	80091ea <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80091c8:	7b7a      	ldrb	r2, [r7, #13]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	32ae      	adds	r2, #174	@ 0xae
 80091ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	6839      	ldr	r1, [r7, #0]
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	4798      	blx	r3
 80091da:	4603      	mov	r3, r0
 80091dc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80091de:	e004      	b.n	80091ea <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80091e0:	6839      	ldr	r1, [r7, #0]
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fc05 	bl	80099f2 <USBD_CtlError>
              break;
 80091e8:	e000      	b.n	80091ec <USBD_StdEPReq+0x1c8>
              break;
 80091ea:	bf00      	nop
          }
          break;
 80091ec:	e0ad      	b.n	800934a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d002      	beq.n	8009200 <USBD_StdEPReq+0x1dc>
 80091fa:	2b03      	cmp	r3, #3
 80091fc:	d033      	beq.n	8009266 <USBD_StdEPReq+0x242>
 80091fe:	e099      	b.n	8009334 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009200:	7bbb      	ldrb	r3, [r7, #14]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d007      	beq.n	8009216 <USBD_StdEPReq+0x1f2>
 8009206:	7bbb      	ldrb	r3, [r7, #14]
 8009208:	2b80      	cmp	r3, #128	@ 0x80
 800920a:	d004      	beq.n	8009216 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800920c:	6839      	ldr	r1, [r7, #0]
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 fbef 	bl	80099f2 <USBD_CtlError>
                break;
 8009214:	e093      	b.n	800933e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009216:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800921a:	2b00      	cmp	r3, #0
 800921c:	da0b      	bge.n	8009236 <USBD_StdEPReq+0x212>
 800921e:	7bbb      	ldrb	r3, [r7, #14]
 8009220:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009224:	4613      	mov	r3, r2
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4413      	add	r3, r2
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	3310      	adds	r3, #16
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	4413      	add	r3, r2
 8009232:	3304      	adds	r3, #4
 8009234:	e00b      	b.n	800924e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009236:	7bbb      	ldrb	r3, [r7, #14]
 8009238:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800923c:	4613      	mov	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4413      	add	r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	4413      	add	r3, r2
 800924c:	3304      	adds	r3, #4
 800924e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	2200      	movs	r2, #0
 8009254:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	330e      	adds	r3, #14
 800925a:	2202      	movs	r2, #2
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 fc44 	bl	8009aec <USBD_CtlSendData>
              break;
 8009264:	e06b      	b.n	800933e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009266:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800926a:	2b00      	cmp	r3, #0
 800926c:	da11      	bge.n	8009292 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800926e:	7bbb      	ldrb	r3, [r7, #14]
 8009270:	f003 020f 	and.w	r2, r3, #15
 8009274:	6879      	ldr	r1, [r7, #4]
 8009276:	4613      	mov	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	3323      	adds	r3, #35	@ 0x23
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d117      	bne.n	80092b8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fbb1 	bl	80099f2 <USBD_CtlError>
                  break;
 8009290:	e055      	b.n	800933e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009292:	7bbb      	ldrb	r3, [r7, #14]
 8009294:	f003 020f 	and.w	r2, r3, #15
 8009298:	6879      	ldr	r1, [r7, #4]
 800929a:	4613      	mov	r3, r2
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	4413      	add	r3, r2
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	440b      	add	r3, r1
 80092a4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d104      	bne.n	80092b8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80092ae:	6839      	ldr	r1, [r7, #0]
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fb9e 	bl	80099f2 <USBD_CtlError>
                  break;
 80092b6:	e042      	b.n	800933e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	da0b      	bge.n	80092d8 <USBD_StdEPReq+0x2b4>
 80092c0:	7bbb      	ldrb	r3, [r7, #14]
 80092c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80092c6:	4613      	mov	r3, r2
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	4413      	add	r3, r2
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	3310      	adds	r3, #16
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	4413      	add	r3, r2
 80092d4:	3304      	adds	r3, #4
 80092d6:	e00b      	b.n	80092f0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80092d8:	7bbb      	ldrb	r3, [r7, #14]
 80092da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092de:	4613      	mov	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4413      	add	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	4413      	add	r3, r2
 80092ee:	3304      	adds	r3, #4
 80092f0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80092f2:	7bbb      	ldrb	r3, [r7, #14]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d002      	beq.n	80092fe <USBD_StdEPReq+0x2da>
 80092f8:	7bbb      	ldrb	r3, [r7, #14]
 80092fa:	2b80      	cmp	r3, #128	@ 0x80
 80092fc:	d103      	bne.n	8009306 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2200      	movs	r2, #0
 8009302:	739a      	strb	r2, [r3, #14]
 8009304:	e00e      	b.n	8009324 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009306:	7bbb      	ldrb	r3, [r7, #14]
 8009308:	4619      	mov	r1, r3
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f001 f8ac 	bl	800a468 <USBD_LL_IsStallEP>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d003      	beq.n	800931e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	2201      	movs	r2, #1
 800931a:	739a      	strb	r2, [r3, #14]
 800931c:	e002      	b.n	8009324 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2200      	movs	r2, #0
 8009322:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	330e      	adds	r3, #14
 8009328:	2202      	movs	r2, #2
 800932a:	4619      	mov	r1, r3
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fbdd 	bl	8009aec <USBD_CtlSendData>
              break;
 8009332:	e004      	b.n	800933e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fb5b 	bl	80099f2 <USBD_CtlError>
              break;
 800933c:	bf00      	nop
          }
          break;
 800933e:	e004      	b.n	800934a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009340:	6839      	ldr	r1, [r7, #0]
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fb55 	bl	80099f2 <USBD_CtlError>
          break;
 8009348:	bf00      	nop
      }
      break;
 800934a:	e005      	b.n	8009358 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800934c:	6839      	ldr	r1, [r7, #0]
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 fb4f 	bl	80099f2 <USBD_CtlError>
      break;
 8009354:	e000      	b.n	8009358 <USBD_StdEPReq+0x334>
      break;
 8009356:	bf00      	nop
  }

  return ret;
 8009358:	7bfb      	ldrb	r3, [r7, #15]
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
	...

08009364 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800936e:	2300      	movs	r3, #0
 8009370:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009372:	2300      	movs	r3, #0
 8009374:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009376:	2300      	movs	r3, #0
 8009378:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	885b      	ldrh	r3, [r3, #2]
 800937e:	0a1b      	lsrs	r3, r3, #8
 8009380:	b29b      	uxth	r3, r3
 8009382:	3b01      	subs	r3, #1
 8009384:	2b06      	cmp	r3, #6
 8009386:	f200 8128 	bhi.w	80095da <USBD_GetDescriptor+0x276>
 800938a:	a201      	add	r2, pc, #4	@ (adr r2, 8009390 <USBD_GetDescriptor+0x2c>)
 800938c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009390:	080093ad 	.word	0x080093ad
 8009394:	080093c5 	.word	0x080093c5
 8009398:	08009405 	.word	0x08009405
 800939c:	080095db 	.word	0x080095db
 80093a0:	080095db 	.word	0x080095db
 80093a4:	0800957b 	.word	0x0800957b
 80093a8:	080095a7 	.word	0x080095a7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	7c12      	ldrb	r2, [r2, #16]
 80093b8:	f107 0108 	add.w	r1, r7, #8
 80093bc:	4610      	mov	r0, r2
 80093be:	4798      	blx	r3
 80093c0:	60f8      	str	r0, [r7, #12]
      break;
 80093c2:	e112      	b.n	80095ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	7c1b      	ldrb	r3, [r3, #16]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d10d      	bne.n	80093e8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d4:	f107 0208 	add.w	r2, r7, #8
 80093d8:	4610      	mov	r0, r2
 80093da:	4798      	blx	r3
 80093dc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	3301      	adds	r3, #1
 80093e2:	2202      	movs	r2, #2
 80093e4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80093e6:	e100      	b.n	80095ea <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f0:	f107 0208 	add.w	r2, r7, #8
 80093f4:	4610      	mov	r0, r2
 80093f6:	4798      	blx	r3
 80093f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	3301      	adds	r3, #1
 80093fe:	2202      	movs	r2, #2
 8009400:	701a      	strb	r2, [r3, #0]
      break;
 8009402:	e0f2      	b.n	80095ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	885b      	ldrh	r3, [r3, #2]
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b05      	cmp	r3, #5
 800940c:	f200 80ac 	bhi.w	8009568 <USBD_GetDescriptor+0x204>
 8009410:	a201      	add	r2, pc, #4	@ (adr r2, 8009418 <USBD_GetDescriptor+0xb4>)
 8009412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009416:	bf00      	nop
 8009418:	08009431 	.word	0x08009431
 800941c:	08009465 	.word	0x08009465
 8009420:	08009499 	.word	0x08009499
 8009424:	080094cd 	.word	0x080094cd
 8009428:	08009501 	.word	0x08009501
 800942c:	08009535 	.word	0x08009535
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00b      	beq.n	8009454 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009442:	685b      	ldr	r3, [r3, #4]
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	7c12      	ldrb	r2, [r2, #16]
 8009448:	f107 0108 	add.w	r1, r7, #8
 800944c:	4610      	mov	r0, r2
 800944e:	4798      	blx	r3
 8009450:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009452:	e091      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009454:	6839      	ldr	r1, [r7, #0]
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 facb 	bl	80099f2 <USBD_CtlError>
            err++;
 800945c:	7afb      	ldrb	r3, [r7, #11]
 800945e:	3301      	adds	r3, #1
 8009460:	72fb      	strb	r3, [r7, #11]
          break;
 8009462:	e089      	b.n	8009578 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00b      	beq.n	8009488 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	687a      	ldr	r2, [r7, #4]
 800947a:	7c12      	ldrb	r2, [r2, #16]
 800947c:	f107 0108 	add.w	r1, r7, #8
 8009480:	4610      	mov	r0, r2
 8009482:	4798      	blx	r3
 8009484:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009486:	e077      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009488:	6839      	ldr	r1, [r7, #0]
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fab1 	bl	80099f2 <USBD_CtlError>
            err++;
 8009490:	7afb      	ldrb	r3, [r7, #11]
 8009492:	3301      	adds	r3, #1
 8009494:	72fb      	strb	r3, [r7, #11]
          break;
 8009496:	e06f      	b.n	8009578 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00b      	beq.n	80094bc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	7c12      	ldrb	r2, [r2, #16]
 80094b0:	f107 0108 	add.w	r1, r7, #8
 80094b4:	4610      	mov	r0, r2
 80094b6:	4798      	blx	r3
 80094b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094ba:	e05d      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fa97 	bl	80099f2 <USBD_CtlError>
            err++;
 80094c4:	7afb      	ldrb	r3, [r7, #11]
 80094c6:	3301      	adds	r3, #1
 80094c8:	72fb      	strb	r3, [r7, #11]
          break;
 80094ca:	e055      	b.n	8009578 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00b      	beq.n	80094f0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	7c12      	ldrb	r2, [r2, #16]
 80094e4:	f107 0108 	add.w	r1, r7, #8
 80094e8:	4610      	mov	r0, r2
 80094ea:	4798      	blx	r3
 80094ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094ee:	e043      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80094f0:	6839      	ldr	r1, [r7, #0]
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fa7d 	bl	80099f2 <USBD_CtlError>
            err++;
 80094f8:	7afb      	ldrb	r3, [r7, #11]
 80094fa:	3301      	adds	r3, #1
 80094fc:	72fb      	strb	r3, [r7, #11]
          break;
 80094fe:	e03b      	b.n	8009578 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009506:	695b      	ldr	r3, [r3, #20]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d00b      	beq.n	8009524 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009512:	695b      	ldr	r3, [r3, #20]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	7c12      	ldrb	r2, [r2, #16]
 8009518:	f107 0108 	add.w	r1, r7, #8
 800951c:	4610      	mov	r0, r2
 800951e:	4798      	blx	r3
 8009520:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009522:	e029      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fa63 	bl	80099f2 <USBD_CtlError>
            err++;
 800952c:	7afb      	ldrb	r3, [r7, #11]
 800952e:	3301      	adds	r3, #1
 8009530:	72fb      	strb	r3, [r7, #11]
          break;
 8009532:	e021      	b.n	8009578 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800953a:	699b      	ldr	r3, [r3, #24]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00b      	beq.n	8009558 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	7c12      	ldrb	r2, [r2, #16]
 800954c:	f107 0108 	add.w	r1, r7, #8
 8009550:	4610      	mov	r0, r2
 8009552:	4798      	blx	r3
 8009554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009556:	e00f      	b.n	8009578 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 fa49 	bl	80099f2 <USBD_CtlError>
            err++;
 8009560:	7afb      	ldrb	r3, [r7, #11]
 8009562:	3301      	adds	r3, #1
 8009564:	72fb      	strb	r3, [r7, #11]
          break;
 8009566:	e007      	b.n	8009578 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009568:	6839      	ldr	r1, [r7, #0]
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 fa41 	bl	80099f2 <USBD_CtlError>
          err++;
 8009570:	7afb      	ldrb	r3, [r7, #11]
 8009572:	3301      	adds	r3, #1
 8009574:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009576:	bf00      	nop
      }
      break;
 8009578:	e037      	b.n	80095ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	7c1b      	ldrb	r3, [r3, #16]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d109      	bne.n	8009596 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800958a:	f107 0208 	add.w	r2, r7, #8
 800958e:	4610      	mov	r0, r2
 8009590:	4798      	blx	r3
 8009592:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009594:	e029      	b.n	80095ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009596:	6839      	ldr	r1, [r7, #0]
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 fa2a 	bl	80099f2 <USBD_CtlError>
        err++;
 800959e:	7afb      	ldrb	r3, [r7, #11]
 80095a0:	3301      	adds	r3, #1
 80095a2:	72fb      	strb	r3, [r7, #11]
      break;
 80095a4:	e021      	b.n	80095ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	7c1b      	ldrb	r3, [r3, #16]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10d      	bne.n	80095ca <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b6:	f107 0208 	add.w	r2, r7, #8
 80095ba:	4610      	mov	r0, r2
 80095bc:	4798      	blx	r3
 80095be:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	3301      	adds	r3, #1
 80095c4:	2207      	movs	r2, #7
 80095c6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095c8:	e00f      	b.n	80095ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80095ca:	6839      	ldr	r1, [r7, #0]
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fa10 	bl	80099f2 <USBD_CtlError>
        err++;
 80095d2:	7afb      	ldrb	r3, [r7, #11]
 80095d4:	3301      	adds	r3, #1
 80095d6:	72fb      	strb	r3, [r7, #11]
      break;
 80095d8:	e007      	b.n	80095ea <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80095da:	6839      	ldr	r1, [r7, #0]
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fa08 	bl	80099f2 <USBD_CtlError>
      err++;
 80095e2:	7afb      	ldrb	r3, [r7, #11]
 80095e4:	3301      	adds	r3, #1
 80095e6:	72fb      	strb	r3, [r7, #11]
      break;
 80095e8:	bf00      	nop
  }

  if (err != 0U)
 80095ea:	7afb      	ldrb	r3, [r7, #11]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d11e      	bne.n	800962e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	88db      	ldrh	r3, [r3, #6]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d016      	beq.n	8009626 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80095f8:	893b      	ldrh	r3, [r7, #8]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00e      	beq.n	800961c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	88da      	ldrh	r2, [r3, #6]
 8009602:	893b      	ldrh	r3, [r7, #8]
 8009604:	4293      	cmp	r3, r2
 8009606:	bf28      	it	cs
 8009608:	4613      	movcs	r3, r2
 800960a:	b29b      	uxth	r3, r3
 800960c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800960e:	893b      	ldrh	r3, [r7, #8]
 8009610:	461a      	mov	r2, r3
 8009612:	68f9      	ldr	r1, [r7, #12]
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 fa69 	bl	8009aec <USBD_CtlSendData>
 800961a:	e009      	b.n	8009630 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800961c:	6839      	ldr	r1, [r7, #0]
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f000 f9e7 	bl	80099f2 <USBD_CtlError>
 8009624:	e004      	b.n	8009630 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 fac1 	bl	8009bae <USBD_CtlSendStatus>
 800962c:	e000      	b.n	8009630 <USBD_GetDescriptor+0x2cc>
    return;
 800962e:	bf00      	nop
  }
}
 8009630:	3710      	adds	r7, #16
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop

08009638 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b084      	sub	sp, #16
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	889b      	ldrh	r3, [r3, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d131      	bne.n	80096ae <USBD_SetAddress+0x76>
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	88db      	ldrh	r3, [r3, #6]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d12d      	bne.n	80096ae <USBD_SetAddress+0x76>
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	885b      	ldrh	r3, [r3, #2]
 8009656:	2b7f      	cmp	r3, #127	@ 0x7f
 8009658:	d829      	bhi.n	80096ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	885b      	ldrh	r3, [r3, #2]
 800965e:	b2db      	uxtb	r3, r3
 8009660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009664:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800966c:	b2db      	uxtb	r3, r3
 800966e:	2b03      	cmp	r3, #3
 8009670:	d104      	bne.n	800967c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009672:	6839      	ldr	r1, [r7, #0]
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 f9bc 	bl	80099f2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800967a:	e01d      	b.n	80096b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	7bfa      	ldrb	r2, [r7, #15]
 8009680:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009684:	7bfb      	ldrb	r3, [r7, #15]
 8009686:	4619      	mov	r1, r3
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 ff19 	bl	800a4c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f000 fa8d 	bl	8009bae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009694:	7bfb      	ldrb	r3, [r7, #15]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d004      	beq.n	80096a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2202      	movs	r2, #2
 800969e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096a2:	e009      	b.n	80096b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096ac:	e004      	b.n	80096b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80096ae:	6839      	ldr	r1, [r7, #0]
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 f99e 	bl	80099f2 <USBD_CtlError>
  }
}
 80096b6:	bf00      	nop
 80096b8:	bf00      	nop
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096ca:	2300      	movs	r3, #0
 80096cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	885b      	ldrh	r3, [r3, #2]
 80096d2:	b2da      	uxtb	r2, r3
 80096d4:	4b4e      	ldr	r3, [pc, #312]	@ (8009810 <USBD_SetConfig+0x150>)
 80096d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80096d8:	4b4d      	ldr	r3, [pc, #308]	@ (8009810 <USBD_SetConfig+0x150>)
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d905      	bls.n	80096ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80096e0:	6839      	ldr	r1, [r7, #0]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f985 	bl	80099f2 <USBD_CtlError>
    return USBD_FAIL;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e08c      	b.n	8009806 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d002      	beq.n	80096fe <USBD_SetConfig+0x3e>
 80096f8:	2b03      	cmp	r3, #3
 80096fa:	d029      	beq.n	8009750 <USBD_SetConfig+0x90>
 80096fc:	e075      	b.n	80097ea <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80096fe:	4b44      	ldr	r3, [pc, #272]	@ (8009810 <USBD_SetConfig+0x150>)
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d020      	beq.n	8009748 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009706:	4b42      	ldr	r3, [pc, #264]	@ (8009810 <USBD_SetConfig+0x150>)
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	461a      	mov	r2, r3
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009710:	4b3f      	ldr	r3, [pc, #252]	@ (8009810 <USBD_SetConfig+0x150>)
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	4619      	mov	r1, r3
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f7fe ffcf 	bl	80086ba <USBD_SetClassConfig>
 800971c:	4603      	mov	r3, r0
 800971e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009720:	7bfb      	ldrb	r3, [r7, #15]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d008      	beq.n	8009738 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 f962 	bl	80099f2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2202      	movs	r2, #2
 8009732:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009736:	e065      	b.n	8009804 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 fa38 	bl	8009bae <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2203      	movs	r2, #3
 8009742:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009746:	e05d      	b.n	8009804 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 fa30 	bl	8009bae <USBD_CtlSendStatus>
      break;
 800974e:	e059      	b.n	8009804 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009750:	4b2f      	ldr	r3, [pc, #188]	@ (8009810 <USBD_SetConfig+0x150>)
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d112      	bne.n	800977e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2202      	movs	r2, #2
 800975c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009760:	4b2b      	ldr	r3, [pc, #172]	@ (8009810 <USBD_SetConfig+0x150>)
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	461a      	mov	r2, r3
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800976a:	4b29      	ldr	r3, [pc, #164]	@ (8009810 <USBD_SetConfig+0x150>)
 800976c:	781b      	ldrb	r3, [r3, #0]
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f7fe ffbe 	bl	80086f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 fa19 	bl	8009bae <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800977c:	e042      	b.n	8009804 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800977e:	4b24      	ldr	r3, [pc, #144]	@ (8009810 <USBD_SetConfig+0x150>)
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	429a      	cmp	r2, r3
 800978a:	d02a      	beq.n	80097e2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	b2db      	uxtb	r3, r3
 8009792:	4619      	mov	r1, r3
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f7fe ffac 	bl	80086f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800979a:	4b1d      	ldr	r3, [pc, #116]	@ (8009810 <USBD_SetConfig+0x150>)
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	461a      	mov	r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80097a4:	4b1a      	ldr	r3, [pc, #104]	@ (8009810 <USBD_SetConfig+0x150>)
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	4619      	mov	r1, r3
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7fe ff85 	bl	80086ba <USBD_SetClassConfig>
 80097b0:	4603      	mov	r3, r0
 80097b2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80097b4:	7bfb      	ldrb	r3, [r7, #15]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00f      	beq.n	80097da <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 f918 	bl	80099f2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	4619      	mov	r1, r3
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f7fe ff91 	bl	80086f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80097d8:	e014      	b.n	8009804 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f9e7 	bl	8009bae <USBD_CtlSendStatus>
      break;
 80097e0:	e010      	b.n	8009804 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 f9e3 	bl	8009bae <USBD_CtlSendStatus>
      break;
 80097e8:	e00c      	b.n	8009804 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80097ea:	6839      	ldr	r1, [r7, #0]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 f900 	bl	80099f2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80097f2:	4b07      	ldr	r3, [pc, #28]	@ (8009810 <USBD_SetConfig+0x150>)
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	4619      	mov	r1, r3
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f7fe ff7a 	bl	80086f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80097fe:	2303      	movs	r3, #3
 8009800:	73fb      	strb	r3, [r7, #15]
      break;
 8009802:	bf00      	nop
  }

  return ret;
 8009804:	7bfb      	ldrb	r3, [r7, #15]
}
 8009806:	4618      	mov	r0, r3
 8009808:	3710      	adds	r7, #16
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	20000a78 	.word	0x20000a78

08009814 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	88db      	ldrh	r3, [r3, #6]
 8009822:	2b01      	cmp	r3, #1
 8009824:	d004      	beq.n	8009830 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009826:	6839      	ldr	r1, [r7, #0]
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f000 f8e2 	bl	80099f2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800982e:	e023      	b.n	8009878 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009836:	b2db      	uxtb	r3, r3
 8009838:	2b02      	cmp	r3, #2
 800983a:	dc02      	bgt.n	8009842 <USBD_GetConfig+0x2e>
 800983c:	2b00      	cmp	r3, #0
 800983e:	dc03      	bgt.n	8009848 <USBD_GetConfig+0x34>
 8009840:	e015      	b.n	800986e <USBD_GetConfig+0x5a>
 8009842:	2b03      	cmp	r3, #3
 8009844:	d00b      	beq.n	800985e <USBD_GetConfig+0x4a>
 8009846:	e012      	b.n	800986e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	3308      	adds	r3, #8
 8009852:	2201      	movs	r2, #1
 8009854:	4619      	mov	r1, r3
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f948 	bl	8009aec <USBD_CtlSendData>
        break;
 800985c:	e00c      	b.n	8009878 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	3304      	adds	r3, #4
 8009862:	2201      	movs	r2, #1
 8009864:	4619      	mov	r1, r3
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 f940 	bl	8009aec <USBD_CtlSendData>
        break;
 800986c:	e004      	b.n	8009878 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800986e:	6839      	ldr	r1, [r7, #0]
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 f8be 	bl	80099f2 <USBD_CtlError>
        break;
 8009876:	bf00      	nop
}
 8009878:	bf00      	nop
 800987a:	3708      	adds	r7, #8
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009890:	b2db      	uxtb	r3, r3
 8009892:	3b01      	subs	r3, #1
 8009894:	2b02      	cmp	r3, #2
 8009896:	d81e      	bhi.n	80098d6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	88db      	ldrh	r3, [r3, #6]
 800989c:	2b02      	cmp	r3, #2
 800989e:	d004      	beq.n	80098aa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80098a0:	6839      	ldr	r1, [r7, #0]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 f8a5 	bl	80099f2 <USBD_CtlError>
        break;
 80098a8:	e01a      	b.n	80098e0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2201      	movs	r2, #1
 80098ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d005      	beq.n	80098c6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	68db      	ldr	r3, [r3, #12]
 80098be:	f043 0202 	orr.w	r2, r3, #2
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	330c      	adds	r3, #12
 80098ca:	2202      	movs	r2, #2
 80098cc:	4619      	mov	r1, r3
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 f90c 	bl	8009aec <USBD_CtlSendData>
      break;
 80098d4:	e004      	b.n	80098e0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80098d6:	6839      	ldr	r1, [r7, #0]
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 f88a 	bl	80099f2 <USBD_CtlError>
      break;
 80098de:	bf00      	nop
  }
}
 80098e0:	bf00      	nop
 80098e2:	3708      	adds	r7, #8
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	885b      	ldrh	r3, [r3, #2]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d107      	bne.n	800990a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2201      	movs	r2, #1
 80098fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 f953 	bl	8009bae <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009908:	e013      	b.n	8009932 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	885b      	ldrh	r3, [r3, #2]
 800990e:	2b02      	cmp	r3, #2
 8009910:	d10b      	bne.n	800992a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	889b      	ldrh	r3, [r3, #4]
 8009916:	0a1b      	lsrs	r3, r3, #8
 8009918:	b29b      	uxth	r3, r3
 800991a:	b2da      	uxtb	r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f943 	bl	8009bae <USBD_CtlSendStatus>
}
 8009928:	e003      	b.n	8009932 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800992a:	6839      	ldr	r1, [r7, #0]
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 f860 	bl	80099f2 <USBD_CtlError>
}
 8009932:	bf00      	nop
 8009934:	3708      	adds	r7, #8
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b082      	sub	sp, #8
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800994a:	b2db      	uxtb	r3, r3
 800994c:	3b01      	subs	r3, #1
 800994e:	2b02      	cmp	r3, #2
 8009950:	d80b      	bhi.n	800996a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	885b      	ldrh	r3, [r3, #2]
 8009956:	2b01      	cmp	r3, #1
 8009958:	d10c      	bne.n	8009974 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f923 	bl	8009bae <USBD_CtlSendStatus>
      }
      break;
 8009968:	e004      	b.n	8009974 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800996a:	6839      	ldr	r1, [r7, #0]
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 f840 	bl	80099f2 <USBD_CtlError>
      break;
 8009972:	e000      	b.n	8009976 <USBD_ClrFeature+0x3c>
      break;
 8009974:	bf00      	nop
  }
}
 8009976:	bf00      	nop
 8009978:	3708      	adds	r7, #8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b084      	sub	sp, #16
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
 8009986:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	781a      	ldrb	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	3301      	adds	r3, #1
 8009998:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	781a      	ldrb	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	3301      	adds	r3, #1
 80099a6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80099a8:	68f8      	ldr	r0, [r7, #12]
 80099aa:	f7ff fa3f 	bl	8008e2c <SWAPBYTE>
 80099ae:	4603      	mov	r3, r0
 80099b0:	461a      	mov	r2, r3
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	3301      	adds	r3, #1
 80099ba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	3301      	adds	r3, #1
 80099c0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80099c2:	68f8      	ldr	r0, [r7, #12]
 80099c4:	f7ff fa32 	bl	8008e2c <SWAPBYTE>
 80099c8:	4603      	mov	r3, r0
 80099ca:	461a      	mov	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	3301      	adds	r3, #1
 80099d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	3301      	adds	r3, #1
 80099da:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f7ff fa25 	bl	8008e2c <SWAPBYTE>
 80099e2:	4603      	mov	r3, r0
 80099e4:	461a      	mov	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	80da      	strh	r2, [r3, #6]
}
 80099ea:	bf00      	nop
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b082      	sub	sp, #8
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
 80099fa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80099fc:	2180      	movs	r1, #128	@ 0x80
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fcf4 	bl	800a3ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009a04:	2100      	movs	r1, #0
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fcf0 	bl	800a3ec <USBD_LL_StallEP>
}
 8009a0c:	bf00      	nop
 8009a0e:	3708      	adds	r7, #8
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009a20:	2300      	movs	r3, #0
 8009a22:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d042      	beq.n	8009ab0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009a2e:	6938      	ldr	r0, [r7, #16]
 8009a30:	f000 f842 	bl	8009ab8 <USBD_GetLen>
 8009a34:	4603      	mov	r3, r0
 8009a36:	3301      	adds	r3, #1
 8009a38:	005b      	lsls	r3, r3, #1
 8009a3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a3e:	d808      	bhi.n	8009a52 <USBD_GetString+0x3e>
 8009a40:	6938      	ldr	r0, [r7, #16]
 8009a42:	f000 f839 	bl	8009ab8 <USBD_GetLen>
 8009a46:	4603      	mov	r3, r0
 8009a48:	3301      	adds	r3, #1
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	005b      	lsls	r3, r3, #1
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	e001      	b.n	8009a56 <USBD_GetString+0x42>
 8009a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a5a:	7dfb      	ldrb	r3, [r7, #23]
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	4413      	add	r3, r2
 8009a60:	687a      	ldr	r2, [r7, #4]
 8009a62:	7812      	ldrb	r2, [r2, #0]
 8009a64:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a66:	7dfb      	ldrb	r3, [r7, #23]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a6c:	7dfb      	ldrb	r3, [r7, #23]
 8009a6e:	68ba      	ldr	r2, [r7, #8]
 8009a70:	4413      	add	r3, r2
 8009a72:	2203      	movs	r2, #3
 8009a74:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009a7c:	e013      	b.n	8009aa6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009a7e:	7dfb      	ldrb	r3, [r7, #23]
 8009a80:	68ba      	ldr	r2, [r7, #8]
 8009a82:	4413      	add	r3, r2
 8009a84:	693a      	ldr	r2, [r7, #16]
 8009a86:	7812      	ldrb	r2, [r2, #0]
 8009a88:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	613b      	str	r3, [r7, #16]
    idx++;
 8009a90:	7dfb      	ldrb	r3, [r7, #23]
 8009a92:	3301      	adds	r3, #1
 8009a94:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009a96:	7dfb      	ldrb	r3, [r7, #23]
 8009a98:	68ba      	ldr	r2, [r7, #8]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009aa0:	7dfb      	ldrb	r3, [r7, #23]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1e7      	bne.n	8009a7e <USBD_GetString+0x6a>
 8009aae:	e000      	b.n	8009ab2 <USBD_GetString+0x9e>
    return;
 8009ab0:	bf00      	nop
  }
}
 8009ab2:	3718      	adds	r7, #24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}

08009ab8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b085      	sub	sp, #20
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009ac8:	e005      	b.n	8009ad6 <USBD_GetLen+0x1e>
  {
    len++;
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
 8009acc:	3301      	adds	r3, #1
 8009ace:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1f5      	bne.n	8009aca <USBD_GetLen+0x12>
  }

  return len;
 8009ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3714      	adds	r7, #20
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2202      	movs	r2, #2
 8009afc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	2100      	movs	r1, #0
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f000 fcf0 	bl	800a4fe <USBD_LL_Transmit>

  return USBD_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	2100      	movs	r1, #0
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f000 fcdf 	bl	800a4fe <USBD_LL_Transmit>

  return USBD_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b084      	sub	sp, #16
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	60f8      	str	r0, [r7, #12]
 8009b52:	60b9      	str	r1, [r7, #8]
 8009b54:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2203      	movs	r2, #3
 8009b5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	2100      	movs	r1, #0
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 fcdf 	bl	800a540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	68f8      	ldr	r0, [r7, #12]
 8009ba0:	f000 fcce 	bl	800a540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b082      	sub	sp, #8
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2204      	movs	r2, #4
 8009bba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f000 fc9a 	bl	800a4fe <USBD_LL_Transmit>

  return USBD_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2205      	movs	r2, #5
 8009be0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009be4:	2300      	movs	r3, #0
 8009be6:	2200      	movs	r2, #0
 8009be8:	2100      	movs	r1, #0
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fca8 	bl	800a540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
	...

08009bfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009c00:	2200      	movs	r2, #0
 8009c02:	4912      	ldr	r1, [pc, #72]	@ (8009c4c <MX_USB_DEVICE_Init+0x50>)
 8009c04:	4812      	ldr	r0, [pc, #72]	@ (8009c50 <MX_USB_DEVICE_Init+0x54>)
 8009c06:	f7fe fcdb 	bl	80085c0 <USBD_Init>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d001      	beq.n	8009c14 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009c10:	f7f7 fa42 	bl	8001098 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009c14:	490f      	ldr	r1, [pc, #60]	@ (8009c54 <MX_USB_DEVICE_Init+0x58>)
 8009c16:	480e      	ldr	r0, [pc, #56]	@ (8009c50 <MX_USB_DEVICE_Init+0x54>)
 8009c18:	f7fe fd02 	bl	8008620 <USBD_RegisterClass>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d001      	beq.n	8009c26 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009c22:	f7f7 fa39 	bl	8001098 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009c26:	490c      	ldr	r1, [pc, #48]	@ (8009c58 <MX_USB_DEVICE_Init+0x5c>)
 8009c28:	4809      	ldr	r0, [pc, #36]	@ (8009c50 <MX_USB_DEVICE_Init+0x54>)
 8009c2a:	f7fe fbf9 	bl	8008420 <USBD_CDC_RegisterInterface>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d001      	beq.n	8009c38 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009c34:	f7f7 fa30 	bl	8001098 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009c38:	4805      	ldr	r0, [pc, #20]	@ (8009c50 <MX_USB_DEVICE_Init+0x54>)
 8009c3a:	f7fe fd27 	bl	800868c <USBD_Start>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d001      	beq.n	8009c48 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009c44:	f7f7 fa28 	bl	8001098 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009c48:	bf00      	nop
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	200000ac 	.word	0x200000ac
 8009c50:	20000a7c 	.word	0x20000a7c
 8009c54:	20000018 	.word	0x20000018
 8009c58:	20000098 	.word	0x20000098

08009c5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009c60:	2200      	movs	r2, #0
 8009c62:	4905      	ldr	r1, [pc, #20]	@ (8009c78 <CDC_Init_FS+0x1c>)
 8009c64:	4805      	ldr	r0, [pc, #20]	@ (8009c7c <CDC_Init_FS+0x20>)
 8009c66:	f7fe fbf5 	bl	8008454 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009c6a:	4905      	ldr	r1, [pc, #20]	@ (8009c80 <CDC_Init_FS+0x24>)
 8009c6c:	4803      	ldr	r0, [pc, #12]	@ (8009c7c <CDC_Init_FS+0x20>)
 8009c6e:	f7fe fc13 	bl	8008498 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009c72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	20001558 	.word	0x20001558
 8009c7c:	20000a7c 	.word	0x20000a7c
 8009c80:	20000d58 	.word	0x20000d58

08009c84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009c84:	b480      	push	{r7}
 8009c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009c88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b083      	sub	sp, #12
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	6039      	str	r1, [r7, #0]
 8009c9e:	71fb      	strb	r3, [r7, #7]
 8009ca0:	4613      	mov	r3, r2
 8009ca2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009ca4:	79fb      	ldrb	r3, [r7, #7]
 8009ca6:	2b23      	cmp	r3, #35	@ 0x23
 8009ca8:	d84a      	bhi.n	8009d40 <CDC_Control_FS+0xac>
 8009caa:	a201      	add	r2, pc, #4	@ (adr r2, 8009cb0 <CDC_Control_FS+0x1c>)
 8009cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb0:	08009d41 	.word	0x08009d41
 8009cb4:	08009d41 	.word	0x08009d41
 8009cb8:	08009d41 	.word	0x08009d41
 8009cbc:	08009d41 	.word	0x08009d41
 8009cc0:	08009d41 	.word	0x08009d41
 8009cc4:	08009d41 	.word	0x08009d41
 8009cc8:	08009d41 	.word	0x08009d41
 8009ccc:	08009d41 	.word	0x08009d41
 8009cd0:	08009d41 	.word	0x08009d41
 8009cd4:	08009d41 	.word	0x08009d41
 8009cd8:	08009d41 	.word	0x08009d41
 8009cdc:	08009d41 	.word	0x08009d41
 8009ce0:	08009d41 	.word	0x08009d41
 8009ce4:	08009d41 	.word	0x08009d41
 8009ce8:	08009d41 	.word	0x08009d41
 8009cec:	08009d41 	.word	0x08009d41
 8009cf0:	08009d41 	.word	0x08009d41
 8009cf4:	08009d41 	.word	0x08009d41
 8009cf8:	08009d41 	.word	0x08009d41
 8009cfc:	08009d41 	.word	0x08009d41
 8009d00:	08009d41 	.word	0x08009d41
 8009d04:	08009d41 	.word	0x08009d41
 8009d08:	08009d41 	.word	0x08009d41
 8009d0c:	08009d41 	.word	0x08009d41
 8009d10:	08009d41 	.word	0x08009d41
 8009d14:	08009d41 	.word	0x08009d41
 8009d18:	08009d41 	.word	0x08009d41
 8009d1c:	08009d41 	.word	0x08009d41
 8009d20:	08009d41 	.word	0x08009d41
 8009d24:	08009d41 	.word	0x08009d41
 8009d28:	08009d41 	.word	0x08009d41
 8009d2c:	08009d41 	.word	0x08009d41
 8009d30:	08009d41 	.word	0x08009d41
 8009d34:	08009d41 	.word	0x08009d41
 8009d38:	08009d41 	.word	0x08009d41
 8009d3c:	08009d41 	.word	0x08009d41
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009d40:	bf00      	nop
  }

  return (USBD_OK);
 8009d42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009d5a:	6879      	ldr	r1, [r7, #4]
 8009d5c:	4805      	ldr	r0, [pc, #20]	@ (8009d74 <CDC_Receive_FS+0x24>)
 8009d5e:	f7fe fb9b 	bl	8008498 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009d62:	4804      	ldr	r0, [pc, #16]	@ (8009d74 <CDC_Receive_FS+0x24>)
 8009d64:	f7fe fbf6 	bl	8008554 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009d68:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3708      	adds	r7, #8
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	20000a7c 	.word	0x20000a7c

08009d78 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	460b      	mov	r3, r1
 8009d82:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009d84:	2300      	movs	r3, #0
 8009d86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009d88:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc0 <CDC_Transmit_FS+0x48>)
 8009d8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d8e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d001      	beq.n	8009d9e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e00b      	b.n	8009db6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009d9e:	887b      	ldrh	r3, [r7, #2]
 8009da0:	461a      	mov	r2, r3
 8009da2:	6879      	ldr	r1, [r7, #4]
 8009da4:	4806      	ldr	r0, [pc, #24]	@ (8009dc0 <CDC_Transmit_FS+0x48>)
 8009da6:	f7fe fb55 	bl	8008454 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009daa:	4805      	ldr	r0, [pc, #20]	@ (8009dc0 <CDC_Transmit_FS+0x48>)
 8009dac:	f7fe fb92 	bl	80084d4 <USBD_CDC_TransmitPacket>
 8009db0:	4603      	mov	r3, r0
 8009db2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3710      	adds	r7, #16
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	20000a7c 	.word	0x20000a7c

08009dc4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b087      	sub	sp, #28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009dd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	371c      	adds	r7, #28
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr
	...

08009de8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	4603      	mov	r3, r0
 8009df0:	6039      	str	r1, [r7, #0]
 8009df2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	2212      	movs	r2, #18
 8009df8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009dfa:	4b03      	ldr	r3, [pc, #12]	@ (8009e08 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr
 8009e08:	200000c8 	.word	0x200000c8

08009e0c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b083      	sub	sp, #12
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	6039      	str	r1, [r7, #0]
 8009e16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	2204      	movs	r2, #4
 8009e1c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009e1e:	4b03      	ldr	r3, [pc, #12]	@ (8009e2c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	200000dc 	.word	0x200000dc

08009e30 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	4603      	mov	r3, r0
 8009e38:	6039      	str	r1, [r7, #0]
 8009e3a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e3c:	79fb      	ldrb	r3, [r7, #7]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d105      	bne.n	8009e4e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e42:	683a      	ldr	r2, [r7, #0]
 8009e44:	4907      	ldr	r1, [pc, #28]	@ (8009e64 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e46:	4808      	ldr	r0, [pc, #32]	@ (8009e68 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e48:	f7ff fde4 	bl	8009a14 <USBD_GetString>
 8009e4c:	e004      	b.n	8009e58 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e4e:	683a      	ldr	r2, [r7, #0]
 8009e50:	4904      	ldr	r1, [pc, #16]	@ (8009e64 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e52:	4805      	ldr	r0, [pc, #20]	@ (8009e68 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e54:	f7ff fdde 	bl	8009a14 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e58:	4b02      	ldr	r3, [pc, #8]	@ (8009e64 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	20001d58 	.word	0x20001d58
 8009e68:	0800b480 	.word	0x0800b480

08009e6c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b082      	sub	sp, #8
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	4603      	mov	r3, r0
 8009e74:	6039      	str	r1, [r7, #0]
 8009e76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009e78:	683a      	ldr	r2, [r7, #0]
 8009e7a:	4904      	ldr	r1, [pc, #16]	@ (8009e8c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009e7c:	4804      	ldr	r0, [pc, #16]	@ (8009e90 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009e7e:	f7ff fdc9 	bl	8009a14 <USBD_GetString>
  return USBD_StrDesc;
 8009e82:	4b02      	ldr	r3, [pc, #8]	@ (8009e8c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	20001d58 	.word	0x20001d58
 8009e90:	0800b498 	.word	0x0800b498

08009e94 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	6039      	str	r1, [r7, #0]
 8009e9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	221a      	movs	r2, #26
 8009ea4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009ea6:	f000 f843 	bl	8009f30 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009eaa:	4b02      	ldr	r3, [pc, #8]	@ (8009eb4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3708      	adds	r7, #8
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}
 8009eb4:	200000e0 	.word	0x200000e0

08009eb8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b082      	sub	sp, #8
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	6039      	str	r1, [r7, #0]
 8009ec2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009ec4:	79fb      	ldrb	r3, [r7, #7]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d105      	bne.n	8009ed6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009eca:	683a      	ldr	r2, [r7, #0]
 8009ecc:	4907      	ldr	r1, [pc, #28]	@ (8009eec <USBD_FS_ConfigStrDescriptor+0x34>)
 8009ece:	4808      	ldr	r0, [pc, #32]	@ (8009ef0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009ed0:	f7ff fda0 	bl	8009a14 <USBD_GetString>
 8009ed4:	e004      	b.n	8009ee0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009ed6:	683a      	ldr	r2, [r7, #0]
 8009ed8:	4904      	ldr	r1, [pc, #16]	@ (8009eec <USBD_FS_ConfigStrDescriptor+0x34>)
 8009eda:	4805      	ldr	r0, [pc, #20]	@ (8009ef0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009edc:	f7ff fd9a 	bl	8009a14 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ee0:	4b02      	ldr	r3, [pc, #8]	@ (8009eec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3708      	adds	r7, #8
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}
 8009eea:	bf00      	nop
 8009eec:	20001d58 	.word	0x20001d58
 8009ef0:	0800b4ac 	.word	0x0800b4ac

08009ef4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b082      	sub	sp, #8
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	4603      	mov	r3, r0
 8009efc:	6039      	str	r1, [r7, #0]
 8009efe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f00:	79fb      	ldrb	r3, [r7, #7]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d105      	bne.n	8009f12 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f06:	683a      	ldr	r2, [r7, #0]
 8009f08:	4907      	ldr	r1, [pc, #28]	@ (8009f28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f0a:	4808      	ldr	r0, [pc, #32]	@ (8009f2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f0c:	f7ff fd82 	bl	8009a14 <USBD_GetString>
 8009f10:	e004      	b.n	8009f1c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f12:	683a      	ldr	r2, [r7, #0]
 8009f14:	4904      	ldr	r1, [pc, #16]	@ (8009f28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f16:	4805      	ldr	r0, [pc, #20]	@ (8009f2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f18:	f7ff fd7c 	bl	8009a14 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f1c:	4b02      	ldr	r3, [pc, #8]	@ (8009f28 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3708      	adds	r7, #8
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	20001d58 	.word	0x20001d58
 8009f2c:	0800b4b8 	.word	0x0800b4b8

08009f30 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009f36:	4b0f      	ldr	r3, [pc, #60]	@ (8009f74 <Get_SerialNum+0x44>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8009f78 <Get_SerialNum+0x48>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009f42:	4b0e      	ldr	r3, [pc, #56]	@ (8009f7c <Get_SerialNum+0x4c>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009f48:	68fa      	ldr	r2, [r7, #12]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d009      	beq.n	8009f6a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009f56:	2208      	movs	r2, #8
 8009f58:	4909      	ldr	r1, [pc, #36]	@ (8009f80 <Get_SerialNum+0x50>)
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 f814 	bl	8009f88 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009f60:	2204      	movs	r2, #4
 8009f62:	4908      	ldr	r1, [pc, #32]	@ (8009f84 <Get_SerialNum+0x54>)
 8009f64:	68b8      	ldr	r0, [r7, #8]
 8009f66:	f000 f80f 	bl	8009f88 <IntToUnicode>
  }
}
 8009f6a:	bf00      	nop
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	1fff7a10 	.word	0x1fff7a10
 8009f78:	1fff7a14 	.word	0x1fff7a14
 8009f7c:	1fff7a18 	.word	0x1fff7a18
 8009f80:	200000e2 	.word	0x200000e2
 8009f84:	200000f2 	.word	0x200000f2

08009f88 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b087      	sub	sp, #28
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	60f8      	str	r0, [r7, #12]
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	4613      	mov	r3, r2
 8009f94:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009f96:	2300      	movs	r3, #0
 8009f98:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	75fb      	strb	r3, [r7, #23]
 8009f9e:	e027      	b.n	8009ff0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	0f1b      	lsrs	r3, r3, #28
 8009fa4:	2b09      	cmp	r3, #9
 8009fa6:	d80b      	bhi.n	8009fc0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	0f1b      	lsrs	r3, r3, #28
 8009fac:	b2da      	uxtb	r2, r3
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
 8009fb0:	005b      	lsls	r3, r3, #1
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	440b      	add	r3, r1
 8009fb8:	3230      	adds	r2, #48	@ 0x30
 8009fba:	b2d2      	uxtb	r2, r2
 8009fbc:	701a      	strb	r2, [r3, #0]
 8009fbe:	e00a      	b.n	8009fd6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	0f1b      	lsrs	r3, r3, #28
 8009fc4:	b2da      	uxtb	r2, r3
 8009fc6:	7dfb      	ldrb	r3, [r7, #23]
 8009fc8:	005b      	lsls	r3, r3, #1
 8009fca:	4619      	mov	r1, r3
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	440b      	add	r3, r1
 8009fd0:	3237      	adds	r2, #55	@ 0x37
 8009fd2:	b2d2      	uxtb	r2, r2
 8009fd4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	011b      	lsls	r3, r3, #4
 8009fda:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009fdc:	7dfb      	ldrb	r3, [r7, #23]
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	68ba      	ldr	r2, [r7, #8]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009fea:	7dfb      	ldrb	r3, [r7, #23]
 8009fec:	3301      	adds	r3, #1
 8009fee:	75fb      	strb	r3, [r7, #23]
 8009ff0:	7dfa      	ldrb	r2, [r7, #23]
 8009ff2:	79fb      	ldrb	r3, [r7, #7]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d3d3      	bcc.n	8009fa0 <IntToUnicode+0x18>
  }
}
 8009ff8:	bf00      	nop
 8009ffa:	bf00      	nop
 8009ffc:	371c      	adds	r7, #28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
	...

0800a008 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b08a      	sub	sp, #40	@ 0x28
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a010:	f107 0314 	add.w	r3, r7, #20
 800a014:	2200      	movs	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	605a      	str	r2, [r3, #4]
 800a01a:	609a      	str	r2, [r3, #8]
 800a01c:	60da      	str	r2, [r3, #12]
 800a01e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a028:	d13a      	bne.n	800a0a0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a02a:	2300      	movs	r3, #0
 800a02c:	613b      	str	r3, [r7, #16]
 800a02e:	4b1e      	ldr	r3, [pc, #120]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a032:	4a1d      	ldr	r2, [pc, #116]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a034:	f043 0301 	orr.w	r3, r3, #1
 800a038:	6313      	str	r3, [r2, #48]	@ 0x30
 800a03a:	4b1b      	ldr	r3, [pc, #108]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a03c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a03e:	f003 0301 	and.w	r3, r3, #1
 800a042:	613b      	str	r3, [r7, #16]
 800a044:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a046:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a04a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a04c:	2302      	movs	r3, #2
 800a04e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a050:	2300      	movs	r3, #0
 800a052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a054:	2303      	movs	r3, #3
 800a056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a058:	230a      	movs	r3, #10
 800a05a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a05c:	f107 0314 	add.w	r3, r7, #20
 800a060:	4619      	mov	r1, r3
 800a062:	4812      	ldr	r0, [pc, #72]	@ (800a0ac <HAL_PCD_MspInit+0xa4>)
 800a064:	f7f8 fd78 	bl	8002b58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a068:	4b0f      	ldr	r3, [pc, #60]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a06a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a06c:	4a0e      	ldr	r2, [pc, #56]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a06e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a072:	6353      	str	r3, [r2, #52]	@ 0x34
 800a074:	2300      	movs	r3, #0
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	4b0b      	ldr	r3, [pc, #44]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a07a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a07c:	4a0a      	ldr	r2, [pc, #40]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a07e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a082:	6453      	str	r3, [r2, #68]	@ 0x44
 800a084:	4b08      	ldr	r3, [pc, #32]	@ (800a0a8 <HAL_PCD_MspInit+0xa0>)
 800a086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a088:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a08c:	60fb      	str	r3, [r7, #12]
 800a08e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a090:	2200      	movs	r2, #0
 800a092:	2100      	movs	r1, #0
 800a094:	2043      	movs	r0, #67	@ 0x43
 800a096:	f7f8 fc96 	bl	80029c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a09a:	2043      	movs	r0, #67	@ 0x43
 800a09c:	f7f8 fcaf 	bl	80029fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a0a0:	bf00      	nop
 800a0a2:	3728      	adds	r7, #40	@ 0x28
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	40023800 	.word	0x40023800
 800a0ac:	40020000 	.word	0x40020000

0800a0b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b082      	sub	sp, #8
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	4610      	mov	r0, r2
 800a0c8:	f7fe fb2d 	bl	8008726 <USBD_LL_SetupStage>
}
 800a0cc:	bf00      	nop
 800a0ce:	3708      	adds	r7, #8
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b082      	sub	sp, #8
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	460b      	mov	r3, r1
 800a0de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a0e6:	78fa      	ldrb	r2, [r7, #3]
 800a0e8:	6879      	ldr	r1, [r7, #4]
 800a0ea:	4613      	mov	r3, r2
 800a0ec:	00db      	lsls	r3, r3, #3
 800a0ee:	4413      	add	r3, r2
 800a0f0:	009b      	lsls	r3, r3, #2
 800a0f2:	440b      	add	r3, r1
 800a0f4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a0f8:	681a      	ldr	r2, [r3, #0]
 800a0fa:	78fb      	ldrb	r3, [r7, #3]
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	f7fe fb67 	bl	80087d0 <USBD_LL_DataOutStage>
}
 800a102:	bf00      	nop
 800a104:	3708      	adds	r7, #8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b082      	sub	sp, #8
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
 800a112:	460b      	mov	r3, r1
 800a114:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a11c:	78fa      	ldrb	r2, [r7, #3]
 800a11e:	6879      	ldr	r1, [r7, #4]
 800a120:	4613      	mov	r3, r2
 800a122:	00db      	lsls	r3, r3, #3
 800a124:	4413      	add	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	440b      	add	r3, r1
 800a12a:	3320      	adds	r3, #32
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	78fb      	ldrb	r3, [r7, #3]
 800a130:	4619      	mov	r1, r3
 800a132:	f7fe fc09 	bl	8008948 <USBD_LL_DataInStage>
}
 800a136:	bf00      	nop
 800a138:	3708      	adds	r7, #8
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}

0800a13e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a13e:	b580      	push	{r7, lr}
 800a140:	b082      	sub	sp, #8
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a14c:	4618      	mov	r0, r3
 800a14e:	f7fe fd4d 	bl	8008bec <USBD_LL_SOF>
}
 800a152:	bf00      	nop
 800a154:	3708      	adds	r7, #8
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}

0800a15a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b084      	sub	sp, #16
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a162:	2301      	movs	r3, #1
 800a164:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	79db      	ldrb	r3, [r3, #7]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d102      	bne.n	800a174 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a16e:	2300      	movs	r3, #0
 800a170:	73fb      	strb	r3, [r7, #15]
 800a172:	e008      	b.n	800a186 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	79db      	ldrb	r3, [r3, #7]
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d102      	bne.n	800a182 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a17c:	2301      	movs	r3, #1
 800a17e:	73fb      	strb	r3, [r7, #15]
 800a180:	e001      	b.n	800a186 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a182:	f7f6 ff89 	bl	8001098 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a18c:	7bfa      	ldrb	r2, [r7, #15]
 800a18e:	4611      	mov	r1, r2
 800a190:	4618      	mov	r0, r3
 800a192:	f7fe fce7 	bl	8008b64 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7fe fc8e 	bl	8008abe <USBD_LL_Reset>
}
 800a1a2:	bf00      	nop
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
	...

0800a1ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fe fce2 	bl	8008b84 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	6812      	ldr	r2, [r2, #0]
 800a1ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a1d2:	f043 0301 	orr.w	r3, r3, #1
 800a1d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	7adb      	ldrb	r3, [r3, #11]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d005      	beq.n	800a1ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a1e0:	4b04      	ldr	r3, [pc, #16]	@ (800a1f4 <HAL_PCD_SuspendCallback+0x48>)
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	4a03      	ldr	r2, [pc, #12]	@ (800a1f4 <HAL_PCD_SuspendCallback+0x48>)
 800a1e6:	f043 0306 	orr.w	r3, r3, #6
 800a1ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a1ec:	bf00      	nop
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}
 800a1f4:	e000ed00 	.word	0xe000ed00

0800a1f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe fcd8 	bl	8008bbc <USBD_LL_Resume>
}
 800a20c:	bf00      	nop
 800a20e:	3708      	adds	r7, #8
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	460b      	mov	r3, r1
 800a21e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a226:	78fa      	ldrb	r2, [r7, #3]
 800a228:	4611      	mov	r1, r2
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7fe fd30 	bl	8008c90 <USBD_LL_IsoOUTIncomplete>
}
 800a230:	bf00      	nop
 800a232:	3708      	adds	r7, #8
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	460b      	mov	r3, r1
 800a242:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a24a:	78fa      	ldrb	r2, [r7, #3]
 800a24c:	4611      	mov	r1, r2
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fcec 	bl	8008c2c <USBD_LL_IsoINIncomplete>
}
 800a254:	bf00      	nop
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fe fd42 	bl	8008cf4 <USBD_LL_DevConnected>
}
 800a270:	bf00      	nop
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a286:	4618      	mov	r0, r3
 800a288:	f7fe fd3f 	bl	8008d0a <USBD_LL_DevDisconnected>
}
 800a28c:	bf00      	nop
 800a28e:	3708      	adds	r7, #8
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	781b      	ldrb	r3, [r3, #0]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d13c      	bne.n	800a31e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a2a4:	4a20      	ldr	r2, [pc, #128]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a1e      	ldr	r2, [pc, #120]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2b0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a2b4:	4b1c      	ldr	r3, [pc, #112]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a2ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a2bc:	4b1a      	ldr	r3, [pc, #104]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2be:	2204      	movs	r2, #4
 800a2c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a2c2:	4b19      	ldr	r3, [pc, #100]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2c4:	2202      	movs	r2, #2
 800a2c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a2c8:	4b17      	ldr	r3, [pc, #92]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a2ce:	4b16      	ldr	r3, [pc, #88]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2d0:	2202      	movs	r2, #2
 800a2d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a2d4:	4b14      	ldr	r3, [pc, #80]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a2da:	4b13      	ldr	r3, [pc, #76]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2dc:	2200      	movs	r2, #0
 800a2de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a2e0:	4b11      	ldr	r3, [pc, #68]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a2e6:	4b10      	ldr	r3, [pc, #64]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a2ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a2f2:	480d      	ldr	r0, [pc, #52]	@ (800a328 <USBD_LL_Init+0x94>)
 800a2f4:	f7f9 fa83 	bl	80037fe <HAL_PCD_Init>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d001      	beq.n	800a302 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a2fe:	f7f6 fecb 	bl	8001098 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a302:	2180      	movs	r1, #128	@ 0x80
 800a304:	4808      	ldr	r0, [pc, #32]	@ (800a328 <USBD_LL_Init+0x94>)
 800a306:	f7fa fcb0 	bl	8004c6a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a30a:	2240      	movs	r2, #64	@ 0x40
 800a30c:	2100      	movs	r1, #0
 800a30e:	4806      	ldr	r0, [pc, #24]	@ (800a328 <USBD_LL_Init+0x94>)
 800a310:	f7fa fc64 	bl	8004bdc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a314:	2280      	movs	r2, #128	@ 0x80
 800a316:	2101      	movs	r1, #1
 800a318:	4803      	ldr	r0, [pc, #12]	@ (800a328 <USBD_LL_Init+0x94>)
 800a31a:	f7fa fc5f 	bl	8004bdc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	3708      	adds	r7, #8
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}
 800a328:	20001f58 	.word	0x20001f58

0800a32c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a334:	2300      	movs	r3, #0
 800a336:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a342:	4618      	mov	r0, r3
 800a344:	f7f9 fb6a 	bl	8003a1c <HAL_PCD_Start>
 800a348:	4603      	mov	r3, r0
 800a34a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a34c:	7bfb      	ldrb	r3, [r7, #15]
 800a34e:	4618      	mov	r0, r3
 800a350:	f000 f942 	bl	800a5d8 <USBD_Get_USB_Status>
 800a354:	4603      	mov	r3, r0
 800a356:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a358:	7bbb      	ldrb	r3, [r7, #14]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b084      	sub	sp, #16
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	4608      	mov	r0, r1
 800a36c:	4611      	mov	r1, r2
 800a36e:	461a      	mov	r2, r3
 800a370:	4603      	mov	r3, r0
 800a372:	70fb      	strb	r3, [r7, #3]
 800a374:	460b      	mov	r3, r1
 800a376:	70bb      	strb	r3, [r7, #2]
 800a378:	4613      	mov	r3, r2
 800a37a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a380:	2300      	movs	r3, #0
 800a382:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a38a:	78bb      	ldrb	r3, [r7, #2]
 800a38c:	883a      	ldrh	r2, [r7, #0]
 800a38e:	78f9      	ldrb	r1, [r7, #3]
 800a390:	f7fa f83e 	bl	8004410 <HAL_PCD_EP_Open>
 800a394:	4603      	mov	r3, r0
 800a396:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a398:	7bfb      	ldrb	r3, [r7, #15]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f000 f91c 	bl	800a5d8 <USBD_Get_USB_Status>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}

0800a3ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b084      	sub	sp, #16
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3c8:	78fa      	ldrb	r2, [r7, #3]
 800a3ca:	4611      	mov	r1, r2
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7fa f889 	bl	80044e4 <HAL_PCD_EP_Close>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f000 f8fd 	bl	800a5d8 <USBD_Get_USB_Status>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a406:	78fa      	ldrb	r2, [r7, #3]
 800a408:	4611      	mov	r1, r2
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7fa f941 	bl	8004692 <HAL_PCD_EP_SetStall>
 800a410:	4603      	mov	r3, r0
 800a412:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a414:	7bfb      	ldrb	r3, [r7, #15]
 800a416:	4618      	mov	r0, r3
 800a418:	f000 f8de 	bl	800a5d8 <USBD_Get_USB_Status>
 800a41c:	4603      	mov	r3, r0
 800a41e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a420:	7bbb      	ldrb	r3, [r7, #14]
}
 800a422:	4618      	mov	r0, r3
 800a424:	3710      	adds	r7, #16
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}

0800a42a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a42a:	b580      	push	{r7, lr}
 800a42c:	b084      	sub	sp, #16
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
 800a432:	460b      	mov	r3, r1
 800a434:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a444:	78fa      	ldrb	r2, [r7, #3]
 800a446:	4611      	mov	r1, r2
 800a448:	4618      	mov	r0, r3
 800a44a:	f7fa f985 	bl	8004758 <HAL_PCD_EP_ClrStall>
 800a44e:	4603      	mov	r3, r0
 800a450:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a452:	7bfb      	ldrb	r3, [r7, #15]
 800a454:	4618      	mov	r0, r3
 800a456:	f000 f8bf 	bl	800a5d8 <USBD_Get_USB_Status>
 800a45a:	4603      	mov	r3, r0
 800a45c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a45e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a460:	4618      	mov	r0, r3
 800a462:	3710      	adds	r7, #16
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a47a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a47c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a480:	2b00      	cmp	r3, #0
 800a482:	da0b      	bge.n	800a49c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a484:	78fb      	ldrb	r3, [r7, #3]
 800a486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a48a:	68f9      	ldr	r1, [r7, #12]
 800a48c:	4613      	mov	r3, r2
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	4413      	add	r3, r2
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	440b      	add	r3, r1
 800a496:	3316      	adds	r3, #22
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	e00b      	b.n	800a4b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a49c:	78fb      	ldrb	r3, [r7, #3]
 800a49e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a4a2:	68f9      	ldr	r1, [r7, #12]
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	00db      	lsls	r3, r3, #3
 800a4a8:	4413      	add	r3, r2
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	440b      	add	r3, r1
 800a4ae:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a4b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3714      	adds	r7, #20
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr

0800a4c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4da:	78fa      	ldrb	r2, [r7, #3]
 800a4dc:	4611      	mov	r1, r2
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7f9 ff72 	bl	80043c8 <HAL_PCD_SetAddress>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4e8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f000 f874 	bl	800a5d8 <USBD_Get_USB_Status>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}

0800a4fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a4fe:	b580      	push	{r7, lr}
 800a500:	b086      	sub	sp, #24
 800a502:	af00      	add	r7, sp, #0
 800a504:	60f8      	str	r0, [r7, #12]
 800a506:	607a      	str	r2, [r7, #4]
 800a508:	603b      	str	r3, [r7, #0]
 800a50a:	460b      	mov	r3, r1
 800a50c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a50e:	2300      	movs	r3, #0
 800a510:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a51c:	7af9      	ldrb	r1, [r7, #11]
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	687a      	ldr	r2, [r7, #4]
 800a522:	f7fa f87c 	bl	800461e <HAL_PCD_EP_Transmit>
 800a526:	4603      	mov	r3, r0
 800a528:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
 800a52c:	4618      	mov	r0, r3
 800a52e:	f000 f853 	bl	800a5d8 <USBD_Get_USB_Status>
 800a532:	4603      	mov	r3, r0
 800a534:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a536:	7dbb      	ldrb	r3, [r7, #22]
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3718      	adds	r7, #24
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	607a      	str	r2, [r7, #4]
 800a54a:	603b      	str	r3, [r7, #0]
 800a54c:	460b      	mov	r3, r1
 800a54e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a550:	2300      	movs	r3, #0
 800a552:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a554:	2300      	movs	r3, #0
 800a556:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a55e:	7af9      	ldrb	r1, [r7, #11]
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	f7fa f808 	bl	8004578 <HAL_PCD_EP_Receive>
 800a568:	4603      	mov	r3, r0
 800a56a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a56c:	7dfb      	ldrb	r3, [r7, #23]
 800a56e:	4618      	mov	r0, r3
 800a570:	f000 f832 	bl	800a5d8 <USBD_Get_USB_Status>
 800a574:	4603      	mov	r3, r0
 800a576:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a578:	7dbb      	ldrb	r3, [r7, #22]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3718      	adds	r7, #24
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b082      	sub	sp, #8
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
 800a58a:	460b      	mov	r3, r1
 800a58c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a594:	78fa      	ldrb	r2, [r7, #3]
 800a596:	4611      	mov	r1, r2
 800a598:	4618      	mov	r0, r3
 800a59a:	f7fa f828 	bl	80045ee <HAL_PCD_EP_GetRxCount>
 800a59e:	4603      	mov	r3, r0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3708      	adds	r7, #8
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a5b0:	4b03      	ldr	r3, [pc, #12]	@ (800a5c0 <USBD_static_malloc+0x18>)
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	370c      	adds	r7, #12
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop
 800a5c0:	2000243c 	.word	0x2000243c

0800a5c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]

}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b085      	sub	sp, #20
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	4603      	mov	r3, r0
 800a5e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a5e6:	79fb      	ldrb	r3, [r7, #7]
 800a5e8:	2b03      	cmp	r3, #3
 800a5ea:	d817      	bhi.n	800a61c <USBD_Get_USB_Status+0x44>
 800a5ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a5f4 <USBD_Get_USB_Status+0x1c>)
 800a5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5f2:	bf00      	nop
 800a5f4:	0800a605 	.word	0x0800a605
 800a5f8:	0800a60b 	.word	0x0800a60b
 800a5fc:	0800a611 	.word	0x0800a611
 800a600:	0800a617 	.word	0x0800a617
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a604:	2300      	movs	r3, #0
 800a606:	73fb      	strb	r3, [r7, #15]
    break;
 800a608:	e00b      	b.n	800a622 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a60a:	2303      	movs	r3, #3
 800a60c:	73fb      	strb	r3, [r7, #15]
    break;
 800a60e:	e008      	b.n	800a622 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a610:	2301      	movs	r3, #1
 800a612:	73fb      	strb	r3, [r7, #15]
    break;
 800a614:	e005      	b.n	800a622 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a616:	2303      	movs	r3, #3
 800a618:	73fb      	strb	r3, [r7, #15]
    break;
 800a61a:	e002      	b.n	800a622 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a61c:	2303      	movs	r3, #3
 800a61e:	73fb      	strb	r3, [r7, #15]
    break;
 800a620:	bf00      	nop
  }
  return usb_status;
 800a622:	7bfb      	ldrb	r3, [r7, #15]
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <sniprintf>:
 800a630:	b40c      	push	{r2, r3}
 800a632:	b530      	push	{r4, r5, lr}
 800a634:	4b17      	ldr	r3, [pc, #92]	@ (800a694 <sniprintf+0x64>)
 800a636:	1e0c      	subs	r4, r1, #0
 800a638:	681d      	ldr	r5, [r3, #0]
 800a63a:	b09d      	sub	sp, #116	@ 0x74
 800a63c:	da08      	bge.n	800a650 <sniprintf+0x20>
 800a63e:	238b      	movs	r3, #139	@ 0x8b
 800a640:	602b      	str	r3, [r5, #0]
 800a642:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a646:	b01d      	add	sp, #116	@ 0x74
 800a648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a64c:	b002      	add	sp, #8
 800a64e:	4770      	bx	lr
 800a650:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a654:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a658:	bf14      	ite	ne
 800a65a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a65e:	4623      	moveq	r3, r4
 800a660:	9304      	str	r3, [sp, #16]
 800a662:	9307      	str	r3, [sp, #28]
 800a664:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a668:	9002      	str	r0, [sp, #8]
 800a66a:	9006      	str	r0, [sp, #24]
 800a66c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a670:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a672:	ab21      	add	r3, sp, #132	@ 0x84
 800a674:	a902      	add	r1, sp, #8
 800a676:	4628      	mov	r0, r5
 800a678:	9301      	str	r3, [sp, #4]
 800a67a:	f000 f99d 	bl	800a9b8 <_svfiprintf_r>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	bfbc      	itt	lt
 800a682:	238b      	movlt	r3, #139	@ 0x8b
 800a684:	602b      	strlt	r3, [r5, #0]
 800a686:	2c00      	cmp	r4, #0
 800a688:	d0dd      	beq.n	800a646 <sniprintf+0x16>
 800a68a:	9b02      	ldr	r3, [sp, #8]
 800a68c:	2200      	movs	r2, #0
 800a68e:	701a      	strb	r2, [r3, #0]
 800a690:	e7d9      	b.n	800a646 <sniprintf+0x16>
 800a692:	bf00      	nop
 800a694:	200000fc 	.word	0x200000fc

0800a698 <memset>:
 800a698:	4402      	add	r2, r0
 800a69a:	4603      	mov	r3, r0
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d100      	bne.n	800a6a2 <memset+0xa>
 800a6a0:	4770      	bx	lr
 800a6a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a6a6:	e7f9      	b.n	800a69c <memset+0x4>

0800a6a8 <__libc_init_array>:
 800a6a8:	b570      	push	{r4, r5, r6, lr}
 800a6aa:	4d0d      	ldr	r5, [pc, #52]	@ (800a6e0 <__libc_init_array+0x38>)
 800a6ac:	4c0d      	ldr	r4, [pc, #52]	@ (800a6e4 <__libc_init_array+0x3c>)
 800a6ae:	1b64      	subs	r4, r4, r5
 800a6b0:	10a4      	asrs	r4, r4, #2
 800a6b2:	2600      	movs	r6, #0
 800a6b4:	42a6      	cmp	r6, r4
 800a6b6:	d109      	bne.n	800a6cc <__libc_init_array+0x24>
 800a6b8:	4d0b      	ldr	r5, [pc, #44]	@ (800a6e8 <__libc_init_array+0x40>)
 800a6ba:	4c0c      	ldr	r4, [pc, #48]	@ (800a6ec <__libc_init_array+0x44>)
 800a6bc:	f000 fc74 	bl	800afa8 <_init>
 800a6c0:	1b64      	subs	r4, r4, r5
 800a6c2:	10a4      	asrs	r4, r4, #2
 800a6c4:	2600      	movs	r6, #0
 800a6c6:	42a6      	cmp	r6, r4
 800a6c8:	d105      	bne.n	800a6d6 <__libc_init_array+0x2e>
 800a6ca:	bd70      	pop	{r4, r5, r6, pc}
 800a6cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6d0:	4798      	blx	r3
 800a6d2:	3601      	adds	r6, #1
 800a6d4:	e7ee      	b.n	800a6b4 <__libc_init_array+0xc>
 800a6d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6da:	4798      	blx	r3
 800a6dc:	3601      	adds	r6, #1
 800a6de:	e7f2      	b.n	800a6c6 <__libc_init_array+0x1e>
 800a6e0:	0800bad4 	.word	0x0800bad4
 800a6e4:	0800bad4 	.word	0x0800bad4
 800a6e8:	0800bad4 	.word	0x0800bad4
 800a6ec:	0800bad8 	.word	0x0800bad8

0800a6f0 <__retarget_lock_acquire_recursive>:
 800a6f0:	4770      	bx	lr

0800a6f2 <__retarget_lock_release_recursive>:
 800a6f2:	4770      	bx	lr

0800a6f4 <memcpy>:
 800a6f4:	440a      	add	r2, r1
 800a6f6:	4291      	cmp	r1, r2
 800a6f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a6fc:	d100      	bne.n	800a700 <memcpy+0xc>
 800a6fe:	4770      	bx	lr
 800a700:	b510      	push	{r4, lr}
 800a702:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a706:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a70a:	4291      	cmp	r1, r2
 800a70c:	d1f9      	bne.n	800a702 <memcpy+0xe>
 800a70e:	bd10      	pop	{r4, pc}

0800a710 <_free_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	4605      	mov	r5, r0
 800a714:	2900      	cmp	r1, #0
 800a716:	d041      	beq.n	800a79c <_free_r+0x8c>
 800a718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a71c:	1f0c      	subs	r4, r1, #4
 800a71e:	2b00      	cmp	r3, #0
 800a720:	bfb8      	it	lt
 800a722:	18e4      	addlt	r4, r4, r3
 800a724:	f000 f8e0 	bl	800a8e8 <__malloc_lock>
 800a728:	4a1d      	ldr	r2, [pc, #116]	@ (800a7a0 <_free_r+0x90>)
 800a72a:	6813      	ldr	r3, [r2, #0]
 800a72c:	b933      	cbnz	r3, 800a73c <_free_r+0x2c>
 800a72e:	6063      	str	r3, [r4, #4]
 800a730:	6014      	str	r4, [r2, #0]
 800a732:	4628      	mov	r0, r5
 800a734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a738:	f000 b8dc 	b.w	800a8f4 <__malloc_unlock>
 800a73c:	42a3      	cmp	r3, r4
 800a73e:	d908      	bls.n	800a752 <_free_r+0x42>
 800a740:	6820      	ldr	r0, [r4, #0]
 800a742:	1821      	adds	r1, r4, r0
 800a744:	428b      	cmp	r3, r1
 800a746:	bf01      	itttt	eq
 800a748:	6819      	ldreq	r1, [r3, #0]
 800a74a:	685b      	ldreq	r3, [r3, #4]
 800a74c:	1809      	addeq	r1, r1, r0
 800a74e:	6021      	streq	r1, [r4, #0]
 800a750:	e7ed      	b.n	800a72e <_free_r+0x1e>
 800a752:	461a      	mov	r2, r3
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	b10b      	cbz	r3, 800a75c <_free_r+0x4c>
 800a758:	42a3      	cmp	r3, r4
 800a75a:	d9fa      	bls.n	800a752 <_free_r+0x42>
 800a75c:	6811      	ldr	r1, [r2, #0]
 800a75e:	1850      	adds	r0, r2, r1
 800a760:	42a0      	cmp	r0, r4
 800a762:	d10b      	bne.n	800a77c <_free_r+0x6c>
 800a764:	6820      	ldr	r0, [r4, #0]
 800a766:	4401      	add	r1, r0
 800a768:	1850      	adds	r0, r2, r1
 800a76a:	4283      	cmp	r3, r0
 800a76c:	6011      	str	r1, [r2, #0]
 800a76e:	d1e0      	bne.n	800a732 <_free_r+0x22>
 800a770:	6818      	ldr	r0, [r3, #0]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	6053      	str	r3, [r2, #4]
 800a776:	4408      	add	r0, r1
 800a778:	6010      	str	r0, [r2, #0]
 800a77a:	e7da      	b.n	800a732 <_free_r+0x22>
 800a77c:	d902      	bls.n	800a784 <_free_r+0x74>
 800a77e:	230c      	movs	r3, #12
 800a780:	602b      	str	r3, [r5, #0]
 800a782:	e7d6      	b.n	800a732 <_free_r+0x22>
 800a784:	6820      	ldr	r0, [r4, #0]
 800a786:	1821      	adds	r1, r4, r0
 800a788:	428b      	cmp	r3, r1
 800a78a:	bf04      	itt	eq
 800a78c:	6819      	ldreq	r1, [r3, #0]
 800a78e:	685b      	ldreq	r3, [r3, #4]
 800a790:	6063      	str	r3, [r4, #4]
 800a792:	bf04      	itt	eq
 800a794:	1809      	addeq	r1, r1, r0
 800a796:	6021      	streq	r1, [r4, #0]
 800a798:	6054      	str	r4, [r2, #4]
 800a79a:	e7ca      	b.n	800a732 <_free_r+0x22>
 800a79c:	bd38      	pop	{r3, r4, r5, pc}
 800a79e:	bf00      	nop
 800a7a0:	200027a0 	.word	0x200027a0

0800a7a4 <sbrk_aligned>:
 800a7a4:	b570      	push	{r4, r5, r6, lr}
 800a7a6:	4e0f      	ldr	r6, [pc, #60]	@ (800a7e4 <sbrk_aligned+0x40>)
 800a7a8:	460c      	mov	r4, r1
 800a7aa:	6831      	ldr	r1, [r6, #0]
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	b911      	cbnz	r1, 800a7b6 <sbrk_aligned+0x12>
 800a7b0:	f000 fba6 	bl	800af00 <_sbrk_r>
 800a7b4:	6030      	str	r0, [r6, #0]
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	f000 fba1 	bl	800af00 <_sbrk_r>
 800a7be:	1c43      	adds	r3, r0, #1
 800a7c0:	d103      	bne.n	800a7ca <sbrk_aligned+0x26>
 800a7c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	bd70      	pop	{r4, r5, r6, pc}
 800a7ca:	1cc4      	adds	r4, r0, #3
 800a7cc:	f024 0403 	bic.w	r4, r4, #3
 800a7d0:	42a0      	cmp	r0, r4
 800a7d2:	d0f8      	beq.n	800a7c6 <sbrk_aligned+0x22>
 800a7d4:	1a21      	subs	r1, r4, r0
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	f000 fb92 	bl	800af00 <_sbrk_r>
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d1f2      	bne.n	800a7c6 <sbrk_aligned+0x22>
 800a7e0:	e7ef      	b.n	800a7c2 <sbrk_aligned+0x1e>
 800a7e2:	bf00      	nop
 800a7e4:	2000279c 	.word	0x2000279c

0800a7e8 <_malloc_r>:
 800a7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7ec:	1ccd      	adds	r5, r1, #3
 800a7ee:	f025 0503 	bic.w	r5, r5, #3
 800a7f2:	3508      	adds	r5, #8
 800a7f4:	2d0c      	cmp	r5, #12
 800a7f6:	bf38      	it	cc
 800a7f8:	250c      	movcc	r5, #12
 800a7fa:	2d00      	cmp	r5, #0
 800a7fc:	4606      	mov	r6, r0
 800a7fe:	db01      	blt.n	800a804 <_malloc_r+0x1c>
 800a800:	42a9      	cmp	r1, r5
 800a802:	d904      	bls.n	800a80e <_malloc_r+0x26>
 800a804:	230c      	movs	r3, #12
 800a806:	6033      	str	r3, [r6, #0]
 800a808:	2000      	movs	r0, #0
 800a80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a80e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8e4 <_malloc_r+0xfc>
 800a812:	f000 f869 	bl	800a8e8 <__malloc_lock>
 800a816:	f8d8 3000 	ldr.w	r3, [r8]
 800a81a:	461c      	mov	r4, r3
 800a81c:	bb44      	cbnz	r4, 800a870 <_malloc_r+0x88>
 800a81e:	4629      	mov	r1, r5
 800a820:	4630      	mov	r0, r6
 800a822:	f7ff ffbf 	bl	800a7a4 <sbrk_aligned>
 800a826:	1c43      	adds	r3, r0, #1
 800a828:	4604      	mov	r4, r0
 800a82a:	d158      	bne.n	800a8de <_malloc_r+0xf6>
 800a82c:	f8d8 4000 	ldr.w	r4, [r8]
 800a830:	4627      	mov	r7, r4
 800a832:	2f00      	cmp	r7, #0
 800a834:	d143      	bne.n	800a8be <_malloc_r+0xd6>
 800a836:	2c00      	cmp	r4, #0
 800a838:	d04b      	beq.n	800a8d2 <_malloc_r+0xea>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	4639      	mov	r1, r7
 800a83e:	4630      	mov	r0, r6
 800a840:	eb04 0903 	add.w	r9, r4, r3
 800a844:	f000 fb5c 	bl	800af00 <_sbrk_r>
 800a848:	4581      	cmp	r9, r0
 800a84a:	d142      	bne.n	800a8d2 <_malloc_r+0xea>
 800a84c:	6821      	ldr	r1, [r4, #0]
 800a84e:	1a6d      	subs	r5, r5, r1
 800a850:	4629      	mov	r1, r5
 800a852:	4630      	mov	r0, r6
 800a854:	f7ff ffa6 	bl	800a7a4 <sbrk_aligned>
 800a858:	3001      	adds	r0, #1
 800a85a:	d03a      	beq.n	800a8d2 <_malloc_r+0xea>
 800a85c:	6823      	ldr	r3, [r4, #0]
 800a85e:	442b      	add	r3, r5
 800a860:	6023      	str	r3, [r4, #0]
 800a862:	f8d8 3000 	ldr.w	r3, [r8]
 800a866:	685a      	ldr	r2, [r3, #4]
 800a868:	bb62      	cbnz	r2, 800a8c4 <_malloc_r+0xdc>
 800a86a:	f8c8 7000 	str.w	r7, [r8]
 800a86e:	e00f      	b.n	800a890 <_malloc_r+0xa8>
 800a870:	6822      	ldr	r2, [r4, #0]
 800a872:	1b52      	subs	r2, r2, r5
 800a874:	d420      	bmi.n	800a8b8 <_malloc_r+0xd0>
 800a876:	2a0b      	cmp	r2, #11
 800a878:	d917      	bls.n	800a8aa <_malloc_r+0xc2>
 800a87a:	1961      	adds	r1, r4, r5
 800a87c:	42a3      	cmp	r3, r4
 800a87e:	6025      	str	r5, [r4, #0]
 800a880:	bf18      	it	ne
 800a882:	6059      	strne	r1, [r3, #4]
 800a884:	6863      	ldr	r3, [r4, #4]
 800a886:	bf08      	it	eq
 800a888:	f8c8 1000 	streq.w	r1, [r8]
 800a88c:	5162      	str	r2, [r4, r5]
 800a88e:	604b      	str	r3, [r1, #4]
 800a890:	4630      	mov	r0, r6
 800a892:	f000 f82f 	bl	800a8f4 <__malloc_unlock>
 800a896:	f104 000b 	add.w	r0, r4, #11
 800a89a:	1d23      	adds	r3, r4, #4
 800a89c:	f020 0007 	bic.w	r0, r0, #7
 800a8a0:	1ac2      	subs	r2, r0, r3
 800a8a2:	bf1c      	itt	ne
 800a8a4:	1a1b      	subne	r3, r3, r0
 800a8a6:	50a3      	strne	r3, [r4, r2]
 800a8a8:	e7af      	b.n	800a80a <_malloc_r+0x22>
 800a8aa:	6862      	ldr	r2, [r4, #4]
 800a8ac:	42a3      	cmp	r3, r4
 800a8ae:	bf0c      	ite	eq
 800a8b0:	f8c8 2000 	streq.w	r2, [r8]
 800a8b4:	605a      	strne	r2, [r3, #4]
 800a8b6:	e7eb      	b.n	800a890 <_malloc_r+0xa8>
 800a8b8:	4623      	mov	r3, r4
 800a8ba:	6864      	ldr	r4, [r4, #4]
 800a8bc:	e7ae      	b.n	800a81c <_malloc_r+0x34>
 800a8be:	463c      	mov	r4, r7
 800a8c0:	687f      	ldr	r7, [r7, #4]
 800a8c2:	e7b6      	b.n	800a832 <_malloc_r+0x4a>
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	42a3      	cmp	r3, r4
 800a8ca:	d1fb      	bne.n	800a8c4 <_malloc_r+0xdc>
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	6053      	str	r3, [r2, #4]
 800a8d0:	e7de      	b.n	800a890 <_malloc_r+0xa8>
 800a8d2:	230c      	movs	r3, #12
 800a8d4:	6033      	str	r3, [r6, #0]
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f000 f80c 	bl	800a8f4 <__malloc_unlock>
 800a8dc:	e794      	b.n	800a808 <_malloc_r+0x20>
 800a8de:	6005      	str	r5, [r0, #0]
 800a8e0:	e7d6      	b.n	800a890 <_malloc_r+0xa8>
 800a8e2:	bf00      	nop
 800a8e4:	200027a0 	.word	0x200027a0

0800a8e8 <__malloc_lock>:
 800a8e8:	4801      	ldr	r0, [pc, #4]	@ (800a8f0 <__malloc_lock+0x8>)
 800a8ea:	f7ff bf01 	b.w	800a6f0 <__retarget_lock_acquire_recursive>
 800a8ee:	bf00      	nop
 800a8f0:	20002798 	.word	0x20002798

0800a8f4 <__malloc_unlock>:
 800a8f4:	4801      	ldr	r0, [pc, #4]	@ (800a8fc <__malloc_unlock+0x8>)
 800a8f6:	f7ff befc 	b.w	800a6f2 <__retarget_lock_release_recursive>
 800a8fa:	bf00      	nop
 800a8fc:	20002798 	.word	0x20002798

0800a900 <__ssputs_r>:
 800a900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a904:	688e      	ldr	r6, [r1, #8]
 800a906:	461f      	mov	r7, r3
 800a908:	42be      	cmp	r6, r7
 800a90a:	680b      	ldr	r3, [r1, #0]
 800a90c:	4682      	mov	sl, r0
 800a90e:	460c      	mov	r4, r1
 800a910:	4690      	mov	r8, r2
 800a912:	d82d      	bhi.n	800a970 <__ssputs_r+0x70>
 800a914:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a918:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a91c:	d026      	beq.n	800a96c <__ssputs_r+0x6c>
 800a91e:	6965      	ldr	r5, [r4, #20]
 800a920:	6909      	ldr	r1, [r1, #16]
 800a922:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a926:	eba3 0901 	sub.w	r9, r3, r1
 800a92a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a92e:	1c7b      	adds	r3, r7, #1
 800a930:	444b      	add	r3, r9
 800a932:	106d      	asrs	r5, r5, #1
 800a934:	429d      	cmp	r5, r3
 800a936:	bf38      	it	cc
 800a938:	461d      	movcc	r5, r3
 800a93a:	0553      	lsls	r3, r2, #21
 800a93c:	d527      	bpl.n	800a98e <__ssputs_r+0x8e>
 800a93e:	4629      	mov	r1, r5
 800a940:	f7ff ff52 	bl	800a7e8 <_malloc_r>
 800a944:	4606      	mov	r6, r0
 800a946:	b360      	cbz	r0, 800a9a2 <__ssputs_r+0xa2>
 800a948:	6921      	ldr	r1, [r4, #16]
 800a94a:	464a      	mov	r2, r9
 800a94c:	f7ff fed2 	bl	800a6f4 <memcpy>
 800a950:	89a3      	ldrh	r3, [r4, #12]
 800a952:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a95a:	81a3      	strh	r3, [r4, #12]
 800a95c:	6126      	str	r6, [r4, #16]
 800a95e:	6165      	str	r5, [r4, #20]
 800a960:	444e      	add	r6, r9
 800a962:	eba5 0509 	sub.w	r5, r5, r9
 800a966:	6026      	str	r6, [r4, #0]
 800a968:	60a5      	str	r5, [r4, #8]
 800a96a:	463e      	mov	r6, r7
 800a96c:	42be      	cmp	r6, r7
 800a96e:	d900      	bls.n	800a972 <__ssputs_r+0x72>
 800a970:	463e      	mov	r6, r7
 800a972:	6820      	ldr	r0, [r4, #0]
 800a974:	4632      	mov	r2, r6
 800a976:	4641      	mov	r1, r8
 800a978:	f000 faa8 	bl	800aecc <memmove>
 800a97c:	68a3      	ldr	r3, [r4, #8]
 800a97e:	1b9b      	subs	r3, r3, r6
 800a980:	60a3      	str	r3, [r4, #8]
 800a982:	6823      	ldr	r3, [r4, #0]
 800a984:	4433      	add	r3, r6
 800a986:	6023      	str	r3, [r4, #0]
 800a988:	2000      	movs	r0, #0
 800a98a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a98e:	462a      	mov	r2, r5
 800a990:	f000 fac6 	bl	800af20 <_realloc_r>
 800a994:	4606      	mov	r6, r0
 800a996:	2800      	cmp	r0, #0
 800a998:	d1e0      	bne.n	800a95c <__ssputs_r+0x5c>
 800a99a:	6921      	ldr	r1, [r4, #16]
 800a99c:	4650      	mov	r0, sl
 800a99e:	f7ff feb7 	bl	800a710 <_free_r>
 800a9a2:	230c      	movs	r3, #12
 800a9a4:	f8ca 3000 	str.w	r3, [sl]
 800a9a8:	89a3      	ldrh	r3, [r4, #12]
 800a9aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9ae:	81a3      	strh	r3, [r4, #12]
 800a9b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9b4:	e7e9      	b.n	800a98a <__ssputs_r+0x8a>
	...

0800a9b8 <_svfiprintf_r>:
 800a9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9bc:	4698      	mov	r8, r3
 800a9be:	898b      	ldrh	r3, [r1, #12]
 800a9c0:	061b      	lsls	r3, r3, #24
 800a9c2:	b09d      	sub	sp, #116	@ 0x74
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	460d      	mov	r5, r1
 800a9c8:	4614      	mov	r4, r2
 800a9ca:	d510      	bpl.n	800a9ee <_svfiprintf_r+0x36>
 800a9cc:	690b      	ldr	r3, [r1, #16]
 800a9ce:	b973      	cbnz	r3, 800a9ee <_svfiprintf_r+0x36>
 800a9d0:	2140      	movs	r1, #64	@ 0x40
 800a9d2:	f7ff ff09 	bl	800a7e8 <_malloc_r>
 800a9d6:	6028      	str	r0, [r5, #0]
 800a9d8:	6128      	str	r0, [r5, #16]
 800a9da:	b930      	cbnz	r0, 800a9ea <_svfiprintf_r+0x32>
 800a9dc:	230c      	movs	r3, #12
 800a9de:	603b      	str	r3, [r7, #0]
 800a9e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9e4:	b01d      	add	sp, #116	@ 0x74
 800a9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ea:	2340      	movs	r3, #64	@ 0x40
 800a9ec:	616b      	str	r3, [r5, #20]
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9f2:	2320      	movs	r3, #32
 800a9f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9fc:	2330      	movs	r3, #48	@ 0x30
 800a9fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ab9c <_svfiprintf_r+0x1e4>
 800aa02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa06:	f04f 0901 	mov.w	r9, #1
 800aa0a:	4623      	mov	r3, r4
 800aa0c:	469a      	mov	sl, r3
 800aa0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa12:	b10a      	cbz	r2, 800aa18 <_svfiprintf_r+0x60>
 800aa14:	2a25      	cmp	r2, #37	@ 0x25
 800aa16:	d1f9      	bne.n	800aa0c <_svfiprintf_r+0x54>
 800aa18:	ebba 0b04 	subs.w	fp, sl, r4
 800aa1c:	d00b      	beq.n	800aa36 <_svfiprintf_r+0x7e>
 800aa1e:	465b      	mov	r3, fp
 800aa20:	4622      	mov	r2, r4
 800aa22:	4629      	mov	r1, r5
 800aa24:	4638      	mov	r0, r7
 800aa26:	f7ff ff6b 	bl	800a900 <__ssputs_r>
 800aa2a:	3001      	adds	r0, #1
 800aa2c:	f000 80a7 	beq.w	800ab7e <_svfiprintf_r+0x1c6>
 800aa30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa32:	445a      	add	r2, fp
 800aa34:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa36:	f89a 3000 	ldrb.w	r3, [sl]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f000 809f 	beq.w	800ab7e <_svfiprintf_r+0x1c6>
 800aa40:	2300      	movs	r3, #0
 800aa42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa4a:	f10a 0a01 	add.w	sl, sl, #1
 800aa4e:	9304      	str	r3, [sp, #16]
 800aa50:	9307      	str	r3, [sp, #28]
 800aa52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa56:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa58:	4654      	mov	r4, sl
 800aa5a:	2205      	movs	r2, #5
 800aa5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa60:	484e      	ldr	r0, [pc, #312]	@ (800ab9c <_svfiprintf_r+0x1e4>)
 800aa62:	f7f5 fbc5 	bl	80001f0 <memchr>
 800aa66:	9a04      	ldr	r2, [sp, #16]
 800aa68:	b9d8      	cbnz	r0, 800aaa2 <_svfiprintf_r+0xea>
 800aa6a:	06d0      	lsls	r0, r2, #27
 800aa6c:	bf44      	itt	mi
 800aa6e:	2320      	movmi	r3, #32
 800aa70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa74:	0711      	lsls	r1, r2, #28
 800aa76:	bf44      	itt	mi
 800aa78:	232b      	movmi	r3, #43	@ 0x2b
 800aa7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa7e:	f89a 3000 	ldrb.w	r3, [sl]
 800aa82:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa84:	d015      	beq.n	800aab2 <_svfiprintf_r+0xfa>
 800aa86:	9a07      	ldr	r2, [sp, #28]
 800aa88:	4654      	mov	r4, sl
 800aa8a:	2000      	movs	r0, #0
 800aa8c:	f04f 0c0a 	mov.w	ip, #10
 800aa90:	4621      	mov	r1, r4
 800aa92:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa96:	3b30      	subs	r3, #48	@ 0x30
 800aa98:	2b09      	cmp	r3, #9
 800aa9a:	d94b      	bls.n	800ab34 <_svfiprintf_r+0x17c>
 800aa9c:	b1b0      	cbz	r0, 800aacc <_svfiprintf_r+0x114>
 800aa9e:	9207      	str	r2, [sp, #28]
 800aaa0:	e014      	b.n	800aacc <_svfiprintf_r+0x114>
 800aaa2:	eba0 0308 	sub.w	r3, r0, r8
 800aaa6:	fa09 f303 	lsl.w	r3, r9, r3
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	9304      	str	r3, [sp, #16]
 800aaae:	46a2      	mov	sl, r4
 800aab0:	e7d2      	b.n	800aa58 <_svfiprintf_r+0xa0>
 800aab2:	9b03      	ldr	r3, [sp, #12]
 800aab4:	1d19      	adds	r1, r3, #4
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	9103      	str	r1, [sp, #12]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	bfbb      	ittet	lt
 800aabe:	425b      	neglt	r3, r3
 800aac0:	f042 0202 	orrlt.w	r2, r2, #2
 800aac4:	9307      	strge	r3, [sp, #28]
 800aac6:	9307      	strlt	r3, [sp, #28]
 800aac8:	bfb8      	it	lt
 800aaca:	9204      	strlt	r2, [sp, #16]
 800aacc:	7823      	ldrb	r3, [r4, #0]
 800aace:	2b2e      	cmp	r3, #46	@ 0x2e
 800aad0:	d10a      	bne.n	800aae8 <_svfiprintf_r+0x130>
 800aad2:	7863      	ldrb	r3, [r4, #1]
 800aad4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aad6:	d132      	bne.n	800ab3e <_svfiprintf_r+0x186>
 800aad8:	9b03      	ldr	r3, [sp, #12]
 800aada:	1d1a      	adds	r2, r3, #4
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	9203      	str	r2, [sp, #12]
 800aae0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aae4:	3402      	adds	r4, #2
 800aae6:	9305      	str	r3, [sp, #20]
 800aae8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800abac <_svfiprintf_r+0x1f4>
 800aaec:	7821      	ldrb	r1, [r4, #0]
 800aaee:	2203      	movs	r2, #3
 800aaf0:	4650      	mov	r0, sl
 800aaf2:	f7f5 fb7d 	bl	80001f0 <memchr>
 800aaf6:	b138      	cbz	r0, 800ab08 <_svfiprintf_r+0x150>
 800aaf8:	9b04      	ldr	r3, [sp, #16]
 800aafa:	eba0 000a 	sub.w	r0, r0, sl
 800aafe:	2240      	movs	r2, #64	@ 0x40
 800ab00:	4082      	lsls	r2, r0
 800ab02:	4313      	orrs	r3, r2
 800ab04:	3401      	adds	r4, #1
 800ab06:	9304      	str	r3, [sp, #16]
 800ab08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab0c:	4824      	ldr	r0, [pc, #144]	@ (800aba0 <_svfiprintf_r+0x1e8>)
 800ab0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab12:	2206      	movs	r2, #6
 800ab14:	f7f5 fb6c 	bl	80001f0 <memchr>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d036      	beq.n	800ab8a <_svfiprintf_r+0x1d2>
 800ab1c:	4b21      	ldr	r3, [pc, #132]	@ (800aba4 <_svfiprintf_r+0x1ec>)
 800ab1e:	bb1b      	cbnz	r3, 800ab68 <_svfiprintf_r+0x1b0>
 800ab20:	9b03      	ldr	r3, [sp, #12]
 800ab22:	3307      	adds	r3, #7
 800ab24:	f023 0307 	bic.w	r3, r3, #7
 800ab28:	3308      	adds	r3, #8
 800ab2a:	9303      	str	r3, [sp, #12]
 800ab2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab2e:	4433      	add	r3, r6
 800ab30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab32:	e76a      	b.n	800aa0a <_svfiprintf_r+0x52>
 800ab34:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab38:	460c      	mov	r4, r1
 800ab3a:	2001      	movs	r0, #1
 800ab3c:	e7a8      	b.n	800aa90 <_svfiprintf_r+0xd8>
 800ab3e:	2300      	movs	r3, #0
 800ab40:	3401      	adds	r4, #1
 800ab42:	9305      	str	r3, [sp, #20]
 800ab44:	4619      	mov	r1, r3
 800ab46:	f04f 0c0a 	mov.w	ip, #10
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab50:	3a30      	subs	r2, #48	@ 0x30
 800ab52:	2a09      	cmp	r2, #9
 800ab54:	d903      	bls.n	800ab5e <_svfiprintf_r+0x1a6>
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d0c6      	beq.n	800aae8 <_svfiprintf_r+0x130>
 800ab5a:	9105      	str	r1, [sp, #20]
 800ab5c:	e7c4      	b.n	800aae8 <_svfiprintf_r+0x130>
 800ab5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab62:	4604      	mov	r4, r0
 800ab64:	2301      	movs	r3, #1
 800ab66:	e7f0      	b.n	800ab4a <_svfiprintf_r+0x192>
 800ab68:	ab03      	add	r3, sp, #12
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	462a      	mov	r2, r5
 800ab6e:	4b0e      	ldr	r3, [pc, #56]	@ (800aba8 <_svfiprintf_r+0x1f0>)
 800ab70:	a904      	add	r1, sp, #16
 800ab72:	4638      	mov	r0, r7
 800ab74:	f3af 8000 	nop.w
 800ab78:	1c42      	adds	r2, r0, #1
 800ab7a:	4606      	mov	r6, r0
 800ab7c:	d1d6      	bne.n	800ab2c <_svfiprintf_r+0x174>
 800ab7e:	89ab      	ldrh	r3, [r5, #12]
 800ab80:	065b      	lsls	r3, r3, #25
 800ab82:	f53f af2d 	bmi.w	800a9e0 <_svfiprintf_r+0x28>
 800ab86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab88:	e72c      	b.n	800a9e4 <_svfiprintf_r+0x2c>
 800ab8a:	ab03      	add	r3, sp, #12
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	462a      	mov	r2, r5
 800ab90:	4b05      	ldr	r3, [pc, #20]	@ (800aba8 <_svfiprintf_r+0x1f0>)
 800ab92:	a904      	add	r1, sp, #16
 800ab94:	4638      	mov	r0, r7
 800ab96:	f000 f879 	bl	800ac8c <_printf_i>
 800ab9a:	e7ed      	b.n	800ab78 <_svfiprintf_r+0x1c0>
 800ab9c:	0800ba98 	.word	0x0800ba98
 800aba0:	0800baa2 	.word	0x0800baa2
 800aba4:	00000000 	.word	0x00000000
 800aba8:	0800a901 	.word	0x0800a901
 800abac:	0800ba9e 	.word	0x0800ba9e

0800abb0 <_printf_common>:
 800abb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abb4:	4616      	mov	r6, r2
 800abb6:	4698      	mov	r8, r3
 800abb8:	688a      	ldr	r2, [r1, #8]
 800abba:	690b      	ldr	r3, [r1, #16]
 800abbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abc0:	4293      	cmp	r3, r2
 800abc2:	bfb8      	it	lt
 800abc4:	4613      	movlt	r3, r2
 800abc6:	6033      	str	r3, [r6, #0]
 800abc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800abcc:	4607      	mov	r7, r0
 800abce:	460c      	mov	r4, r1
 800abd0:	b10a      	cbz	r2, 800abd6 <_printf_common+0x26>
 800abd2:	3301      	adds	r3, #1
 800abd4:	6033      	str	r3, [r6, #0]
 800abd6:	6823      	ldr	r3, [r4, #0]
 800abd8:	0699      	lsls	r1, r3, #26
 800abda:	bf42      	ittt	mi
 800abdc:	6833      	ldrmi	r3, [r6, #0]
 800abde:	3302      	addmi	r3, #2
 800abe0:	6033      	strmi	r3, [r6, #0]
 800abe2:	6825      	ldr	r5, [r4, #0]
 800abe4:	f015 0506 	ands.w	r5, r5, #6
 800abe8:	d106      	bne.n	800abf8 <_printf_common+0x48>
 800abea:	f104 0a19 	add.w	sl, r4, #25
 800abee:	68e3      	ldr	r3, [r4, #12]
 800abf0:	6832      	ldr	r2, [r6, #0]
 800abf2:	1a9b      	subs	r3, r3, r2
 800abf4:	42ab      	cmp	r3, r5
 800abf6:	dc26      	bgt.n	800ac46 <_printf_common+0x96>
 800abf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800abfc:	6822      	ldr	r2, [r4, #0]
 800abfe:	3b00      	subs	r3, #0
 800ac00:	bf18      	it	ne
 800ac02:	2301      	movne	r3, #1
 800ac04:	0692      	lsls	r2, r2, #26
 800ac06:	d42b      	bmi.n	800ac60 <_printf_common+0xb0>
 800ac08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac0c:	4641      	mov	r1, r8
 800ac0e:	4638      	mov	r0, r7
 800ac10:	47c8      	blx	r9
 800ac12:	3001      	adds	r0, #1
 800ac14:	d01e      	beq.n	800ac54 <_printf_common+0xa4>
 800ac16:	6823      	ldr	r3, [r4, #0]
 800ac18:	6922      	ldr	r2, [r4, #16]
 800ac1a:	f003 0306 	and.w	r3, r3, #6
 800ac1e:	2b04      	cmp	r3, #4
 800ac20:	bf02      	ittt	eq
 800ac22:	68e5      	ldreq	r5, [r4, #12]
 800ac24:	6833      	ldreq	r3, [r6, #0]
 800ac26:	1aed      	subeq	r5, r5, r3
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	bf0c      	ite	eq
 800ac2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac30:	2500      	movne	r5, #0
 800ac32:	4293      	cmp	r3, r2
 800ac34:	bfc4      	itt	gt
 800ac36:	1a9b      	subgt	r3, r3, r2
 800ac38:	18ed      	addgt	r5, r5, r3
 800ac3a:	2600      	movs	r6, #0
 800ac3c:	341a      	adds	r4, #26
 800ac3e:	42b5      	cmp	r5, r6
 800ac40:	d11a      	bne.n	800ac78 <_printf_common+0xc8>
 800ac42:	2000      	movs	r0, #0
 800ac44:	e008      	b.n	800ac58 <_printf_common+0xa8>
 800ac46:	2301      	movs	r3, #1
 800ac48:	4652      	mov	r2, sl
 800ac4a:	4641      	mov	r1, r8
 800ac4c:	4638      	mov	r0, r7
 800ac4e:	47c8      	blx	r9
 800ac50:	3001      	adds	r0, #1
 800ac52:	d103      	bne.n	800ac5c <_printf_common+0xac>
 800ac54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac5c:	3501      	adds	r5, #1
 800ac5e:	e7c6      	b.n	800abee <_printf_common+0x3e>
 800ac60:	18e1      	adds	r1, r4, r3
 800ac62:	1c5a      	adds	r2, r3, #1
 800ac64:	2030      	movs	r0, #48	@ 0x30
 800ac66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac6a:	4422      	add	r2, r4
 800ac6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac74:	3302      	adds	r3, #2
 800ac76:	e7c7      	b.n	800ac08 <_printf_common+0x58>
 800ac78:	2301      	movs	r3, #1
 800ac7a:	4622      	mov	r2, r4
 800ac7c:	4641      	mov	r1, r8
 800ac7e:	4638      	mov	r0, r7
 800ac80:	47c8      	blx	r9
 800ac82:	3001      	adds	r0, #1
 800ac84:	d0e6      	beq.n	800ac54 <_printf_common+0xa4>
 800ac86:	3601      	adds	r6, #1
 800ac88:	e7d9      	b.n	800ac3e <_printf_common+0x8e>
	...

0800ac8c <_printf_i>:
 800ac8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac90:	7e0f      	ldrb	r7, [r1, #24]
 800ac92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac94:	2f78      	cmp	r7, #120	@ 0x78
 800ac96:	4691      	mov	r9, r2
 800ac98:	4680      	mov	r8, r0
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	469a      	mov	sl, r3
 800ac9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aca2:	d807      	bhi.n	800acb4 <_printf_i+0x28>
 800aca4:	2f62      	cmp	r7, #98	@ 0x62
 800aca6:	d80a      	bhi.n	800acbe <_printf_i+0x32>
 800aca8:	2f00      	cmp	r7, #0
 800acaa:	f000 80d2 	beq.w	800ae52 <_printf_i+0x1c6>
 800acae:	2f58      	cmp	r7, #88	@ 0x58
 800acb0:	f000 80b9 	beq.w	800ae26 <_printf_i+0x19a>
 800acb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800acbc:	e03a      	b.n	800ad34 <_printf_i+0xa8>
 800acbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800acc2:	2b15      	cmp	r3, #21
 800acc4:	d8f6      	bhi.n	800acb4 <_printf_i+0x28>
 800acc6:	a101      	add	r1, pc, #4	@ (adr r1, 800accc <_printf_i+0x40>)
 800acc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800accc:	0800ad25 	.word	0x0800ad25
 800acd0:	0800ad39 	.word	0x0800ad39
 800acd4:	0800acb5 	.word	0x0800acb5
 800acd8:	0800acb5 	.word	0x0800acb5
 800acdc:	0800acb5 	.word	0x0800acb5
 800ace0:	0800acb5 	.word	0x0800acb5
 800ace4:	0800ad39 	.word	0x0800ad39
 800ace8:	0800acb5 	.word	0x0800acb5
 800acec:	0800acb5 	.word	0x0800acb5
 800acf0:	0800acb5 	.word	0x0800acb5
 800acf4:	0800acb5 	.word	0x0800acb5
 800acf8:	0800ae39 	.word	0x0800ae39
 800acfc:	0800ad63 	.word	0x0800ad63
 800ad00:	0800adf3 	.word	0x0800adf3
 800ad04:	0800acb5 	.word	0x0800acb5
 800ad08:	0800acb5 	.word	0x0800acb5
 800ad0c:	0800ae5b 	.word	0x0800ae5b
 800ad10:	0800acb5 	.word	0x0800acb5
 800ad14:	0800ad63 	.word	0x0800ad63
 800ad18:	0800acb5 	.word	0x0800acb5
 800ad1c:	0800acb5 	.word	0x0800acb5
 800ad20:	0800adfb 	.word	0x0800adfb
 800ad24:	6833      	ldr	r3, [r6, #0]
 800ad26:	1d1a      	adds	r2, r3, #4
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	6032      	str	r2, [r6, #0]
 800ad2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad34:	2301      	movs	r3, #1
 800ad36:	e09d      	b.n	800ae74 <_printf_i+0x1e8>
 800ad38:	6833      	ldr	r3, [r6, #0]
 800ad3a:	6820      	ldr	r0, [r4, #0]
 800ad3c:	1d19      	adds	r1, r3, #4
 800ad3e:	6031      	str	r1, [r6, #0]
 800ad40:	0606      	lsls	r6, r0, #24
 800ad42:	d501      	bpl.n	800ad48 <_printf_i+0xbc>
 800ad44:	681d      	ldr	r5, [r3, #0]
 800ad46:	e003      	b.n	800ad50 <_printf_i+0xc4>
 800ad48:	0645      	lsls	r5, r0, #25
 800ad4a:	d5fb      	bpl.n	800ad44 <_printf_i+0xb8>
 800ad4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad50:	2d00      	cmp	r5, #0
 800ad52:	da03      	bge.n	800ad5c <_printf_i+0xd0>
 800ad54:	232d      	movs	r3, #45	@ 0x2d
 800ad56:	426d      	negs	r5, r5
 800ad58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad5c:	4859      	ldr	r0, [pc, #356]	@ (800aec4 <_printf_i+0x238>)
 800ad5e:	230a      	movs	r3, #10
 800ad60:	e011      	b.n	800ad86 <_printf_i+0xfa>
 800ad62:	6821      	ldr	r1, [r4, #0]
 800ad64:	6833      	ldr	r3, [r6, #0]
 800ad66:	0608      	lsls	r0, r1, #24
 800ad68:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad6c:	d402      	bmi.n	800ad74 <_printf_i+0xe8>
 800ad6e:	0649      	lsls	r1, r1, #25
 800ad70:	bf48      	it	mi
 800ad72:	b2ad      	uxthmi	r5, r5
 800ad74:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad76:	4853      	ldr	r0, [pc, #332]	@ (800aec4 <_printf_i+0x238>)
 800ad78:	6033      	str	r3, [r6, #0]
 800ad7a:	bf14      	ite	ne
 800ad7c:	230a      	movne	r3, #10
 800ad7e:	2308      	moveq	r3, #8
 800ad80:	2100      	movs	r1, #0
 800ad82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad86:	6866      	ldr	r6, [r4, #4]
 800ad88:	60a6      	str	r6, [r4, #8]
 800ad8a:	2e00      	cmp	r6, #0
 800ad8c:	bfa2      	ittt	ge
 800ad8e:	6821      	ldrge	r1, [r4, #0]
 800ad90:	f021 0104 	bicge.w	r1, r1, #4
 800ad94:	6021      	strge	r1, [r4, #0]
 800ad96:	b90d      	cbnz	r5, 800ad9c <_printf_i+0x110>
 800ad98:	2e00      	cmp	r6, #0
 800ad9a:	d04b      	beq.n	800ae34 <_printf_i+0x1a8>
 800ad9c:	4616      	mov	r6, r2
 800ad9e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ada2:	fb03 5711 	mls	r7, r3, r1, r5
 800ada6:	5dc7      	ldrb	r7, [r0, r7]
 800ada8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800adac:	462f      	mov	r7, r5
 800adae:	42bb      	cmp	r3, r7
 800adb0:	460d      	mov	r5, r1
 800adb2:	d9f4      	bls.n	800ad9e <_printf_i+0x112>
 800adb4:	2b08      	cmp	r3, #8
 800adb6:	d10b      	bne.n	800add0 <_printf_i+0x144>
 800adb8:	6823      	ldr	r3, [r4, #0]
 800adba:	07df      	lsls	r7, r3, #31
 800adbc:	d508      	bpl.n	800add0 <_printf_i+0x144>
 800adbe:	6923      	ldr	r3, [r4, #16]
 800adc0:	6861      	ldr	r1, [r4, #4]
 800adc2:	4299      	cmp	r1, r3
 800adc4:	bfde      	ittt	le
 800adc6:	2330      	movle	r3, #48	@ 0x30
 800adc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800adcc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800add0:	1b92      	subs	r2, r2, r6
 800add2:	6122      	str	r2, [r4, #16]
 800add4:	f8cd a000 	str.w	sl, [sp]
 800add8:	464b      	mov	r3, r9
 800adda:	aa03      	add	r2, sp, #12
 800addc:	4621      	mov	r1, r4
 800adde:	4640      	mov	r0, r8
 800ade0:	f7ff fee6 	bl	800abb0 <_printf_common>
 800ade4:	3001      	adds	r0, #1
 800ade6:	d14a      	bne.n	800ae7e <_printf_i+0x1f2>
 800ade8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adec:	b004      	add	sp, #16
 800adee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adf2:	6823      	ldr	r3, [r4, #0]
 800adf4:	f043 0320 	orr.w	r3, r3, #32
 800adf8:	6023      	str	r3, [r4, #0]
 800adfa:	4833      	ldr	r0, [pc, #204]	@ (800aec8 <_printf_i+0x23c>)
 800adfc:	2778      	movs	r7, #120	@ 0x78
 800adfe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae02:	6823      	ldr	r3, [r4, #0]
 800ae04:	6831      	ldr	r1, [r6, #0]
 800ae06:	061f      	lsls	r7, r3, #24
 800ae08:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae0c:	d402      	bmi.n	800ae14 <_printf_i+0x188>
 800ae0e:	065f      	lsls	r7, r3, #25
 800ae10:	bf48      	it	mi
 800ae12:	b2ad      	uxthmi	r5, r5
 800ae14:	6031      	str	r1, [r6, #0]
 800ae16:	07d9      	lsls	r1, r3, #31
 800ae18:	bf44      	itt	mi
 800ae1a:	f043 0320 	orrmi.w	r3, r3, #32
 800ae1e:	6023      	strmi	r3, [r4, #0]
 800ae20:	b11d      	cbz	r5, 800ae2a <_printf_i+0x19e>
 800ae22:	2310      	movs	r3, #16
 800ae24:	e7ac      	b.n	800ad80 <_printf_i+0xf4>
 800ae26:	4827      	ldr	r0, [pc, #156]	@ (800aec4 <_printf_i+0x238>)
 800ae28:	e7e9      	b.n	800adfe <_printf_i+0x172>
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	f023 0320 	bic.w	r3, r3, #32
 800ae30:	6023      	str	r3, [r4, #0]
 800ae32:	e7f6      	b.n	800ae22 <_printf_i+0x196>
 800ae34:	4616      	mov	r6, r2
 800ae36:	e7bd      	b.n	800adb4 <_printf_i+0x128>
 800ae38:	6833      	ldr	r3, [r6, #0]
 800ae3a:	6825      	ldr	r5, [r4, #0]
 800ae3c:	6961      	ldr	r1, [r4, #20]
 800ae3e:	1d18      	adds	r0, r3, #4
 800ae40:	6030      	str	r0, [r6, #0]
 800ae42:	062e      	lsls	r6, r5, #24
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	d501      	bpl.n	800ae4c <_printf_i+0x1c0>
 800ae48:	6019      	str	r1, [r3, #0]
 800ae4a:	e002      	b.n	800ae52 <_printf_i+0x1c6>
 800ae4c:	0668      	lsls	r0, r5, #25
 800ae4e:	d5fb      	bpl.n	800ae48 <_printf_i+0x1bc>
 800ae50:	8019      	strh	r1, [r3, #0]
 800ae52:	2300      	movs	r3, #0
 800ae54:	6123      	str	r3, [r4, #16]
 800ae56:	4616      	mov	r6, r2
 800ae58:	e7bc      	b.n	800add4 <_printf_i+0x148>
 800ae5a:	6833      	ldr	r3, [r6, #0]
 800ae5c:	1d1a      	adds	r2, r3, #4
 800ae5e:	6032      	str	r2, [r6, #0]
 800ae60:	681e      	ldr	r6, [r3, #0]
 800ae62:	6862      	ldr	r2, [r4, #4]
 800ae64:	2100      	movs	r1, #0
 800ae66:	4630      	mov	r0, r6
 800ae68:	f7f5 f9c2 	bl	80001f0 <memchr>
 800ae6c:	b108      	cbz	r0, 800ae72 <_printf_i+0x1e6>
 800ae6e:	1b80      	subs	r0, r0, r6
 800ae70:	6060      	str	r0, [r4, #4]
 800ae72:	6863      	ldr	r3, [r4, #4]
 800ae74:	6123      	str	r3, [r4, #16]
 800ae76:	2300      	movs	r3, #0
 800ae78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae7c:	e7aa      	b.n	800add4 <_printf_i+0x148>
 800ae7e:	6923      	ldr	r3, [r4, #16]
 800ae80:	4632      	mov	r2, r6
 800ae82:	4649      	mov	r1, r9
 800ae84:	4640      	mov	r0, r8
 800ae86:	47d0      	blx	sl
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d0ad      	beq.n	800ade8 <_printf_i+0x15c>
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	079b      	lsls	r3, r3, #30
 800ae90:	d413      	bmi.n	800aeba <_printf_i+0x22e>
 800ae92:	68e0      	ldr	r0, [r4, #12]
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	4298      	cmp	r0, r3
 800ae98:	bfb8      	it	lt
 800ae9a:	4618      	movlt	r0, r3
 800ae9c:	e7a6      	b.n	800adec <_printf_i+0x160>
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4632      	mov	r2, r6
 800aea2:	4649      	mov	r1, r9
 800aea4:	4640      	mov	r0, r8
 800aea6:	47d0      	blx	sl
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d09d      	beq.n	800ade8 <_printf_i+0x15c>
 800aeac:	3501      	adds	r5, #1
 800aeae:	68e3      	ldr	r3, [r4, #12]
 800aeb0:	9903      	ldr	r1, [sp, #12]
 800aeb2:	1a5b      	subs	r3, r3, r1
 800aeb4:	42ab      	cmp	r3, r5
 800aeb6:	dcf2      	bgt.n	800ae9e <_printf_i+0x212>
 800aeb8:	e7eb      	b.n	800ae92 <_printf_i+0x206>
 800aeba:	2500      	movs	r5, #0
 800aebc:	f104 0619 	add.w	r6, r4, #25
 800aec0:	e7f5      	b.n	800aeae <_printf_i+0x222>
 800aec2:	bf00      	nop
 800aec4:	0800baa9 	.word	0x0800baa9
 800aec8:	0800baba 	.word	0x0800baba

0800aecc <memmove>:
 800aecc:	4288      	cmp	r0, r1
 800aece:	b510      	push	{r4, lr}
 800aed0:	eb01 0402 	add.w	r4, r1, r2
 800aed4:	d902      	bls.n	800aedc <memmove+0x10>
 800aed6:	4284      	cmp	r4, r0
 800aed8:	4623      	mov	r3, r4
 800aeda:	d807      	bhi.n	800aeec <memmove+0x20>
 800aedc:	1e43      	subs	r3, r0, #1
 800aede:	42a1      	cmp	r1, r4
 800aee0:	d008      	beq.n	800aef4 <memmove+0x28>
 800aee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aeea:	e7f8      	b.n	800aede <memmove+0x12>
 800aeec:	4402      	add	r2, r0
 800aeee:	4601      	mov	r1, r0
 800aef0:	428a      	cmp	r2, r1
 800aef2:	d100      	bne.n	800aef6 <memmove+0x2a>
 800aef4:	bd10      	pop	{r4, pc}
 800aef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aefa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aefe:	e7f7      	b.n	800aef0 <memmove+0x24>

0800af00 <_sbrk_r>:
 800af00:	b538      	push	{r3, r4, r5, lr}
 800af02:	4d06      	ldr	r5, [pc, #24]	@ (800af1c <_sbrk_r+0x1c>)
 800af04:	2300      	movs	r3, #0
 800af06:	4604      	mov	r4, r0
 800af08:	4608      	mov	r0, r1
 800af0a:	602b      	str	r3, [r5, #0]
 800af0c:	f000 f83e 	bl	800af8c <_sbrk>
 800af10:	1c43      	adds	r3, r0, #1
 800af12:	d102      	bne.n	800af1a <_sbrk_r+0x1a>
 800af14:	682b      	ldr	r3, [r5, #0]
 800af16:	b103      	cbz	r3, 800af1a <_sbrk_r+0x1a>
 800af18:	6023      	str	r3, [r4, #0]
 800af1a:	bd38      	pop	{r3, r4, r5, pc}
 800af1c:	20002794 	.word	0x20002794

0800af20 <_realloc_r>:
 800af20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af24:	4680      	mov	r8, r0
 800af26:	4615      	mov	r5, r2
 800af28:	460c      	mov	r4, r1
 800af2a:	b921      	cbnz	r1, 800af36 <_realloc_r+0x16>
 800af2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af30:	4611      	mov	r1, r2
 800af32:	f7ff bc59 	b.w	800a7e8 <_malloc_r>
 800af36:	b92a      	cbnz	r2, 800af44 <_realloc_r+0x24>
 800af38:	f7ff fbea 	bl	800a710 <_free_r>
 800af3c:	2400      	movs	r4, #0
 800af3e:	4620      	mov	r0, r4
 800af40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af44:	f000 f81a 	bl	800af7c <_malloc_usable_size_r>
 800af48:	4285      	cmp	r5, r0
 800af4a:	4606      	mov	r6, r0
 800af4c:	d802      	bhi.n	800af54 <_realloc_r+0x34>
 800af4e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800af52:	d8f4      	bhi.n	800af3e <_realloc_r+0x1e>
 800af54:	4629      	mov	r1, r5
 800af56:	4640      	mov	r0, r8
 800af58:	f7ff fc46 	bl	800a7e8 <_malloc_r>
 800af5c:	4607      	mov	r7, r0
 800af5e:	2800      	cmp	r0, #0
 800af60:	d0ec      	beq.n	800af3c <_realloc_r+0x1c>
 800af62:	42b5      	cmp	r5, r6
 800af64:	462a      	mov	r2, r5
 800af66:	4621      	mov	r1, r4
 800af68:	bf28      	it	cs
 800af6a:	4632      	movcs	r2, r6
 800af6c:	f7ff fbc2 	bl	800a6f4 <memcpy>
 800af70:	4621      	mov	r1, r4
 800af72:	4640      	mov	r0, r8
 800af74:	f7ff fbcc 	bl	800a710 <_free_r>
 800af78:	463c      	mov	r4, r7
 800af7a:	e7e0      	b.n	800af3e <_realloc_r+0x1e>

0800af7c <_malloc_usable_size_r>:
 800af7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af80:	1f18      	subs	r0, r3, #4
 800af82:	2b00      	cmp	r3, #0
 800af84:	bfbc      	itt	lt
 800af86:	580b      	ldrlt	r3, [r1, r0]
 800af88:	18c0      	addlt	r0, r0, r3
 800af8a:	4770      	bx	lr

0800af8c <_sbrk>:
 800af8c:	4a04      	ldr	r2, [pc, #16]	@ (800afa0 <_sbrk+0x14>)
 800af8e:	6811      	ldr	r1, [r2, #0]
 800af90:	4603      	mov	r3, r0
 800af92:	b909      	cbnz	r1, 800af98 <_sbrk+0xc>
 800af94:	4903      	ldr	r1, [pc, #12]	@ (800afa4 <_sbrk+0x18>)
 800af96:	6011      	str	r1, [r2, #0]
 800af98:	6810      	ldr	r0, [r2, #0]
 800af9a:	4403      	add	r3, r0
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	4770      	bx	lr
 800afa0:	200027a4 	.word	0x200027a4
 800afa4:	200027a8 	.word	0x200027a8

0800afa8 <_init>:
 800afa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afaa:	bf00      	nop
 800afac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afae:	bc08      	pop	{r3}
 800afb0:	469e      	mov	lr, r3
 800afb2:	4770      	bx	lr

0800afb4 <_fini>:
 800afb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb6:	bf00      	nop
 800afb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afba:	bc08      	pop	{r3}
 800afbc:	469e      	mov	lr, r3
 800afbe:	4770      	bx	lr
