<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Krishil Gandhi - Computer Architecture & RTL Design</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar">
        <div class="nav-content">
            <div class="logo">Krishil Gandhi</div>
            <ul class="nav-links">
                <li><a href="#about">About</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </div>
    </nav>

    <!-- About Section -->
    <section id="about" class="about">
        <h2>About Me</h2>
        <div class="about-content">
            <div class="profile-image-container">
                <img src="assets/Krishil.jpg" alt="Krishil Gandhi" class="profile-photo">
            </div>
            <div class="about-text">
                <p>Hello! I'm Krishil Gandhi, a Computer Architecture and RTL Design enthusiast currently pursuing my studies at Georgia Tech. I have a strong foundation in digital logic and hardware description languages, allowing me to create optimized and reliable digital circuits. </p>
                <p>Additionally, I have significant experience in design space exploration for various machine learning accelerators and CPU architectures, enabling me to identify optimal trade-offs between performance, energy efficiency, and hardware complexity. My expertise spans across various domains including ASIC design, FPGA development, and deep learning hardware acceleration.</p>
                <div class="skills">
                    <h3>Technical Skills</h3>
                    <ul class="skill-list">
                        <li>Verilog/SystemVerilog</li>
                        <li>VHDL</li>
                        <li>C++</li>
                        <li>Python</li>
                        <li>Computer Architecture</li>
                        <li>ASIC Design</li>
                        <li>FPGA Development</li>
                        <li>Deep Learning</li>
                        <li>Pytorch</li>
                        <li>Tensorflow</li>
                        <li>Xilinx Vivado</li>
                        <li>Cadence Genus</li>
                        <li>Synopsys Design Compiler</li>
                        <li>Cadence Virtuoso</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects">
        <h2>My Projects</h2>
        <div class="project-grid">
            <div class="project-card">
                <h3>Hardware-Software Codesign of DNN Accelerators Using Approximate Posit Multiplierse</h3>
                <p>Designed a hardware accelerator for neural networks (Simba) by improving the design of the MAC unit using Verilog and changing the number system of the chip to a modified Posit number system. Achieved 2.2 speedup, 3.1 lower energy use, and 3.2 smaller area without accuracy loss compared to the baseline using the Timeloop accelerator simulator.</p>
                <div class="project-links">
                    <a href="assets/reports/ASPDAC2022.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>KALAM: toolKit for Automating high-Level synthesis of Analog computing systeMs</h3>
                <p>Developed a tool using Python for generating and simulating analog computing systems using margin propagation (MP)-based circuits. The tool supports generation of the following circuits: Bayesian networks using soft MP based analog gates, LDPC decoders (Minsum), and ANN inference via MP-based MAC circuits.</p>
                <div class="project-links">
                    <a href="assets/reports/IISc.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>A Novel SRAM-Based Cache Architecture for Enhanced Machine Learning Workloads</h3>
                <p>Designed a near memory (SRAM) accelerator for DNN workloads taking advantage of approximate Posit MAC units and integrating tailored vector Multiply-Accumulate (MAC) Units within SRAM sub-arrays. W analyzed the performance of the proposed design using the Timeloop accelerator simulator as well as the performance of the MAC units made using Verilog.</p>
                <div class="project-links">
                    <a href="assets/reports/SRIP_2023.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Enhancements to DRAM On-Die ECC for Emerging Integrity Issues </h3>
                <p>Simulated the reliability of different on-die ECC schemes for DRAM, such as SECDED codes, Reed Solomon codes,BCH codes, and Chipkill using the DRAM-Faultsim reliability simulator using C++. Analyzed the encoder/decoder circuit for SECDED, BCH and Reed Solomon codes in order to find the optimum on
                    die ECC scheme in terms of reliability, performance and storage overhead.</p>
                <div class="project-links">
                    <a href="assets/reports/RSCA_Final_report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Hardware Accelerator for CNN Design on FPGA</h3>
                <p>Designed a single PE containing convolution and pooling blocks and asingle memory level hardware accelerator design for CNN architecture and implemented it on the Xilinx Zedboard FPGA using Verilog. Simulated many floating point MAC units in Cadence Genus
                    in order to find the best performing MAC unit.</p>
                <div class="project-links">
                    <a href="assets/reports/UG_Project_Report.pdf" class="project-link">View Report</a>
                </div>
            </div>
            
            <div class="project-card">
                <h3>Lane Detection using OpenCV on RISC-V based PolarFire SoC Icicle kit</h3>
                <p>Project involved hardware-software codesign for implementation of Lane Detection using OpenCV, Verilog and C++ on the Microchip Polarfire SoC icicle kit</p>
                <div class="project-links">
                    <a href="assets/reports/VLSID.pdf" class="project-link">View Report</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact">
        <h2>Get in Touch</h2>
        <div class="contact-content">
            <div class="contact-info">
                <div class="contact-item">
                    <i class="fas fa-envelope"></i>
                    <a href="kgandhi67@gatech.edu">kgandhi67@gatech.edu</a>
                </div>
                <div class="contact-item">
                    <i class="fab fa-linkedin"></i>
                    <a href="https://www.linkedin.com/in/krishil-gandhi/">LinkedIn</a>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer>
        <p>&copy; 2025 Krishil Gandhi. All rights reserved.</p>
    </footer>
</body>
</html>