<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml XCVR_TOP.twx XCVR_TOP.ncd -o XCVR_TOP.twr XCVR_TOP.pcf
-ucf XCVR_TOP.ucf

</twCmdLine><twDesign>XCVR_TOP.ncd</twDesign><twDesignPath>XCVR_TOP.ncd</twDesignPath><twPCF>XCVR_TOP.pcf</twPCF><twPcfPath>XCVR_TOP.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1923"><twDevName>xc6vhx380t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.153</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.847</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.192</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.847</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.192</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.847</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.192</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X58Y156.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>0.931</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y156.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y156.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>0.947</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y156.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y156.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>0.947</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y156.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.627</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X69Y168.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.373</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.592</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X69Y168.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.135</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X69Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y168.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.135</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>4341</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>453</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.570</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>5.238</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.794</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.319</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.987</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.284</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.150</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.818</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.570</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>5.238</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.794</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.319</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.987</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.284</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.150</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.818</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.570</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>5.238</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.794</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.319</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.987</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.284</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.150</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>4.818</twDel><twSUTime>0.297</twSUTime><twTotPathDel>5.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X25Y141.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMinDelay" ><twTotDel>0.096</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.186</twDel><twSUTime>0.055</twSUTime><twTotPathDel>0.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y141.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y141.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X24Y140.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>0.078</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.190</twDel><twSUTime>0.077</twSUTime><twTotPathDel>0.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y140.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y140.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X25Y141.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMinDelay" ><twTotDel>0.122</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.214</twDel><twSUTime>0.057</twSUTime><twTotPathDel>0.157</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y141.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.116</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y141.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="44" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>540</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>524</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 17 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.909</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.814</twDel><twSUTime>0.060</twSUTime><twTotPathDel>2.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X30Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.874</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.611</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.516</twDel><twSUTime>0.060</twSUTime><twTotPathDel>2.576</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X38Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>2.576</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.559</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.464</twDel><twSUTime>0.060</twSUTime><twTotPathDel>2.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X26Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/N42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>2.524</twTotDel><twDestClk twEdge ="twRising">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X24Y150.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.413</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C</twDest><twTotPathDel>1.413</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X23Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.283</twLogDel><twRouteDel>1.130</twRouteDel><twTotDel>1.413</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X24Y150.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.411</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>1.411</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X23Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.283</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4066</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>617</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.206</twMinPer></twConstHead><twPathRptBanner iPaths="181" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (SLICE_X48Y141.A5), 181 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.794</twSlack><twSrc BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y24.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y24.DOADO15</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y130.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y141.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.543</twLogDel><twRouteDel>4.628</twRouteDel><twTotDel>7.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.802</twSlack><twSrc BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y24.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y24.DOADO9</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y130.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y141.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.543</twLogDel><twRouteDel>4.620</twRouteDel><twTotDel>7.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.931</twSlack><twSrc BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y24.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y24.DOPADOP1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y121.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y130.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y141.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.543</twLogDel><twRouteDel>4.491</twRouteDel><twTotDel>7.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (SLICE_X4Y99.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.817</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>7.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;1&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y99.DI</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">6.690</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y99.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>0.458</twLogDel><twRouteDel>6.690</twRouteDel><twTotDel>7.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (SLICE_X14Y93.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.001</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>6.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;1&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.DI</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">6.506</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>0.458</twLogDel><twRouteDel>6.506</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X38Y135.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X39Y136.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y136.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y136.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.102</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y139.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="28.148" period="30.000" constraintValue="30.000" deviceLimit="1.852" freqLimit="539.957" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y21.CLKARDCLKL" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="28.148" period="30.000" constraintValue="30.000" deviceLimit="1.852" freqLimit="539.957" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y24.CLKARDCLKL" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA" slack="28.148" period="30.000" constraintValue="30.000" deviceLimit="1.852" freqLimit="539.957" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X2Y22.CLKARDCLKL" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.578</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.483</twDel><twSUTime>0.060</twSUTime><twTotPathDel>2.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>2.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y139.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.888</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.837</twDel><twSUTime>0.016</twSUTime><twTotPathDel>0.853</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y139.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y139.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.654</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.562</twDel><twSUTime>0.057</twSUTime><twTotPathDel>0.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMinDelay" ><twTotDel>0.114</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.206</twDel><twSUTime>0.057</twSUTime><twTotPathDel>0.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y139.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.111</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y139.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.228</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.339</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y139.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y139.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.980</twTotDel><twSrc BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.071</twDel><twSUTime>0.056</twSUTime><twTotPathDel>1.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y138.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y138.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y145.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.874</twRouteDel><twTotDel>1.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="89" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="90" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.566</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.789</twDel><twSUTime>0.258</twSUTime><twTotPathDel>1.047</twTotPathDel><twClkSkew dest = "1.738" src = "4.222">2.484</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X43Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.506</twRouteDel><twTotDel>1.047</twTotDel><twDestClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.579</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.579</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y138.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twComp></twPathDel><twLogDel>0.574</twLogDel><twRouteDel>2.005</twRouteDel><twTotDel>2.579</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.526</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.526</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twComp></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.526</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.524</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.524</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y132.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twComp></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.524</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>1.187</twTotDel><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.338</twDel><twSUTime>-0.075</twSUTime><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "1.432" src = "2.241">0.809</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X43Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y138.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.173</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twFalling">Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0&lt;13&gt;</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch&quot; 7.8 ns HIGH 50%;" ScopeName="">TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD         TIMEGRP         &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch&quot; 7.8         ns HIGH 50%;</twConstName><twItemCnt>1415</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>279</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.354</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1 (OLOGIC_X0Y8.OCE), 17 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.446</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twTotPathDel>4.476</twTotPathDel><twClkSkew dest = "1.702" src = "1.545">-0.157</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X31Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.716</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>3.933</twRouteDel><twTotDel>4.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.894</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twTotPathDel>2.896</twTotPathDel><twClkSkew dest = "1.018" src = "0.993">-0.025</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>2.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.910</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twTotPathDel>2.880</twTotPathDel><twClkSkew dest = "1.018" src = "0.993">-0.025</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y8.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>2.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1 (OLOGIC_X0Y9.OCE), 17 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.457</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twTotPathDel>4.465</twTotPathDel><twClkSkew dest = "1.702" src = "1.545">-0.157</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X31Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.716</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>4.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.905</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twTotPathDel>2.885</twTotPathDel><twClkSkew dest = "1.018" src = "0.993">-0.025</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.281</twRouteDel><twTotDel>2.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.921</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twTotPathDel>2.869</twTotPathDel><twClkSkew dest = "1.018" src = "0.993">-0.025</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y9.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.265</twRouteDel><twTotDel>2.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1 (OLOGIC_X0Y10.OCE), 17 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.538</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twTotPathDel>4.374</twTotPathDel><twClkSkew dest = "1.692" src = "1.545">-0.147</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X31Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.716</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.986</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twTotPathDel>2.794</twTotPathDel><twClkSkew dest = "1.008" src = "0.993">-0.015</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.190</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.002</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew dest = "1.008" src = "0.993">-0.015</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X65Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.OCE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y10.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>2.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD
        TIMEGRP
        &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch&quot; 7.8
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1 (SLICE_X24Y89.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twDest><twTotPathDel>0.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X24Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1-In1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.080</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2 (SLICE_X24Y89.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X24Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.CX</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.064</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2-In4</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2</twBEL></twPathDel><twLogDel>0.051</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13 (SLICE_X15Y90.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew dest = "0.507" src = "0.465">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X12Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.080</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out&lt;15&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/decoder_1/fo1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13</twBEL></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD
        TIMEGRP
        &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch&quot; 7.8
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.770" period="7.800" constraintValue="7.800" deviceLimit="3.030" freqLimit="330.033" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/RXUSRCLK2" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/RXUSRCLK2" locationPin="GTXE1_X0Y8.RXUSRCLK2" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out"/><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Tospwh" slack="5.910" period="7.800" constraintValue="3.900" deviceLimit="0.945" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0_1/SR" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0_1/SR" locationPin="OLOGIC_X0Y18.SR" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/SYSTEM_RESET_N_inv"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Tospwh" slack="5.910" period="7.800" constraintValue="3.900" deviceLimit="0.945" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1_1/SR" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1_1/SR" locationPin="OLOGIC_X0Y17.SR" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/SYSTEM_RESET_N_inv"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch&quot; 7.8 ns HIGH 50%;" ScopeName="">TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD         TIMEGRP         &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch&quot; 7.8         ns HIGH 50%;</twConstName><twItemCnt>3277</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1644</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.030</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i (GTXE1_X0Y8.TXDATA10), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.817</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12</twSrc><twDest BELType="HSIO">Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i</twDest><twTotPathDel>3.201</twTotPathDel><twClkSkew dest = "1.232" src = "0.979">-0.253</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12</twSrc><twDest BELType='HSIO'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X5Y86.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out&lt;15&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y8.TXDATA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y8.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXDATA</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i</twBEL></twPathDel><twLogDel>0.617</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X4Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.952</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "1.585" src = "1.549">-0.036</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X26Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/DOUT_tmp</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X14Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.006</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew dest = "1.588" src = "1.549">-0.039</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X26Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/DOUT_tmp</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD
        TIMEGRP
        &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch&quot; 7.8
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y24.DIBDI12), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.596" src = "0.458">-0.138</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X20Y124.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;83&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.DIBDI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;84&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>-52.9</twPctLog><twPctRoute>152.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y24.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "0.596" src = "0.455">-0.141</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X24Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;75&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.243</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;75&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>-51.9</twPctLog><twPctRoute>151.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y21.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.169</twTotPathDel><twClkSkew dest = "0.598" src = "0.452">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twSrcClk><twPathDel><twSite>SLICE_X20Y105.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y21.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out</twDestClk><twPctLog>-30.8</twPctLog><twPctRoute>130.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD
        TIMEGRP
        &quot;Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch&quot; 7.8
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.770" period="7.800" constraintValue="7.800" deviceLimit="3.030" freqLimit="330.033" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/TXUSRCLK2" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/TXUSRCLK2" locationPin="GTXE1_X0Y8.TXUSRCLK2" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKB" slack="5.948" period="7.800" constraintValue="7.800" deviceLimit="1.852" freqLimit="539.957" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y21.CLKBWRCLKL" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out"/><twPinLimit anchorID="147" type="MINPERIOD" name="Trper_CLKB" slack="5.948" period="7.800" constraintValue="7.800" deviceLimit="1.852" freqLimit="539.957" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y24.CLKBWRCLKL" clockNet="Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_XCVR_Ref_Clock_in = PERIOD &quot;XCVR_Ref_Clock_in&quot; 7.8 ns HIGH 50%;" ScopeName="">TS_XCVR_Ref_Clock_in = PERIOD TIMEGRP &quot;XCVR_Ref_Clock_in&quot; 7.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_XCVR_Ref_Clock_in = PERIOD TIMEGRP &quot;XCVR_Ref_Clock_in&quot; 7.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="6.262" period="7.800" constraintValue="7.800" deviceLimit="1.538" freqLimit="650.195" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y8.NORTHREFCLKRX0" clockNet="Ref_Clock_buffer_out"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="6.262" period="7.800" constraintValue="7.800" deviceLimit="1.538" freqLimit="650.195" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0" locationPin="GTXE1_X0Y8.NORTHREFCLKTX0" clockNet="Ref_Clock_buffer_out"/><twPinLimit anchorID="152" type="MINPERIOD" name="Tbcper_I" slack="6.467" period="7.800" constraintValue="7.800" deviceLimit="1.333" freqLimit="750.188" physResource="Ref_Clock_buffer_out_BUFG/I0" logResource="Ref_Clock_buffer_out_BUFG/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Ref_Clock_buffer_out"/></twPinLimitRpt></twConst><twConst anchorID="153" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_XCVR_Ref_Clock_in_N = PERIOD &quot;XCVR_Ref_Clock_in_N&quot; 7.8 ns HIGH 50%;" ScopeName="">TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP &quot;XCVR_Ref_Clock_in_N&quot; 7.8 ns HIGH 50%;</twConstName><twItemCnt>1857</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>332</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.232</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (SLICE_X56Y103.B3), 26 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.568</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew dest = "0.918" src = "1.036">0.118</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y110.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;6&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twBEL></twPathDel><twLogDel>0.672</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.608</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twTotPathDel>3.037</twTotPathDel><twClkSkew dest = "0.918" src = "1.038">0.120</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;15&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>3.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.740</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twTotPathDel>2.907</twTotPathDel><twClkSkew dest = "0.918" src = "1.036">0.118</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y110.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;6&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (SLICE_X56Y103.C4), 16 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.055</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twTotPathDel>2.592</twTotPathDel><twClkSkew dest = "0.918" src = "1.036">0.118</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y110.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;6&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>2.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.095</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twTotPathDel>2.550</twTotPathDel><twClkSkew dest = "0.918" src = "1.038">0.120</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;15&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twLogDel>0.426</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>2.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.227</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twTotPathDel>2.420</twTotPathDel><twClkSkew dest = "0.918" src = "1.036">0.118</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y110.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;6&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;1</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>2.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7 (SLICE_X56Y102.CIN), 44 paths
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.222</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew dest = "0.074" src = "0.088">0.014</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut&lt;1&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor&lt;7&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>1.515</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.406</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew dest = "0.074" src = "0.088">0.014</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut&lt;2&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor&lt;7&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twBEL></twPathDel><twLogDel>0.956</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.455</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twTotPathDel>2.310</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;3&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut&lt;1&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor&lt;7&gt;</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP &quot;XCVR_Ref_Clock_in_N&quot; 7.8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (SLICE_X56Y103.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.085</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (SLICE_X56Y103.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twTotPathDel>0.125</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.087</twRouteDel><twTotDel>0.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r (SLICE_X56Y110.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3</twSrc><twDest BELType="FF">Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r</twDest><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "0.063" src = "0.053">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3</twSrc><twDest BELType='FF'>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twSrcClk><twPathDel><twSite>SLICE_X57Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt&lt;7&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt&lt;15&gt;</twComp><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.power_on_cnt[15]_equal_3_o&lt;15&gt;3</twBEL><twBEL>Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.800">Ref_Clock_buffer_out_BUFG</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="178"><twPinLimitBanner>Component Switching Limit Checks: TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP &quot;XCVR_Ref_Clock_in_N&quot; 7.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="179" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="6.262" period="7.800" constraintValue="7.800" deviceLimit="1.538" freqLimit="650.195" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y8.NORTHREFCLKRX0" clockNet="Ref_Clock_buffer_out"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="6.262" period="7.800" constraintValue="7.800" deviceLimit="1.538" freqLimit="650.195" physResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0" logResource="Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0" locationPin="GTXE1_X0Y8.NORTHREFCLKTX0" clockNet="Ref_Clock_buffer_out"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tbcper_I" slack="6.467" period="7.800" constraintValue="7.800" deviceLimit="1.333" freqLimit="750.188" physResource="Ref_Clock_buffer_out_BUFG/I0" logResource="Ref_Clock_buffer_out_BUFG/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Ref_Clock_buffer_out"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="182">0</twUnmetConstCnt><twDataSheet anchorID="183" twNameLen="19"><twClk2SUList anchorID="184" twDestWidth="19"><twDest>XCVR_Ref_Clock_in</twDest><twClk2SU><twSrc>XCVR_Ref_Clock_in</twSrc><twRiseRise>3.232</twRiseRise></twClk2SU><twClk2SU><twSrc>XCVR_Ref_Clock_in_N</twSrc><twRiseRise>3.232</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="185" twDestWidth="19"><twDest>XCVR_Ref_Clock_in_N</twDest><twClk2SU><twSrc>XCVR_Ref_Clock_in</twSrc><twRiseRise>3.232</twRiseRise></twClk2SU><twClk2SU><twSrc>XCVR_Ref_Clock_in_N</twSrc><twRiseRise>3.232</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="186"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15530</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4121</twConnCnt></twConstCov><twStats anchorID="187"><twMinPer>7.206</twMinPer><twFootnote number="1" /><twMaxFreq>138.773</twMaxFreq><twMaxFromToDel>3.153</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 30 14:50:31 2019 </twTimestamp></twFoot><twClientInfo anchorID="188"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5228 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
