

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32'
================================================================
* Date:           Sun Jan 26 21:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.851 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    86406|    86406|  0.864 ms|  0.864 ms|  86401|  86401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    86404|    86404|         6|          1|          1|  86400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     356|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     166|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     343|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|     343|     722|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-------------------------+---------+----+---+----+-----+
    |            Instance            |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-------------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U20144    |mul_64ns_66ns_129_1_1    |        0|  16|  0|  51|    0|
    |mul_9ns_9ns_16_1_1_U20145       |mul_9ns_9ns_16_1_1       |        0|   0|  0|  50|    0|
    |sparsemux_27_4_32_1_1_x_U20146  |sparsemux_27_4_32_1_1_x  |        0|   0|  0|  65|    0|
    +--------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                           |                         |        0|  16|  0| 166|    0|
    +--------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+--------------------------------+--------------+
    |                Instance               |             Module             |  Expression  |
    +---------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_4ns_16ns_16_4_1_U20147  |mac_muladd_4ns_4ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_9ns_8ns_4ns_17_4_1_U20148   |mac_muladd_9ns_8ns_4ns_17_4_1   |  i0 * i1 + i2|
    +---------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_509_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln34_fu_361_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln35_1_fu_472_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln35_fu_408_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_466_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln41_1_fu_630_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln45_1_fu_547_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln45_2_fu_557_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln45_3_fu_645_p2     |         +|   0|  0|  12|           4|           2|
    |empty_1354_fu_454_p2     |         -|   0|  0|  15|           8|           8|
    |and_ln34_fu_402_p2       |       and|   0|  0|   2|           1|           1|
    |cmp10_i40_fu_460_p2      |      icmp|   0|  0|  12|           4|           3|
    |cmp9_i39_fu_440_p2       |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln34_fu_355_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_376_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln36_fu_396_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln39_1_fu_609_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln39_fu_604_p2      |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln45_fu_640_p2      |      icmp|   0|  0|  12|           4|           3|
    |empty_fu_414_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_618_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_624_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_614_p2        |        or|   0|  0|   2|           1|           1|
    |j_3_mid2_fu_420_p3       |    select|   0|  0|   4|           1|           1|
    |select_ln34_1_fu_515_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln34_fu_382_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln35_1_fu_478_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln35_fu_428_p3    |    select|   0|  0|   4|           1|           4|
    |storemerge73_fu_717_p3   |    select|   0|  0|  32|           1|           1|
    |tmp_s_fu_657_p28         |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_390_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 356|         156|         120|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_6_fu_132               |   9|          2|    9|         18|
    |i_fu_124                 |   9|          2|    4|          8|
    |indvar_flatten59_fu_128  |   9|          2|    8|         16|
    |indvar_flatten72_fu_136  |   9|          2|   17|         34|
    |j_3_fu_120               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln45_2_reg_829                |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |c_6_fu_132                        |   9|   0|    9|          0|
    |cmp10_i40_reg_814                 |   1|   0|    1|          0|
    |cmp9_i39_reg_804                  |   1|   0|    1|          0|
    |empty_1354_reg_809                |   8|   0|    8|          0|
    |i_fu_124                          |   4|   0|    4|          0|
    |icmp_ln35_reg_783                 |   1|   0|    1|          0|
    |icmp_ln35_reg_783_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten59_fu_128           |   8|   0|    8|          0|
    |indvar_flatten72_fu_136           |  17|   0|   17|          0|
    |j_3_fu_120                        |   4|   0|    4|          0|
    |j_3_mid2_reg_788                  |   4|   0|    4|          0|
    |cmp10_i40_reg_814                 |  64|  32|    1|          0|
    |cmp9_i39_reg_804                  |  64|  32|    1|          0|
    |empty_1354_reg_809                |  64|  32|    8|          0|
    |j_3_mid2_reg_788                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 343| 128|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32|  return value|
|Pad4_out_img_address0      |  out|   17|   ap_memory|                                                  Pad4_out_img|         array|
|Pad4_out_img_ce0           |  out|    1|   ap_memory|                                                  Pad4_out_img|         array|
|Pad4_out_img_we0           |  out|    1|   ap_memory|                                                  Pad4_out_img|         array|
|Pad4_out_img_d0            |  out|   32|   ap_memory|                                                  Pad4_out_img|         array|
|Conv4_out_img_address0     |  out|   13|   ap_memory|                                                 Conv4_out_img|         array|
|Conv4_out_img_ce0          |  out|    1|   ap_memory|                                                 Conv4_out_img|         array|
|Conv4_out_img_q0           |   in|   32|   ap_memory|                                                 Conv4_out_img|         array|
|Conv4_out_img_1_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_1|         array|
|Conv4_out_img_1_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_1|         array|
|Conv4_out_img_1_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_1|         array|
|Conv4_out_img_2_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_2|         array|
|Conv4_out_img_2_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_2|         array|
|Conv4_out_img_2_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_2|         array|
|Conv4_out_img_3_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_3|         array|
|Conv4_out_img_3_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_3|         array|
|Conv4_out_img_3_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_3|         array|
|Conv4_out_img_4_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_4|         array|
|Conv4_out_img_4_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_4|         array|
|Conv4_out_img_4_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_4|         array|
|Conv4_out_img_5_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_5|         array|
|Conv4_out_img_5_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_5|         array|
|Conv4_out_img_5_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_5|         array|
|Conv4_out_img_6_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_6|         array|
|Conv4_out_img_6_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_6|         array|
|Conv4_out_img_6_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_6|         array|
|Conv4_out_img_7_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_7|         array|
|Conv4_out_img_7_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_7|         array|
|Conv4_out_img_7_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_7|         array|
|Conv4_out_img_8_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_8|         array|
|Conv4_out_img_8_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_8|         array|
|Conv4_out_img_8_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_8|         array|
|Conv4_out_img_9_address0   |  out|   13|   ap_memory|                                               Conv4_out_img_9|         array|
|Conv4_out_img_9_ce0        |  out|    1|   ap_memory|                                               Conv4_out_img_9|         array|
|Conv4_out_img_9_q0         |   in|   32|   ap_memory|                                               Conv4_out_img_9|         array|
|Conv4_out_img_10_address0  |  out|   13|   ap_memory|                                              Conv4_out_img_10|         array|
|Conv4_out_img_10_ce0       |  out|    1|   ap_memory|                                              Conv4_out_img_10|         array|
|Conv4_out_img_10_q0        |   in|   32|   ap_memory|                                              Conv4_out_img_10|         array|
|Conv4_out_img_11_address0  |  out|   13|   ap_memory|                                              Conv4_out_img_11|         array|
|Conv4_out_img_11_ce0       |  out|    1|   ap_memory|                                              Conv4_out_img_11|         array|
|Conv4_out_img_11_q0        |   in|   32|   ap_memory|                                              Conv4_out_img_11|         array|
|Conv4_out_img_12_address0  |  out|   13|   ap_memory|                                              Conv4_out_img_12|         array|
|Conv4_out_img_12_ce0       |  out|    1|   ap_memory|                                              Conv4_out_img_12|         array|
|Conv4_out_img_12_q0        |   in|   32|   ap_memory|                                              Conv4_out_img_12|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

