Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/xiling/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto dc3c71e43c1c46d8a2e201a40436c290 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testSystem_func_synth xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_func_synth
