Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Wed Sep 24 23:55:51 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.17%
Constraint File     : D:/Anlu/2025-Anlogic/td_project/my_project/lab_ex_5_HX4S20_OV5640/top.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.565ns, STNS: -323.947ns
	HWNS: 0.030ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1892   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          472   sys_pll_m0/pll_inst.clkc[0]
           clk2:      125.000          246   phy1_rgmii_rx_clk
           clk3:      125.000          212   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk4:       66.667          193   video_pll_m0/pll_inst.clkc[0]
           clk5:      333.445           32   video_pll_m0/pll_inst.clkc[1]
           clk6:       50.000           14   clk
           clk7:      125.000            1   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
           clk8:      125.000            1   sys_pll_m0/pll_inst.clkc[1]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 9.063         110.339           -1.063    -28.811            0.030      0.000            0.326             1892                8             no       no
       clk1           local            0.000      4.000                 8.000         125.000                21.130          47.326           -6.565   -210.080            0.037      0.000            0.326              472                8             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 6.001         166.639            1.999      0.000            0.103      0.000            0.254              246                6             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 6.208         161.082            1.792      0.000            0.094      0.000            0.326              212                5             no       no
       clk4           local            0.000      7.500                15.000          66.667                21.015          47.585           -0.401     -0.697            0.146      0.000            0.326              193                8             no       no
       clk5           local            0.000      1.499                 2.999         333.445                 1.681         594.884            1.318      0.000            0.160      0.000            0.480               32                1             no       no
       clk6           local            0.000     10.000                20.000          50.000                 3.487         286.779           16.513      0.000            0.607      0.000            0.066               14                3             no       no
       clk7           local            2.000      6.000                 8.000         125.000                 3.800         263.158            1.050      0.000            6.281      0.000            0.000                1                0             no       no
       clk8           local            4.000      0.000                 8.000         125.000                13.840          72.254           -2.920    -84.359            4.001      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     9.063ns
Fmax           :     110.339MHz

Statistics:
Max            : SWNS     -1.063ns, STNS    -28.811ns,       107 Viol Endpoints,      6126 Total Endpoints,     45637 Paths Analyzed
Min            : HWNS      0.030ns, HTNS      0.000ns,         0 Viol Endpoints,      6126 Total Endpoints,     45637 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.063ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.783ns (cell 2.139ns (24%), net 6.644ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x025y006z1          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.q[1]
net (fo=9)                              1.802          5.670          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.d[1]
LUT4                x020y014z2          0.262    r     5.932       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.f[1]
net (fo=4)                              0.885          6.817          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_132,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.c[1]
LUT5                x020y017z1          0.448    r     7.265       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.fx[0]
net (fo=1)                              0.551          7.816          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_95,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.a[1]
LUT5                x023y018z2          0.424    f     8.240       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.f[1]
net (fo=1)                              0.715          8.955          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_97,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.c[0]
LUT5                x030y017z3          0.348    f     9.303       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.477          9.780          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.a[0]
LUT5                x030y015z3          0.424    f    10.204       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.f[0]
net (fo=25)                             2.214         12.418          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.ce
reg                 x027y009z1          0.087    r    12.505               
--------------------------------------------------------------------  ---------------
Arrival                                               12.505               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[31]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.063               

Slack               : -0.954ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.674ns (cell 1.957ns (22%), net 6.717ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             2.413         11.050          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[160]_syn_4.c[0]
LUT5                x036y030z2          0.348    f    11.398       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[160]_syn_4.f[0]
net (fo=1)                              0.456         11.854          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[20]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.a[0]
LUT5 (reg)          x037y029z3          0.542    f    12.396       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[20],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.954               

Slack               : -0.893ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[7]_syn_3.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.613ns (cell 2.024ns (23%), net 6.589ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x025y006z1          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.q[1]
net (fo=9)                              1.802          5.670          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.d[1]
LUT4                x020y014z2          0.262    r     5.932       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.f[1]
net (fo=4)                              0.618          6.550          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_132,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_462.b[0]
LUT4                x021y018z0          0.333    f     6.883       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_462.f[0]
net (fo=1)                              0.456          7.339          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_143,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_425.a[1]
LUT5                x022y018z2          0.424    f     7.763       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_425.f[1]
net (fo=1)                              0.524          8.287          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_145,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_472.a[0]
LUT5                x025y018z3          0.424    f     8.711       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_472.f[0]
net (fo=3)                              0.503          9.214          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_165,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[111]_syn_4.c[0]
LUT5                x028y016z2          0.348    f     9.562       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[111]_syn_4.f[0]
net (fo=29)                             2.686         12.248          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[7]_syn_3.ce
reg                 x038y029z2          0.087    r    12.335               
--------------------------------------------------------------------  ---------------
Arrival                                               12.335               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[7]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.893               

Slack               : -0.816ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.a[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.536ns (cell 1.957ns (22%), net 6.579ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             2.275         10.912          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[63]_syn_4.c[0]
LUT5                x036y028z3          0.348    f    11.260       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[63]_syn_4.f[0]
net (fo=1)                              0.456         11.716          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[16]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.a[1]
LUT5 (reg)          x037y029z3          0.542    f    12.258       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.258               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[16]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.816               

Slack               : -0.807ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.527ns (cell 1.957ns (22%), net 6.570ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             2.413         11.050          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[59]_syn_4.c[0]
LUT5                x035y030z2          0.348    f    11.398       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[59]_syn_4.f[0]
net (fo=1)                              0.309         11.707          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[7]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.a[0]
LUT5 (reg)          x035y031z2          0.542    f    12.249       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[7],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.249               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.807               

Slack               : -0.799ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.519ns (cell 1.957ns (22%), net 6.562ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             2.120         10.757          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[167]_syn_4.c[1]
LUT5                x037y025z3          0.348    f    11.105       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[167]_syn_4.f[1]
net (fo=1)                              0.594         11.699          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[26]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.a[0]
LUT5 (reg)          x037y026z2          0.542    f    12.241       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[26],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.241               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.799               

Slack               : -0.790ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[160]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.510ns (cell 2.139ns (25%), net 6.371ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x025y006z1          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.q[1]
net (fo=9)                              1.802          5.670          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.d[1]
LUT4                x020y014z2          0.262    r     5.932       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.f[1]
net (fo=4)                              0.885          6.817          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_132,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.c[1]
LUT5                x020y017z1          0.448    r     7.265       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.fx[0]
net (fo=1)                              0.551          7.816          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_95,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.a[1]
LUT5                x023y018z2          0.424    f     8.240       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.f[1]
net (fo=1)                              0.715          8.955          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_97,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.c[0]
LUT5                x030y017z3          0.348    f     9.303       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.468          9.771          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.a[0]
LUT5                x029y019z3          0.424    f    10.195       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_483.f[0]
net (fo=29)                             1.950         12.145          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[160]_syn_4.ce
reg                 x036y030z2          0.087    r    12.232               
--------------------------------------------------------------------  ---------------
Arrival                                               12.232               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[160]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.790               

Slack               : -0.786ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_377.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.506ns (cell 2.333ns (27%), net 6.173ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x025y006z1          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[2]_syn_4.q[1]
net (fo=9)                              1.802          5.670          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.d[1]
LUT4                x020y014z2          0.262    r     5.932       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_465.f[1]
net (fo=4)                              0.885          6.817          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_132,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.c[1]
LUT5                x020y017z1          0.448    r     7.265       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_453.fx[0]
net (fo=1)                              0.551          7.816          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_95,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.a[1]
LUT5                x023y018z2          0.424    f     8.240       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_361.f[1]
net (fo=1)                              0.715          8.955          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_97,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.c[0]
LUT5                x030y017z3          0.348    f     9.303       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[0]
net (fo=6)                              0.470          9.773          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_228,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_415.a[1]
LUT5                x029y016z1          0.618    f    10.391       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_415.fx[0]
net (fo=21)                             1.750         12.141          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_377.ce
reg                 x022y010z0          0.087    r    12.228               
--------------------------------------------------------------------  ---------------
Arrival                                               12.228               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_377.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.786               

Slack               : -0.674ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[25]_syn_4.a[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.394ns (cell 1.957ns (23%), net 6.437ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             1.986         10.623          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[113]_syn_4.c[0]
LUT5                x036y024z2          0.348    f    10.971       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[113]_syn_4.f[0]
net (fo=1)                              0.603         11.574          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[25]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[25]_syn_4.a[1]
LUT5 (reg)          x036y024z3          0.542    f    12.116       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[25],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.116               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[25]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.674               

Slack               : -0.646ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[18]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.366ns (cell 1.957ns (23%), net 6.409ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y008z2          0.146    r     3.868          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[16]_syn_4.q[1]
net (fo=6)                              2.583          6.451          net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[16],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.c[0]
LUT4                x023y014z0          0.251    r     6.702       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_371.f[0]
net (fo=1)                              0.603          7.305          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_126,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.d[0]
LUT4                x023y015z3          0.262    r     7.567       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=1)                              0.662          8.229          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_128,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.a[0]
LUT4                x025y017z1          0.408    f     8.637       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_373.f[0]
net (fo=48)                             1.823         10.460          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_130,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[31]_syn_6.c[0]
LUT5                x036y026z2          0.348    f    10.808       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[31]_syn_6.f[0]
net (fo=1)                              0.738         11.546          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[23]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[18]_syn_4.a[0]
LUT5 (reg)          x037y027z2          0.542    f    12.088       5  net: Led_TOP_u0/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[23],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[18]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.646               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.030ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[3] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.375ns (cell 0.109ns (29%), net 0.266ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[3]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x025y046z2          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[3]_syn_3.q[1]
net (fo=4)                              0.266          3.315          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[3],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[3]
EMB (reg)           x024y045            0.000    f     3.315       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.315               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.037ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addra[10] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.q[1]
net (fo=6)                              0.273          3.322          net: Led_TOP_u0/u6_tx_fifo/wr_addr[7],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addra[10]
EMB (reg)           x024y045            0.000    f     3.322       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.095ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.440ns (cell 0.109ns (24%), net 0.331ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x006y028z1          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.331          3.380          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12]
EMB (reg)           x008y027            0.000    f     3.380       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.095               

Slack               : 0.105ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[2] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.109ns (24%), net 0.341ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[2]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y046z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[2]_syn_3.q[1]
net (fo=4)                              0.341          3.390          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[2],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[2]
EMB (reg)           x024y045            0.000    f     3.390       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.390               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.105               

Slack               : 0.105ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_addr_reg[3]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[7] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.109ns (24%), net 0.341ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z0          0.109    f     3.049          pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reg[3]_syn_4.q[0]
net (fo=8)                              0.341          3.390          net: Led_TOP_u0/u7_rx_fifo/rd_addr[4],  ../../src/udp/rx_client_fifo.v(89)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[7]
EMB (reg)           x008y036            0.000    f     3.390       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.390               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.105               

Slack               : 0.134ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[3] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.479ns (cell 0.109ns (22%), net 0.370ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x006y026z1          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.q[0]
net (fo=5)                              0.370          3.419          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[1],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[3]
EMB (reg)           x008y027            0.000    f     3.419       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.134               

Slack               : 0.146ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.109ns (22%), net 0.382ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[1]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y050z2          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[1]_syn_3.q[0]
net (fo=4)                              0.382          3.431          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[1],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[1]
EMB (reg)           x024y045            0.000    f     3.431       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.146               

Slack               : 0.155ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.addra[11] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.109ns (21%), net 0.391ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[7]_syn_4.q[0]
net (fo=6)                              0.391          3.440          net: Led_TOP_u0/u6_tx_fifo/wr_addr[8],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.addra[11]
EMB (reg)           x024y045            0.000    f     3.440       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.440               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.193ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.csa[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.538ns (cell 0.109ns (20%), net 0.429ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.429          3.478          net: Led_TOP_u0/u6_tx_fifo/wr_addr[10],  ../../src/udp/tx_client_fifo.v(82)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.csa[0]
EMB (reg)           x024y045            0.000    f     3.478               
--------------------------------------------------------------------  ---------------
Arrival                                                3.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.193               

Slack               : 0.196ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_36.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/sel4_syn_39.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 37
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_36.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x035y001z2          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_36.q[0]
net (fo=37)                             0.240          3.289          net: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg_syn_1[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/sel4_syn_39.ce
reg                 x034y001z2          0.053    f     3.342               
--------------------------------------------------------------------  ---------------
Arrival                                                3.342               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/sel4_syn_39.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.196               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     7.891ns
Fmax           :     126.727MHz

Statistics:
Max            : SWNS      0.109ns, STNS      0.000ns,         0 Viol Endpoints,       833 Total Endpoints,      1900 Paths Analyzed
Min            : HWNS      0.037ns, HTNS      0.000ns,         0 Viol Endpoints,       833 Total Endpoints,      1900 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.109ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.611ns (cell 4.433ns (58%), net 3.178ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.623          7.865          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.a[0]
LUT4                x011y051z3          0.424    f     8.289       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.f[0]
net (fo=2)                              0.459          8.748          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_160,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x011y051z1          0.732    f     9.480       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                9.480               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.443ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.277ns (cell 4.243ns (58%), net 3.034ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.323          7.565          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     7.989       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.615          8.604          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x012y055z3          0.542    f     9.146       8  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                9.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.443ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.277ns (cell 4.243ns (58%), net 3.034ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.323          7.565          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     7.989       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.615          8.604          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x012y055z3          0.542    f     9.146       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                9.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.480ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.240ns (cell 4.227ns (58%), net 3.013ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.323          7.565          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[1]
LUT5                x013y052z3          0.424    f     7.989       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[1]
net (fo=3)                              0.594          8.583          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.a[0]
LUT4 (reg)          x014y052z1          0.526    f     9.109       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                9.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.480               

Slack               : 0.559ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.161ns (cell 4.433ns (61%), net 2.728ns (39%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.323          7.565          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[1]
LUT5                x013y052z3          0.424    f     7.989       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[1]
net (fo=3)                              0.309          8.298          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1]
LUT5 (reg)          x014y052z0          0.732    f     9.030       8  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                9.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.559               

Slack               : 0.751ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.969ns (cell 4.243ns (60%), net 2.726ns (40%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.073    f     3.694          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          3.694          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x009y050z0          0.355    f     4.049       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.360          4.409          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x012y050z2          0.836    f     5.245       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.245          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x012y050z3          0.132    f     5.377          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          5.377          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x012y051z2          0.264    r     5.641       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          6.398          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x013y052z1          0.627    f     7.025       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.025          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x013y053z0          0.073    f     7.098          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.098          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x013y053z1          0.144    f     7.242       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.323          7.565          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.a[0]
LUT5                x013y052z3          0.424    f     7.989       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.f[0]
net (fo=3)                              0.307          8.296          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT4 (reg)          x013y054z2          0.542    f     8.838       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.838               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.751               

Slack               : 1.279ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.307ns (cell 1.977ns (31%), net 4.330ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.144    f     3.765       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[0]
net (fo=3)                              0.594          4.359          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[5],  ../../src/frame_fifo_write.v(38)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.a[1]
LUT5                x011y049z3          0.424    f     4.783       3  pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.f[1]
net (fo=1)                              0.309          5.092          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.b[0]
LUT3                x011y048z3          0.431    f     5.523       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[0]
net (fo=15)                             1.357          6.880          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.d[0]
LUT3                x004y051z0          0.205    r     7.085       5  pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.f[0]
net (fo=2)                              1.091          8.176          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12]
EMB (reg)           x008y045            0.000    f     8.176       6       
--------------------------------------------------------------------  ---------------
Arrival                                                8.176               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.279               

Slack               : 1.739ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.847ns (cell 1.977ns (33%), net 3.870ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x005y050z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[4]_syn_4.q[0]
net (fo=5)                              0.979          2.994          net: frame_read_write_m0/write_buf/rd_addr[3],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.b[0]
ADDER               x009y049z0          0.627    f     3.621       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.621          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x009y049z1          0.144    f     3.765       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[0]
net (fo=3)                              0.594          4.359          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[5],  ../../src/frame_fifo_write.v(38)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.a[1]
LUT5                x011y049z3          0.424    f     4.783       3  pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[2]_syn_4.f[1]
net (fo=1)                              0.309          5.092          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.b[0]
LUT3                x011y048z3          0.431    f     5.523       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[28]_syn_4.f[0]
net (fo=15)                             1.357          6.880          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.d[0]
LUT3                x004y051z0          0.205    r     7.085       5  pin: frame_read_write_m0/write_buf/wr_addr_reg[1]_syn_4.f[0]
net (fo=2)                              0.631          7.716          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12]
EMB (reg)           x008y045            0.000    f     7.716       6       
--------------------------------------------------------------------  ---------------
Arrival                                                7.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.739               

Slack               : 2.055ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.ce (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.693ns (cell 2.233ns (39%), net 3.460ns (61%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x033y044z0          0.146    r     2.015          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.q[1]
net (fo=6)                              1.133          3.148          net: frame_read_write_m0/read_buf/wr_addr[4],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_67.a[1]
ADDER               x031y041z0          0.627    f     3.775       1  pin: frame_read_write_m0/read_buf/sub0_syn_67.fco
net (fo=1)                              0.000          3.775          net: frame_read_write_m0/read_buf/sub0_syn_44,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_70.fci
ADDER               x031y041z1          0.355    f     4.130       2  pin: frame_read_write_m0/read_buf/sub0_syn_70.f[1]
net (fo=1)                              0.456          4.586          net: frame_read_write_m0/read_buf/wrusedw[6],  ../../al_ip/afifo_32_16_256.v(36)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_44.b[1]
ADDER               x029y042z1          0.539    f     5.125       3  pin: frame_read_write_m0/read_buf/lt0_syn_44.fco
net (fo=1)                              0.000          5.125          net: frame_read_write_m0/read_buf/lt0_syn_17,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.fci
ADDER               x029y043z0          0.073    f     5.198          pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          5.198          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x029y043z1          0.144    f     5.342       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.738          6.080          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: U3/u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.d[0]
LUT2                x030y044z2          0.262    r     6.342       5  pin: U3/u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.f[0]
net (fo=8)                              1.133          7.475          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.ce
reg                 x033y043z3          0.087    r     7.562               
--------------------------------------------------------------------  ---------------
Arrival                                                7.562               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.152          9.617               
--------------------------------------------------------------------  ---------------
Required                                               9.617               
--------------------------------------------------------------------  ---------------
Slack                                                  2.055               

Slack               : 2.055ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.693ns (cell 2.233ns (39%), net 3.460ns (61%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x033y044z0          0.146    r     2.015          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.q[1]
net (fo=6)                              1.133          3.148          net: frame_read_write_m0/read_buf/wr_addr[4],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_67.a[1]
ADDER               x031y041z0          0.627    f     3.775       1  pin: frame_read_write_m0/read_buf/sub0_syn_67.fco
net (fo=1)                              0.000          3.775          net: frame_read_write_m0/read_buf/sub0_syn_44,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_70.fci
ADDER               x031y041z1          0.355    f     4.130       2  pin: frame_read_write_m0/read_buf/sub0_syn_70.f[1]
net (fo=1)                              0.456          4.586          net: frame_read_write_m0/read_buf/wrusedw[6],  ../../al_ip/afifo_32_16_256.v(36)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_44.b[1]
ADDER               x029y042z1          0.539    f     5.125       3  pin: frame_read_write_m0/read_buf/lt0_syn_44.fco
net (fo=1)                              0.000          5.125          net: frame_read_write_m0/read_buf/lt0_syn_17,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.fci
ADDER               x029y043z0          0.073    f     5.198          pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          5.198          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x029y043z1          0.144    f     5.342       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.738          6.080          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: U3/u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.d[0]
LUT2                x030y044z2          0.262    r     6.342       5  pin: U3/u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.f[0]
net (fo=8)                              1.133          7.475          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.ce
ADDER (reg)         x033y043z1          0.087    r     7.562               
--------------------------------------------------------------------  ---------------
Arrival                                                7.562               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.152          9.617               
--------------------------------------------------------------------  ---------------
Required                                               9.617               
--------------------------------------------------------------------  ---------------
Slack                                                  2.055               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.037ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x033y043z1          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.273          1.716          net: frame_read_write_m0/read_buf/wr_addr[2],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6]
EMB (reg)           x032y036            0.000    f     1.716       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.141ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[4] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y043z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.377          1.820          net: frame_read_write_m0/read_buf/wr_addr[1],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[4]
EMB (reg)           x032y036            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.181ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.579ns (cell 0.161ns (27%), net 0.418ns (73%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y057z1          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[1]
net (fo=5)                              0.418          1.861          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.sr
reg                 x014y057z3          0.052    f     1.913               
--------------------------------------------------------------------  ---------------
Arrival                                                1.913               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.181               

Slack               : 0.197ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.579ns (cell 0.161ns (27%), net 0.418ns (73%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.418          1.861          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.sr
reg                 x034y055z3          0.052    f     1.913               
--------------------------------------------------------------------  ---------------
Arrival                                                1.913               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.197               

Slack               : 0.208ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.606ns (cell 0.161ns (26%), net 0.445ns (74%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y056z3          0.109    f     1.443          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=29)                             0.445          1.888          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.sr
ADDER (reg)         x012y057z0          0.052    f     1.940               
--------------------------------------------------------------------  ---------------
Arrival                                                1.940               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.208               

Slack               : 0.214ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[16]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[16]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y062z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[16]_syn_4.q[1]
net (fo=2)                              0.216          1.659          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr[16],  ../../src/frame_fifo_read.v(28)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.mi[1]
reg                 x028y062z2          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_1d[16],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[8]_syn_3.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y062z3          0.109    f     1.443          pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u2_wrrd/app_rd_addr_1d[8],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[8]_syn_3.mi[1]
reg                 x033y062z0          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_2d[8],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y062z2          0.109    f     1.443          pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u2_wrrd/app_rd_addr_1d[9],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.mi[1]
reg                 x027y062z3          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_2d[9],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[9]_syn_3.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y062z3          0.109    f     1.443          pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u2_wrrd/app_rd_addr_2d[9],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[9]_syn_3.mi[1]
reg                 x026y062z3          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_3d[9],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_addr_1d_reg[1]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[1]_syn_3.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_1d_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y054z1          0.109    f     1.443          pin: U3/u2_ram/u2_wrrd/app_wr_addr_1d_reg[1]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u2_wrrd/app_wr_addr_1d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[1]_syn_3.mi[0]
reg                 x027y053z1          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_wr_addr_2d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     6.001ns
Fmax           :     166.639MHz

Statistics:
Max            : SWNS      1.999ns, STNS      0.000ns,         0 Viol Endpoints,       688 Total Endpoints,      1300 Paths Analyzed
Min            : HWNS      0.103ns, HTNS      0.000ns,         0 Viol Endpoints,       688 Total Endpoints,      1300 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.999ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.721ns (cell 2.068ns (36%), net 3.653ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=2  LUT3=2  LUT2=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[1]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[1]
net (fo=2)                              0.459          8.724          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[1]
LUT2                x003y068z3          0.262    r     8.986       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[1]
net (fo=1)                              0.456          9.442          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_i1_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.a[0]
LUT4 (reg)          x002y069z1          0.526    f     9.968       6  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.968               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.999               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.579ns (cell 1.628ns (29%), net 3.951ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.757          9.740          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
ADDER (reg)         x001y069z0          0.086    r     9.826               
--------------------------------------------------------------------  ---------------
Arrival                                                9.826               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.579ns (cell 1.628ns (29%), net 3.951ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.757          9.740          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr
ADDER (reg)         x001y069z1          0.086    r     9.826               
--------------------------------------------------------------------  ---------------
Arrival                                                9.826               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.579ns (cell 1.628ns (29%), net 3.951ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.757          9.740          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
ADDER (reg)         x001y070z0          0.086    r     9.826               
--------------------------------------------------------------------  ---------------
Arrival                                                9.826               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.070ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.579ns (cell 1.628ns (29%), net 3.951ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.757          9.740          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr
ADDER (reg)         x001y070z1          0.086    r     9.826               
--------------------------------------------------------------------  ---------------
Arrival                                                9.826               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.070               

Slack               : 2.150ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.570ns (cell 2.455ns (44%), net 3.115ns (56%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y069z3          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.q[1]
net (fo=5)                              0.761          5.154          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.b[1]
LUT4                x009y069z0          0.333    f     5.487       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.f[1]
net (fo=1)                              0.738          6.225          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.a[0]
LUT4                x009y069z0          0.408    f     6.633       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.f[0]
net (fo=1)                              0.593          7.226          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_5.a[1]
LUT3                x009y069z1          0.408    f     7.634       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_5.f[1]
net (fo=2)                              0.515          8.149          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.a[1]
LUT5                x007y068z1          0.618    f     8.767       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.fx[0]
net (fo=1)                              0.508          9.275          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1]
LUT4 (reg)          x005y067z3          0.542    f     9.817       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.817               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.150               

Slack               : 2.192ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.528ns (cell 2.027ns (36%), net 3.501ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[1]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[1]
net (fo=2)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.d[1]
LUT4                x002y069z1          0.205    r     8.926       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_20.f[1]
net (fo=1)                              0.307          9.233          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.a[1]
LUT4 (reg)          x002y068z2          0.542    f     9.775       6  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.775               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_18.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.192               

Slack               : 2.233ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.416ns (cell 1.628ns (30%), net 3.788ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.594          9.577          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)         x001y068z1          0.086    r     9.663               
--------------------------------------------------------------------  ---------------
Arrival                                                9.663               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.233               

Slack               : 2.362ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.358ns (cell 1.493ns (27%), net 3.865ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT3=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y062z2          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_3.q[0]
net (fo=10)                             1.249          5.642          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_3d_reg[2]_syn_4.d[0]
LUT2                x003y057z0          0.205    r     5.847       1  pin: U3/u2_ram/u2_wrrd/app_wr_din_3d_reg[2]_syn_4.f[0]
net (fo=8)                              1.076          6.923          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_8.d[1]
LUT3                x001y060z1          0.205    r     7.128       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_8.f[1]
net (fo=4)                              0.775          7.903          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[3]_syn_4.d[0]
LUT2                x001y056z1          0.205    r     8.108       3  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[3]_syn_4.f[0]
net (fo=5)                              0.765          8.873          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_4,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.a[1]
LUT5 (reg)          x001y059z0          0.732    f     9.605       4  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[25],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.605               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.362               

Slack               : 2.368ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.281ns (cell 1.628ns (30%), net 3.653ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT4=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            2.062          4.247          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     4.393          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_gwCF1dVC_reg_syn_12.q[0]
net (fo=8)                              0.649          5.042          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_u31q7OKo,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.c[1]
LUT3                x002y066z3          0.348    f     5.390       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_HuTR82c3_reg_syn_5.f[1]
net (fo=2)                              0.594          5.984          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.d[1]
LUT4                x002y067z2          0.262    r     6.246       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=2)                              0.757          7.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.d[0]
LUT2                x003y068z3          0.262    r     7.265       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_25.f[0]
net (fo=3)                              0.738          8.003          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.d[0]
LUT3                x002y069z3          0.262    r     8.265       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_29.f[0]
net (fo=3)                              0.456          8.721          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT1                x003y068z2          0.262    r     8.983       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=6)                              0.459          9.442          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.sr
reg                 x003y068z2          0.086    r     9.528               
--------------------------------------------------------------------  ---------------
Arrival                                                9.528               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.853          3.818          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.368               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.103ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.addra[11] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y041z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.339          3.777          net: Led_TOP_u0/u7_rx_fifo/wr_addr[8],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.addra[11]
EMB (reg)           x008y036            0.000    f     3.777       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.777               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.103ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.339          3.777          net: Led_TOP_u0/u7_rx_fifo/wr_addr[1],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.addra[4]
EMB (reg)           x008y036            0.000    f     3.777       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.777               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.103ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.addra[12] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=7)                              0.339          3.777          net: Led_TOP_u0/u7_rx_fifo/wr_addr[9],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.addra[12]
EMB (reg)           x008y036            0.000    f     3.777       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.777               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.112ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.csa[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.348          3.786          net: Led_TOP_u0/u7_rx_fifo/wr_addr[10],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.csa[0]
EMB (reg)           x008y036            0.000    f     3.786               
--------------------------------------------------------------------  ---------------
Arrival                                                3.786               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.130ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.dia[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.475ns (cell 0.109ns (22%), net 0.366ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[0]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x009y045z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[0]_syn_4.q[0]
net (fo=4)                              0.366          3.804          net: Led_TOP_u0/u7_rx_fifo/wr_data_bram[0],  ../../src/udp/rx_client_fifo.v(81)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.dia[0]
EMB (reg)           x008y036            0.000    f     3.804       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.804               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.130               

Slack               : 0.141ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.addra[11] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y041z1          0.109    f     3.438          pin: Led_TOP_u0/u7_rx_fifo/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.377          3.815          net: Led_TOP_u0/u7_rx_fifo/wr_addr[8],  ../../src/udp/rx_client_fifo.v(76)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.addra[11]
EMB (reg)           x008y036            0.000    f     3.815       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.815               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.204ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.410ns (cell 0.162ns (39%), net 0.248ns (61%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.109    f     3.438          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.q[0]
net (fo=27)                             0.248          3.686          net: Led_TOP_u0/u4_trimac_block/rx_clk_en_dup_369,  ../../src/udp/temac_block.v(15)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.ce
reg                 x007y060z2          0.053    f     3.739               
--------------------------------------------------------------------  ---------------
Arrival                                                3.739               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.204               

Slack               : 0.204ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[5]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.410ns (cell 0.162ns (39%), net 0.248ns (61%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.109    f     3.438          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_18.q[0]
net (fo=27)                             0.248          3.686          net: Led_TOP_u0/u4_trimac_block/rx_clk_en_dup_369,  ../../src/udp/temac_block.v(15)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[5]_syn_4.ce
reg                 x004y060z3          0.053    f     3.739               
--------------------------------------------------------------------  ---------------
Arrival                                                3.739               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[5]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.204               

Slack               : 0.214ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.109    f     3.438          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[11],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.mi[1]
reg                 x009y068z3          0.095    f     3.749          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[3],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[3]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/wr_data_pipe_reg[11]_syn_3.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.756          3.329          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[3]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x006y057z3          0.109    f     3.438          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[3]_syn_3.q[1]
net (fo=1)                              0.216          3.654          net: Led_TOP_u0/rx_data[3],  ../../src/udp/Led_Top.v(113)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_pipe_reg[11]_syn_3.mi[1]
reg                 x007y057z1          0.095    f     3.749          net: Led_TOP_u0/u7_rx_fifo/wr_data_pipe[0][3],  ../../src/udp/rx_client_fifo.v(82)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=246)                            1.930          3.659          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_pipe_reg[11]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     5.486ns
Fmax           :     182.282MHz

Statistics:
Max            : SWNS      2.514ns, STNS      0.000ns,         0 Viol Endpoints,       528 Total Endpoints,      1360 Paths Analyzed
Min            : HWNS      0.094ns, HTNS      0.000ns,         0 Viol Endpoints,       528 Total Endpoints,      1360 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.514ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.206ns (cell 2.048ns (39%), net 3.158ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y059z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.q[0]
net (fo=15)                             1.145          5.013          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.c[1]
LUT5                x021y062z2          0.348    f     5.361       1  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.f[1]
net (fo=11)                             0.479          5.840          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.a[0]
LUT4                x023y060z1          0.408    f     6.248       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.f[0]
net (fo=2)                              0.468          6.716          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.a[0]
LUT5                x021y062z2          0.424    f     7.140       3  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.f[0]
net (fo=5)                              0.309          7.449          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_4.a[0]
LUT4                x022y062z0          0.408    f     7.857       4  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_4.f[0]
net (fo=2)                              0.757          8.614          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_15,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[1]
LUT3 (reg)          x023y063z1          0.314    r     8.928       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.514               

Slack               : 2.544ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.176ns (cell 4.036ns (77%), net 1.140ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     6.967          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.547          7.514          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_20,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_6.b[0]
LUT4                x025y050z2          0.431    f     7.945       1  pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_6.f[0]
net (fo=1)                              0.593          8.538          net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1]
LUT4 (reg)          x025y050z0          0.360    r     8.898       2  net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe,  ../../src/udp/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                8.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.544               

Slack               : 2.587ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[20]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.133ns (cell 1.360ns (26%), net 3.773ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=3  LUT5=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y060z2          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.q[0]
net (fo=3)                              0.696          4.564          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[0],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[19]_syn_4.d[0]
LUT2                x026y062z1          0.205    r     4.769       1  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[19]_syn_4.f[0]
net (fo=9)                              1.266          6.035          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3_n266,  NOFILE(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.d[1]
LUT2                x030y064z1          0.205    r     6.240       2  pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.f[1]
net (fo=6)                              0.536          6.776          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_10,  NOFILE(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[1]_syn_4.d[0]
LUT2                x033y064z3          0.262    r     7.038       3  pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[1]_syn_4.f[0]
net (fo=3)                              1.275          8.313          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_12,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[20]_syn_4.a[0]
LUT5 (reg)          x028y066z3          0.542    f     8.855       4  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_8qEzNsyE[26],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.855               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[20]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.587               

Slack               : 2.591ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.129ns (cell 2.260ns (44%), net 2.869ns (56%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y059z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.q[0]
net (fo=15)                             1.145          5.013          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.c[1]
LUT5                x021y062z2          0.348    f     5.361       1  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.f[1]
net (fo=11)                             0.479          5.840          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.a[0]
LUT4                x023y060z1          0.408    f     6.248       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.f[0]
net (fo=2)                              0.468          6.716          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.a[0]
LUT5                x021y062z2          0.424    f     7.140       3  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[4]_syn_4.f[0]
net (fo=5)                              0.309          7.449          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_4.a[0]
LUT4                x022y062z0          0.408    f     7.857       4  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_4.f[0]
net (fo=2)                              0.468          8.325          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_15,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.a[0]
LUT4 (reg)          x023y063z1          0.526    f     8.851       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.591               

Slack               : 2.824ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.896ns (cell 0.869ns (17%), net 4.027ns (83%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y059z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.q[0]
net (fo=15)                             1.145          5.013          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.b[0]
LUT4                x021y063z3          0.431    f     5.444       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.f[0]
net (fo=6)                              0.931          6.375          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_6,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[11]_syn_4.d[0]
LUT3                x022y062z1          0.205    r     6.580       2  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[11]_syn_4.f[0]
net (fo=6)                              1.951          8.531          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.ce
reg                 x025y060z3          0.087    r     8.618               
--------------------------------------------------------------------  ---------------
Arrival                                                8.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.824               

Slack               : 2.844ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_17.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_OhbbfiQ1_reg[2]_syn_19.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.876ns (cell 1.930ns (39%), net 2.946ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_17.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y056z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_17.q[0]
net (fo=12)                             0.554          4.422          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[3]_syn_4.d[0]
LUT2                x019y057z1          0.205    r     4.627       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[3]_syn_4.f[0]
net (fo=6)                              0.601          5.228          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[2]_syn_4.a[0]
LUT4                x019y059z1          0.408    f     5.636       2  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[2]_syn_4.f[0]
net (fo=3)                              0.459          6.095          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_OhbbfiQ1_reg[2]_syn_15.d[0]
LUT3                x018y057z1          0.205    r     6.300       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_OhbbfiQ1_reg[2]_syn_15.f[0]
net (fo=2)                              0.594          6.894          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_18.a[1]
LUT5                x018y056z2          0.424    f     7.318       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_18.f[1]
net (fo=1)                              0.738          8.056          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_OhbbfiQ1_reg[2]_syn_19.a[0]
LUT4 (reg)          x018y056z3          0.542    f     8.598       5  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.598               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_OhbbfiQ1_reg[2]_syn_19.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.844               

Slack               : 2.870ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[26]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[9]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.850ns (cell 1.492ns (30%), net 3.358ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[26]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y064z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[26]_syn_4.q[1]
net (fo=2)                              0.749          4.617          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_8qEzNsyE[5],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_3d_reg[7]_syn_4.c[1]
LUT4                x027y063z3          0.348    f     4.965       1  pin: U3/u2_ram/u2_wrrd/app_wr_addr_3d_reg[7]_syn_4.f[1]
net (fo=6)                              0.925          5.890          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[13]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.c[0]
LUT2                x030y064z1          0.251    r     6.141       2  pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.f[0]
net (fo=8)                              0.927          7.068          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[13]_syn_4,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.d[1]
LUT4                x028y062z1          0.205    r     7.273       3  pin: U3/u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.f[1]
net (fo=2)                              0.757          8.030          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[14]_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[9]_syn_4.a[0]
LUT4 (reg)          x027y064z2          0.542    f     8.572       4  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_8qEzNsyE[17],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[9]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  2.870               

Slack               : 3.051ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[28]_syn_4.a[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.669ns (cell 1.344ns (28%), net 3.325ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=3  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y060z2          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.q[0]
net (fo=3)                              0.696          4.564          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[0],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[19]_syn_4.d[0]
LUT2                x026y062z1          0.205    r     4.769       1  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[19]_syn_4.f[0]
net (fo=9)                              1.266          6.035          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3_n266,  NOFILE(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.d[1]
LUT2                x030y064z1          0.205    r     6.240       2  pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[2]_syn_4.f[1]
net (fo=6)                              0.536          6.776          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_10,  NOFILE(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[1]_syn_4.d[0]
LUT2                x033y064z3          0.262    r     7.038       3  pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[1]_syn_4.f[0]
net (fo=3)                              0.827          7.865          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_12,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[28]_syn_4.a[0]
LUT4 (reg)          x028y065z1          0.526    f     8.391       4  net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_8qEzNsyE[29],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.391               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[28]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  3.051               

Slack               : 3.059ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.661ns (cell 3.696ns (79%), net 0.965ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     6.967          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dob[3]
net (fo=1)                              0.965          7.932          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_15,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y051z1          0.451    f     8.383       1  net: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u[3],  ../../src/udp/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                8.383               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  3.059               

Slack               : 3.113ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[7]_syn_4.ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.607ns (cell 0.869ns (18%), net 3.738ns (82%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y059z1          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_20.q[0]
net (fo=15)                             1.145          5.013          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.b[0]
LUT4                x021y063z3          0.431    f     5.444       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.f[0]
net (fo=6)                              0.931          6.375          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_6,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[11]_syn_4.d[0]
LUT3                x022y062z1          0.205    r     6.580       2  pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[11]_syn_4.f[0]
net (fo=6)                              1.662          8.242          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[7]_syn_4.ce
reg                 x025y060z1          0.087    r     8.329               
--------------------------------------------------------------------  ---------------
Arrival                                                8.329               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[7]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  3.113               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.094ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.addrb[9] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.109ns (24%), net 0.330ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.330          3.379          net: Led_TOP_u0/u6_tx_fifo/rd_addr[6],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.addrb[9]
EMB (reg)           x024y045            0.000    f     3.379       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.379               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.112ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.addrb[10] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.q[0]
net (fo=7)                              0.348          3.397          net: Led_TOP_u0/u6_tx_fifo/rd_addr[7],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.addrb[10]
EMB (reg)           x024y045            0.000    f     3.397       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.126ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.csb[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.109ns (23%), net 0.362ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.q[0]
net (fo=8)                              0.362          3.411          net: Led_TOP_u0/u6_tx_fifo/rd_addr[10],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.csb[0]
EMB (reg)           x024y045            0.000    f     3.411               
--------------------------------------------------------------------  ---------------
Arrival                                                3.411               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.126               

Slack               : 0.128ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[5] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.473ns (cell 0.109ns (23%), net 0.364ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y048z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2]_syn_4.q[1]
net (fo=7)                              0.364          3.413          net: Led_TOP_u0/u6_tx_fifo/rd_addr[2],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[5]
EMB (reg)           x024y045            0.000    f     3.413       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.413               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.128               

Slack               : 0.214ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[4]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z3          0.109    f     3.049          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[4]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.mi[1]
reg                 x028y067z3          0.095    f     3.360          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.218ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.addrb[11] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.563ns (cell 0.109ns (19%), net 0.454ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z0          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.q[1]
net (fo=7)                              0.454          3.503          net: Led_TOP_u0/u6_tx_fifo/rd_addr[8],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.addrb[11]
EMB (reg)           x024y045            0.000    f     3.503       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.503               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.218               

Slack               : 0.219ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.csb[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[9]_syn_4.q[0]
net (fo=8)                              0.455          3.504          net: Led_TOP_u0/u6_tx_fifo/rd_addr[10],  ../../src/udp/tx_client_fifo.v(98)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.csb[0]
EMB (reg)           x024y045            0.000    f     3.504               
--------------------------------------------------------------------  ---------------
Arrival                                                3.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.219               

Slack               : 0.223ns
Begin Point         : Led_TOP_u0/debug_b_reg[0]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_b_d_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_b_reg[0]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x017y054z0          0.109    f     3.049          pin: Led_TOP_u0/debug_b_reg[0]_syn_3.q[0]
net (fo=2)                              0.225          3.274          net: Led_TOP_u0/debug_a,  ../../src/udp/Led_Top.v(203)
                                                                      pin: Led_TOP_u0/debug_b_d_reg[0]_syn_3.mi[0]
reg                 x017y053z1          0.095    f     3.369          net: Led_TOP_u0/debug_a_d,  ../../src/udp/Led_Top.v(216)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_b_d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y060z0          0.109    f     3.049          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2][7],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.mi[0]
reg                 x023y060z1          0.095    f     3.369          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[7],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.239ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/tx_data_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[2]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/tx_data_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y054z0          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/tx_data_reg[1]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: Led_TOP_u0/u6_tx_fifo/tx_data[2],  ../../src/udp/tx_client_fifo.v(25)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[2]_syn_3.mi[0]
reg                 x023y055z1          0.095    f     3.369          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[2]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     7.537ns
Fmax           :     132.679MHz

Statistics:
Max            : SWNS      7.463ns, STNS      0.000ns,         0 Viol Endpoints,       371 Total Endpoints,      1321 Paths Analyzed
Min            : HWNS      0.146ns, HTNS      0.000ns,         0 Viol Endpoints,       371 Total Endpoints,      1321 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.257ns (cell 2.188ns (30%), net 5.069ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=3  LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y047z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.q[1]
net (fo=2)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]_syn_4.b[1]
LUT5                x034y046z0          0.543    f     3.307       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]_syn_4.fx[0]
net (fo=5)                              0.563          3.870          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT2                x036y049z0          0.205    r     4.075       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=3)                              0.594          4.669          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.d[0]
LUT2                x037y049z1          0.205    r     4.874       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.f[0]
net (fo=1)                              0.790          5.664          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.d[0]
LUT3                x037y041z2          0.262    r     5.926       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.f[0]
net (fo=3)                              1.162          7.088          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_25,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.c[0]
LUT4                x034y047z1          0.251    r     7.339       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=2)                              0.309          7.648          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[0]
LUT3                x034y048z2          0.262    r     7.910       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.902          8.812          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.d[0]
LUT2 (reg)          x035y043z1          0.314    r     9.126       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.126               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  7.463               

Slack               : 7.558ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.162ns (cell 2.284ns (31%), net 4.878ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x035y052z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.q[0]
net (fo=2)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.d[1]
LUT5                x034y051z1          0.402    r     3.166       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.fx[0]
net (fo=6)                              1.122          4.288          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.d[1]
LUT3                x036y054z2          0.262    r     4.550       2  pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.f[1]
net (fo=2)                              0.459          5.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[1]
LUT3                x036y051z3          0.262    r     5.271       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.738          6.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[17]_syn_4.d[0]
LUT3                x036y051z0          0.205    r     6.214       4  pin: video_delay_m0/vs_d_reg[17]_syn_4.f[0]
net (fo=3)                              0.594          6.808          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.b[0]
LUT4                x036y052z3          0.431    f     7.239       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.459          7.698          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.d[0]
LUT3                x036y054z2          0.262    r     7.960       6  pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.f[0]
net (fo=2)                              0.757          8.717          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x037y053z1          0.314    r     9.031       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.031               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  7.558               

Slack               : 7.755ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : vga_data[11]_syn_8.do[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.760ns (cell 3.507ns (51%), net 3.253ns (49%))
Clock Skew          : 0.324ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y036            3.245    f     5.114          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=1)                              0.503          5.617          net: video_delay_m0/read_data[23],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[23]_syn_4.d[0]
LUT2                x031y048z2          0.262    r     5.879       1  pin: video_delay_m0/vout_data_r_reg[23]_syn_4.f[0]
net (fo=1)                              2.750          8.629          net: video_delay_m0/vout_data_r_b[23],  NOFILE(0)
                                                                      pin: vga_data[11]_syn_8.do[0]
PAD (reg)           x009y000            0.000    f     8.629          net: vga_data[11],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.629               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            1.978          1.493          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[11]_syn_8.osclk
capture edge                           15.000    r    16.493               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         16.432               
clock uncertainty                      -0.100         16.332               
clock pessimism                         0.052         16.384               
--------------------------------------------------------------------  ---------------
Required                                              16.384               
--------------------------------------------------------------------  ---------------
Slack                                                  7.755               

Slack               : 7.909ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.811ns (cell 2.188ns (32%), net 4.623ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT3=3  LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y047z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]_syn_4.q[1]
net (fo=2)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]_syn_4.b[1]
LUT5                x034y046z0          0.543    f     3.307       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]_syn_4.fx[0]
net (fo=5)                              0.563          3.870          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT2                x036y049z0          0.205    r     4.075       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=3)                              0.594          4.669          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.d[0]
LUT2                x037y049z1          0.205    r     4.874       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.f[0]
net (fo=1)                              0.790          5.664          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.d[0]
LUT3                x037y041z2          0.262    r     5.926       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.f[0]
net (fo=3)                              1.162          7.088          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_25,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.c[0]
LUT4                x034y047z1          0.251    r     7.339       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=2)                              0.309          7.648          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[0]
LUT3                x034y048z2          0.262    r     7.910       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.456          8.366          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.d[1]
LUT3 (reg)          x034y046z1          0.314    r     8.680       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.680               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  7.909               

Slack               : 8.008ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.712ns (cell 2.284ns (34%), net 4.428ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT3=5  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x035y052z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.q[0]
net (fo=2)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.d[1]
LUT5                x034y051z1          0.402    r     3.166       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.fx[0]
net (fo=6)                              1.122          4.288          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.d[1]
LUT3                x036y054z2          0.262    r     4.550       2  pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.f[1]
net (fo=2)                              0.459          5.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[1]
LUT3                x036y051z3          0.262    r     5.271       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.738          6.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[17]_syn_4.d[0]
LUT3                x036y051z0          0.205    r     6.214       4  pin: video_delay_m0/vs_d_reg[17]_syn_4.f[0]
net (fo=3)                              0.594          6.808          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.b[0]
LUT4                x036y052z3          0.431    f     7.239       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.459          7.698          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.d[0]
LUT3                x036y054z2          0.262    r     7.960       6  pin: U3/u2_ram/u2_wrrd/app_wr_addr_2d_reg[0]_syn_4.f[0]
net (fo=2)                              0.307          8.267          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.d[0]
LUT3 (reg)          x036y053z0          0.314    r     8.581       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.581               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.008               

Slack               : 8.104ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.ce (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.544ns (cell 1.989ns (30%), net 4.555ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z2          0.146    r     2.015          pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=6)                              2.503          4.518          net: frame_read_write_m0/read_buf/rd_addr[0],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.b[1]
ADDER               x036y036z0          0.539    f     5.057       1  pin: frame_read_write_m0/read_buf/sub1_syn_61.fco
net (fo=1)                              0.000          5.057          net: frame_read_write_m0/read_buf/sub1_syn_40,  ../../al_ip/afifo_32_16_256.v(149)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_64.fci
ADDER               x036y036z1          0.355    f     5.412       2  pin: frame_read_write_m0/read_buf/sub1_syn_64.f[1]
net (fo=1)                              0.459          5.871          net: frame_read_write_m0/read_buf/rdusedw[2],  ../../al_ip/afifo_32_16_256.v(37)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.b[0]
LUT4                x036y039z2          0.431    f     6.302       3  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=1)                              0.456          6.758          net: frame_read_write_m0/read_buf/rd_en_s_syn_2,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.b[0]
LUT3                x036y042z2          0.431    f     7.189       4  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.f[0]
net (fo=8)                              1.137          8.326          net: frame_read_write_m0/read_buf/rd_en_s,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.ce
ADDER (reg)         x034y033z1          0.087    r     8.413               
--------------------------------------------------------------------  ---------------
Arrival                                                8.413               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.052         16.517               
--------------------------------------------------------------------  ---------------
Required                                              16.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.104               

Slack               : 8.215ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.505ns (cell 2.500ns (38%), net 4.005ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT3=3  LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y057z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.q[0]
net (fo=7)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.a[1]
LUT5                x034y058z1          0.618    f     3.109       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.fx[0]
net (fo=6)                              0.975          4.084          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: video_delay_m0/vs_d_reg[1]_syn_4.d[1]
LUT4                x037y059z1          0.205    r     4.289       2  pin: video_delay_m0/vs_d_reg[1]_syn_4.f[1]
net (fo=2)                              0.594          4.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT2                x037y058z1          0.205    r     5.088       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.456          5.544          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[10]_syn_4.d[0]
LUT3                x037y058z2          0.262    r     5.806       4  pin: video_delay_m0/vs_d_reg[10]_syn_4.f[0]
net (fo=3)                              0.603          6.409          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.b[0]
LUT4                x037y060z3          0.431    f     6.840       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.594          7.434          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[3]_syn_4.d[0]
LUT3                x037y061z2          0.262    r     7.696       6  pin: video_delay_m0/vs_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.307          8.003          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[0]
LUT3 (reg)          x037y063z2          0.371    r     8.374       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.374               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.215               

Slack               : 8.215ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.505ns (cell 2.500ns (38%), net 4.005ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT4=2  LUT3=2  LUT2=2  LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y057z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_3.q[0]
net (fo=7)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.a[1]
LUT5                x034y058z1          0.618    f     3.109       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.fx[0]
net (fo=6)                              0.975          4.084          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: video_delay_m0/vs_d_reg[1]_syn_4.d[1]
LUT4                x037y059z1          0.205    r     4.289       2  pin: video_delay_m0/vs_d_reg[1]_syn_4.f[1]
net (fo=2)                              0.594          4.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.d[1]
LUT2                x037y058z1          0.205    r     5.088       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.456          5.544          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[10]_syn_4.d[0]
LUT3                x037y058z2          0.262    r     5.806       4  pin: video_delay_m0/vs_d_reg[10]_syn_4.f[0]
net (fo=3)                              0.603          6.409          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.b[0]
LUT4                x037y060z3          0.431    f     6.840       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.594          7.434          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/vs_d_reg[3]_syn_4.d[0]
LUT3                x037y061z2          0.262    r     7.696       6  pin: video_delay_m0/vs_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.307          8.003          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x037y063z2          0.371    r     8.374       7  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.374               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.124         16.589               
--------------------------------------------------------------------  ---------------
Required                                              16.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.215               

Slack               : 8.267ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_addr_reg[4]_syn_4.ce (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.381ns (cell 1.989ns (31%), net 4.392ns (69%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z2          0.146    r     2.015          pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=6)                              2.503          4.518          net: frame_read_write_m0/read_buf/rd_addr[0],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.b[1]
ADDER               x036y036z0          0.539    f     5.057       1  pin: frame_read_write_m0/read_buf/sub1_syn_61.fco
net (fo=1)                              0.000          5.057          net: frame_read_write_m0/read_buf/sub1_syn_40,  ../../al_ip/afifo_32_16_256.v(149)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_64.fci
ADDER               x036y036z1          0.355    f     5.412       2  pin: frame_read_write_m0/read_buf/sub1_syn_64.f[1]
net (fo=1)                              0.459          5.871          net: frame_read_write_m0/read_buf/rdusedw[2],  ../../al_ip/afifo_32_16_256.v(37)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.b[0]
LUT4                x036y039z2          0.431    f     6.302       3  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=1)                              0.456          6.758          net: frame_read_write_m0/read_buf/rd_en_s_syn_2,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.b[0]
LUT3                x036y042z2          0.431    f     7.189       4  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.f[0]
net (fo=8)                              0.974          8.163          net: frame_read_write_m0/read_buf/rd_en_s,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[4]_syn_4.ce
ADDER (reg)         x034y034z0          0.087    r     8.250               
--------------------------------------------------------------------  ---------------
Arrival                                                8.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.052         16.517               
--------------------------------------------------------------------  ---------------
Required                                              16.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.267               

Slack               : 8.267ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_addr_reg[6]_syn_4.ce (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.381ns (cell 1.989ns (31%), net 4.392ns (69%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z2          0.146    r     2.015          pin: frame_read_write_m0/read_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=6)                              2.503          4.518          net: frame_read_write_m0/read_buf/rd_addr[0],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.b[1]
ADDER               x036y036z0          0.539    f     5.057       1  pin: frame_read_write_m0/read_buf/sub1_syn_61.fco
net (fo=1)                              0.000          5.057          net: frame_read_write_m0/read_buf/sub1_syn_40,  ../../al_ip/afifo_32_16_256.v(149)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_64.fci
ADDER               x036y036z1          0.355    f     5.412       2  pin: frame_read_write_m0/read_buf/sub1_syn_64.f[1]
net (fo=1)                              0.459          5.871          net: frame_read_write_m0/read_buf/rdusedw[2],  ../../al_ip/afifo_32_16_256.v(37)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.b[0]
LUT4                x036y039z2          0.431    f     6.302       3  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=1)                              0.456          6.758          net: frame_read_write_m0/read_buf/rd_en_s_syn_2,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.b[0]
LUT3                x036y042z2          0.431    f     7.189       4  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.f[0]
net (fo=8)                              0.974          8.163          net: frame_read_write_m0/read_buf/rd_en_s,  ../../al_ip/afifo_32_16_256.v(56)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[6]_syn_4.ce
ADDER (reg)         x034y034z1          0.087    r     8.250               
--------------------------------------------------------------------  ---------------
Arrival                                                8.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[6]_syn_4.clk
capture edge                           15.000    r    16.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         16.565               
clock uncertainty                      -0.100         16.465               
clock pessimism                         0.052         16.517               
--------------------------------------------------------------------  ---------------
Required                                              16.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.267               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.146ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[4] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.109ns (22%), net 0.382ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z3          0.109    f     1.443          pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.382          1.825          net: frame_read_write_m0/read_buf/rd_addr[1],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[4]
EMB (reg)           x032y036            0.000    f     1.825       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.825               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.146               

Slack               : 0.214ns
Begin Point         : video_delay_m0/de_d_reg[11]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/de_d_reg[5]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y064z2          0.109    f     1.443          pin: video_delay_m0/de_d_reg[11]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/de_d[4],  ../../src/video_delay.v(22)
                                                                      pin: video_delay_m0/de_d_reg[5]_syn_3.mi[1]
reg                 x037y064z3          0.095    f     1.754          net: video_delay_m0/de_d[5],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : video_delay_m0/hs_d_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/de_d_reg[14]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y065z0          0.109    f     1.443          pin: video_delay_m0/hs_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/de_d[13],  ../../src/video_delay.v(22)
                                                                      pin: video_delay_m0/de_d_reg[14]_syn_3.mi[0]
reg                 x037y065z2          0.095    f     1.754          net: video_delay_m0/de_d[14],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[14]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : video_delay_m0/de_d_reg[12]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/hs_d_reg[8]_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[12]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z3          0.109    f     1.443          pin: video_delay_m0/de_d_reg[12]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/hs_d[7],  ../../src/video_delay.v(20)
                                                                      pin: video_delay_m0/hs_d_reg[8]_syn_4.mi[1]
reg                 x036y065z0          0.095    f     1.754          net: video_delay_m0/hs_d[8],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/vs_d_reg[0]_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.q[0]
net (fo=2)                              0.216          1.659          net: video_timing_data_m0/vs,  ../../src/video_timing_data.v(13)
                                                                      pin: video_delay_m0/vs_d_reg[0]_syn_4.mi[1]
reg                 x037y058z3          0.095    f     1.754          net: video_delay_m0/vs_d[0],  ../../src/video_delay.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/vs_d_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.223ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt3_syn_18.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x035y037z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.q[1]
net (fo=1)                              0.225          1.668          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt3_syn_18.mi[0]
ADDER (reg)         x037y037z0          0.095    f     1.763          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[7],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt3_syn_18.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z2          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.mi[0]
reg                 x037y039z3          0.095    f     1.763          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[4],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : video_delay_m0/de_d_reg[2]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/de_d_reg[3]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[2]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y063z1          0.109    f     1.443          pin: video_delay_m0/de_d_reg[2]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: video_delay_m0/de_d[2],  ../../src/video_delay.v(22)
                                                                      pin: video_delay_m0/de_d_reg[3]_syn_3.mi[1]
reg                 x037y063z1          0.095    f     1.763          net: video_delay_m0/de_d[3],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : video_delay_m0/vout_data_r_reg[14]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/vout_data_r_reg[14]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: video_delay_m0/vout_data_r_reg[14]_syn_4.q[0]
net (fo=4)                              0.232          1.675          net: vga_data[5]_dup_7,  ../../src/top.v(12)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.mi[1]
reg                 x036y058z3          0.095    f     1.770          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.230ns
Begin Point         : video_delay_m0/de_d_reg[14]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_delay_m0/de_d_reg[15]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[14]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z2          0.109    f     1.443          pin: video_delay_m0/de_d_reg[14]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/de_d[14],  ../../src/video_delay.v(22)
                                                                      pin: video_delay_m0/de_d_reg[15]_syn_3.mi[1]
reg                 x037y064z2          0.095    f     1.754          net: video_delay_m0/de_d[15],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[15]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.665ns
Fmax           :     600.601MHz

Statistics:
Max            : SWNS      1.334ns, STNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
Min            : HWNS      0.160ns, HTNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.334ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.413ns (cell 0.517ns (36%), net 0.896ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y037z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.q[1]
net (fo=2)                              0.896          2.911          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[0]
LUT1 (reg)          x038y036z3          0.371    r     3.282       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.282               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.152          4.616               
--------------------------------------------------------------------  ---------------
Required                                               4.616               
--------------------------------------------------------------------  ---------------
Slack                                                  1.334               

Slack               : 1.395ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.064ns (cell 0.146ns (13%), net 0.918ns (87%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y023z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.918          2.933          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y005            0.000    f     2.933          net: HDMI_D1_PHDMI_D1_P,  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                2.933               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             1.851          1.366          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            2.999    r     4.365               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.304               
clock uncertainty                      -0.100          4.204               
clock pessimism                         0.124          4.328               
--------------------------------------------------------------------  ---------------
Required                                               4.328               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.439ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.020ns (cell 0.146ns (14%), net 0.874ns (86%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y016z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.874          2.889          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y002            0.000    f     2.889          net: HDMI_D2_PHDMI_D2_P,  ../../src/top.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                2.889               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             1.851          1.366          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            2.999    r     4.365               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.304               
clock uncertainty                      -0.100          4.204               
clock pessimism                         0.124          4.328               
--------------------------------------------------------------------  ---------------
Required                                               4.328               
--------------------------------------------------------------------  ---------------
Slack                                                  1.439               

Slack               : 1.440ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.207ns (cell 0.289ns (23%), net 0.918ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.918          2.933          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x038y029z0          0.143    r     3.076          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.076               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.052          4.516               
--------------------------------------------------------------------  ---------------
Required                                               4.516               
--------------------------------------------------------------------  ---------------
Slack                                                  1.440               

Slack               : 1.483ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.236ns (cell 0.289ns (23%), net 0.947ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y028z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.947          2.962          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x039y020z2          0.143    r     3.105          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.124          4.588               
--------------------------------------------------------------------  ---------------
Required                                               4.588               
--------------------------------------------------------------------  ---------------
Slack                                                  1.483               

Slack               : 1.484ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.163ns (cell 0.289ns (24%), net 0.874ns (76%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.874          2.889          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y029z0          0.143    r     3.032          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.052          4.516               
--------------------------------------------------------------------  ---------------
Required                                               4.516               
--------------------------------------------------------------------  ---------------
Slack                                                  1.484               

Slack               : 1.515ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.232ns (cell 0.612ns (49%), net 0.620ns (51%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.q[1]
net (fo=1)                              0.620          2.635          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0]
LUT3 (reg)          x037y043z3          0.466    f     3.101       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.101               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.152          4.616               
--------------------------------------------------------------------  ---------------
Required                                               4.616               
--------------------------------------------------------------------  ---------------
Slack                                                  1.515               

Slack               : 1.526ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.193ns (cell 0.460ns (38%), net 0.733ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.733          2.748          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x037y040z0          0.314    r     3.062       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.062               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.124          4.588               
--------------------------------------------------------------------  ---------------
Required                                               4.588               
--------------------------------------------------------------------  ---------------
Slack                                                  1.526               

Slack               : 1.526ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.193ns (cell 0.460ns (38%), net 0.733ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.733          2.748          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x037y040z0          0.314    r     3.062       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.062               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.124          4.588               
--------------------------------------------------------------------  ---------------
Required                                               4.588               
--------------------------------------------------------------------  ---------------
Slack                                                  1.526               

Slack               : 1.532ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.115ns (cell 0.289ns (25%), net 0.826ns (75%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.826          2.841          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y033z3          0.143    r     2.984          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.984               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.052          4.516               
--------------------------------------------------------------------  ---------------
Required                                               4.516               
--------------------------------------------------------------------  ---------------
Slack                                                  1.532               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.160ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y034z1          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.239ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y038z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x038y037z0          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.335ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.325ns (60%), net 0.216ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[0]
net (fo=2)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[0]
LUT2 (reg)          x036y050z1          0.216    f     1.875       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.335               

Slack               : 0.342ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y034z1          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.342               

Slack               : 0.360ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.c[1]
LUT3 (reg)          x037y046z1          0.241    f     1.900       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.365ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y043z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1]
LUT3 (reg)          x037y043z2          0.321    r     1.875       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.368ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y050z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.370          1.813          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x038y044z3          0.095    f     1.908          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.908               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.369ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x037y046z0          0.241    f     1.909       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.376ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y047z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0]
LUT3 (reg)          x037y046z0          0.241    f     1.900       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.900               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.376               

Slack               : 0.385ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0]
LUT3 (reg)          x037y042z1          0.241    f     1.909       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.385               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.208ns
Fmax           :     161.082MHz

Statistics:
Max            : SWNS      1.792ns, STNS      0.000ns,         0 Viol Endpoints,        47 Total Endpoints,        47 Paths Analyzed
Min            : HWNS      0.465ns, HTNS      0.000ns,         0 Viol Endpoints,        47 Total Endpoints,        47 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.792ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.900ns (cell 1.622ns (27%), net 4.278ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.382          9.536          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.sr
ADDER (reg)         x021y053z0          0.086    r     9.622               
--------------------------------------------------------------------  ---------------
Arrival                                                9.622               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[11]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.792               

Slack               : 1.872ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.820ns (cell 1.622ns (27%), net 4.198ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.302          9.456          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.sr
reg                 x023y049z1          0.086    r     9.542               
--------------------------------------------------------------------  ---------------
Arrival                                                9.542               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.872               

Slack               : 1.955ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.737ns (cell 1.622ns (28%), net 4.115ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.219          9.373          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.sr
ADDER (reg)         x021y052z0          0.086    r     9.459               
--------------------------------------------------------------------  ---------------
Arrival                                                9.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[8]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.955               

Slack               : 1.955ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.737ns (cell 1.622ns (28%), net 4.115ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.219          9.373          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.sr
ADDER (reg)         x021y052z1          0.086    r     9.459               
--------------------------------------------------------------------  ---------------
Arrival                                                9.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[10]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.955               

Slack               : 1.992ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.700ns (cell 1.622ns (28%), net 4.078ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.182          9.336          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr
ADDER (reg)         x021y051z0          0.086    r     9.422               
--------------------------------------------------------------------  ---------------
Arrival                                                9.422               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.992               

Slack               : 1.992ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.700ns (cell 1.622ns (28%), net 4.078ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.182          9.336          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr
ADDER (reg)         x021y051z1          0.086    r     9.422               
--------------------------------------------------------------------  ---------------
Arrival                                                9.422               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  1.992               

Slack               : 2.023ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.622ns (28%), net 4.047ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.151          9.305          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.sr
reg                 x022y050z0          0.086    r     9.391               
--------------------------------------------------------------------  ---------------
Arrival                                                9.391               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  2.023               

Slack               : 2.023ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.622ns (28%), net 4.047ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.151          9.305          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr
ADDER (reg)         x021y050z1          0.086    r     9.391               
--------------------------------------------------------------------  ---------------
Arrival                                                9.391               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  2.023               

Slack               : 2.035ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.657ns (cell 1.622ns (28%), net 4.035ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.139          9.293          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[4]_syn_4.sr
reg                 x022y049z1          0.086    r     9.379               
--------------------------------------------------------------------  ---------------
Arrival                                                9.379               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  2.035               

Slack               : 2.081ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.611ns (cell 1.622ns (28%), net 3.989ns (72%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.276          3.722          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y001z1          0.146    r     3.868          pin: Led_TOP_u0/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.330          4.198          net: Led_TOP_u0/soft_reset_cnt[1],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_35.b[0]
ADDER               x003y001z1          0.627    f     4.825       1  pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          4.825          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER               x003y002z0          0.073    f     4.898          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          4.898          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER               x003y002z1          0.073    f     4.971          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          4.971          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER               x003y003z0          0.355    f     5.326       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.566          7.892          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x019y046z3          0.262    r     8.154       3  pin: Led_TOP_u0/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=43)                             1.093          9.247          net: Led_TOP_u0/u7_rx_fifo/wr_sreset_dup_69,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr
reg                 x022y052z2          0.086    r     9.333               
--------------------------------------------------------------------  ---------------
Arrival                                                9.333               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.045          3.346          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.159               
clock uncertainty                      -0.100         11.059               
clock pessimism                         0.355         11.414               
--------------------------------------------------------------------  ---------------
Required                                              11.414               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.465ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_1_d_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.641ns (cell 0.204ns (31%), net 0.437ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x013y027z1          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[1]_syn_4.q[0]
net (fo=4)                              0.437          3.486          net: Led_TOP_u0/u0_led/app_rx_data[0],  ../../src/led&seg/led.v(3)
                                                                      pin: Led_TOP_u0/debug_1_d_reg[0]_syn_4.mi[0]
reg                 x012y024z2          0.095    f     3.581          net: Led_TOP_u0/debug_1[0],  ../../src/udp/Led_Top.v(194)
--------------------------------------------------------------------  ---------------
Arrival                                                3.581               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_1_d_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.465               

Slack               : 0.476ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.204ns (31%), net 0.448ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[1]
net (fo=2)                              0.448          3.497          net: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo,  ../../src/udp/tx_client_fifo.v(129)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0]
reg                 x021y046z1          0.095    f     3.592          net: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../src/udp/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                3.592               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.476               

Slack               : 0.519ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_7_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.695ns (cell 0.204ns (29%), net 0.491ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x007y040z3          0.109    f     3.049          pin: Led_TOP_u0/u7_rx_fifo/rd_eof_reg_syn_5.q[0]
net (fo=2)                              0.491          3.540          net: Led_TOP_u0/temac_rx_data[0],  ../../src/udp/Led_Top.v(91)
                                                                      pin: Led_TOP_u0/debug_7_reg[0]_syn_3.mi[0]
reg                 x011y041z1          0.095    f     3.635          net: Led_TOP_u0/debug_7[0],  ../../src/udp/Led_Top.v(200)
--------------------------------------------------------------------  ---------------
Arrival                                                3.635               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_7_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.519               

Slack               : 0.624ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[0]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.800ns (cell 0.204ns (25%), net 0.596ns (75%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x027y038z1          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.q[0]
net (fo=2)                              0.596          3.645          net: Led_TOP_u0/temac_tx_data[0],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[0]_syn_4.mi[0]
reg                 x022y039z3          0.095    f     3.740          net: Led_TOP_u0/debug_5[0],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                3.740               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_5_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.624               

Slack               : 0.637ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_4_reg_syn_5.d[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.813ns (cell 0.325ns (39%), net 0.488ns (61%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x027y038z1          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_valid_reg_syn_5.q[1]
net (fo=3)                              0.488          3.537          net: Led_TOP_u0/temac_tx_valid,  ../../src/udp/Led_Top.v(84)
                                                                      pin: Led_TOP_u0/debug_4_reg_syn_5.d[0]
LUT1 (reg)          x023y037z1          0.216    f     3.753       1  net: Led_TOP_u0/debug_4,  ../../src/udp/Led_Top.v(197)
--------------------------------------------------------------------  ---------------
Arrival                                                3.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_4_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.637               

Slack               : 0.669ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_2_d_reg_syn_5.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.204ns (24%), net 0.641ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 47
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x010y026z2          0.109    f     3.049          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[9]_syn_4.q[0]
net (fo=47)                             0.641          3.690          net: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg_syn_1[9],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/debug_2_d_reg_syn_5.mi[0]
reg                 x009y030z3          0.095    f     3.785          net: Led_TOP_u0/debug_0,  ../../src/udp/Led_Top.v(193)
--------------------------------------------------------------------  ---------------
Arrival                                                3.785               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_2_d_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.669               

Slack               : 1.130ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_6_reg_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.306ns (cell 0.383ns (29%), net 0.923ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x002y044z2          0.109    f     3.049          pin: Led_TOP_u0/u7_rx_fifo/rd_addr_reload_reg_syn_5.q[0]
net (fo=33)                             0.455          3.504          net: Led_TOP_u0/u7_rx_fifo/rd_src_rdy_n,  ../../src/udp/rx_client_fifo.v(24)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_valid_reg_reg[0]_syn_4.d[1]
LUT3                x004y042z2          0.179    f     3.683       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_valid_reg_reg[0]_syn_4.f[1]
net (fo=1)                              0.468          4.151          net: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_rx_valid,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(40)
                                                                      pin: Led_TOP_u0/debug_6_reg_syn_4.mi[0]
reg                 x005y047z3          0.095    f     4.246          net: Led_TOP_u0/debug_6,  ../../src/udp/Led_Top.v(199)
--------------------------------------------------------------------  ---------------
Arrival                                                4.246               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_6_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  1.130               

Slack               : 1.149ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_3_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.325ns (cell 0.204ns (15%), net 1.121ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 80
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z3          0.109    f     3.049          pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[2]_syn_4.q[0]
net (fo=80)                             1.121          4.170          net: Led_TOP_u0/u2_udp_loopback/STATE_reg_syn_1[2],  ../../src/udp/udp_loopback.v(105)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.mi[0]
reg                 x009y026z2          0.095    f     4.265          net: Led_TOP_u0/debug_2,  ../../src/udp/Led_Top.v(195)
--------------------------------------------------------------------  ---------------
Arrival                                                4.265               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  1.149               

Slack               : 2.879ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_3_reg[0]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.055ns (cell 2.691ns (88%), net 0.364ns (12%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clkb
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y018            2.596    f     5.536          pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dob[0]
net (fo=2)                              0.364          5.900          net: Led_TOP_u0/app_tx_data[0],  ../../src/udp/Led_Top.v(67)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.mi[1]
reg                 x009y026z2          0.095    f     5.995          net: Led_TOP_u0/debug_3[0],  ../../src/udp/Led_Top.v(196)
--------------------------------------------------------------------  ---------------
Arrival                                                5.995               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/debug_3_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  2.879               

Slack               : 3.016ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.192ns (cell 0.901ns (28%), net 2.291ns (72%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT3=1  ADDER=1 )
Max Fanout          : 104
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           1.938          2.940          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x004y003z0          0.109    f     3.049          pin: Led_TOP_u0/soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=2)                              0.216          3.265          net: Led_TOP_u0/soft_reset_cnt[7],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_44.b[0]
ADDER               x003y003z0          0.523    r     3.788       1  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=104)                            2.075          5.863          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3 (reg)          x028y046z2          0.269    f     6.132       2  net: Led_TOP_u0/u4_trimac_block/reset_reg2[0],  ../../src/udp/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                6.132               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.130          3.232          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  3.016               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.681ns
Fmax           :     594.884MHz

Statistics:
Max            : SWNS      1.318ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.318ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.444ns (cell 0.695ns (48%), net 0.749ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x036y044z3          0.549    f     3.313       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.318               

Slack               : 1.416ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y046z0          0.451    f     3.215       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.215               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.416               

Slack               : 1.465ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y044z3          0.549    f     3.166       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.465               

Slack               : 1.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y041z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x037y040z0          0.451    f     3.068       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.563               

Slack               : 1.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y046z0          0.451    f     3.068       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.563               

Slack               : 1.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x037y046z1          0.451    f     3.068       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.563               

Slack               : 1.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y041z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y040z1          0.451    f     3.068       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.563               

Slack               : 1.591ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x037y043z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y043z3          0.549    f     3.040       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.040               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.591               

Slack               : 1.591ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.476          2.491          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y043z2          0.549    f     3.040       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.040               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.591               

Slack               : 1.594ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.473          2.488          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x037y044z2          0.549    f     3.037       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.037               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            2.999    r     4.680               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.564               
clock uncertainty                      -0.100          4.464               
clock pessimism                         0.167          4.631               
--------------------------------------------------------------------  ---------------
Required                                               4.631               
--------------------------------------------------------------------  ---------------
Slack                                                  1.594               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y051z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x037y050z2          0.095    f     1.754          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.350ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[0]
ADDER (reg)         x036y045z0          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y047z2          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[1]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.mi[1]
ADDER (reg)         x036y045z0          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add2_syn_34.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x037y047z3          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x037y047z3          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.449ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.514ns (82%), net 0.111ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y043z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y043z2          0.405    r     1.959       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.449ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.514ns (82%), net 0.111ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x038y044z2          0.405    r     1.959       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.554ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.730ns (cell 0.514ns (70%), net 0.216ns (30%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x036y044z3          0.405    r     2.064       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.064               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.554               

Slack               : 0.554ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.730ns (cell 0.514ns (70%), net 0.216ns (30%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y043z3          0.405    r     2.064       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.064               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=32)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.554               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.155ns
Fmax           :     865.801MHz

Statistics:
Max            : SWNS      6.845ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.845ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.918ns (cell 0.289ns (31%), net 0.629ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y046z2          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.629          4.497          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[0],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x020y042z1          0.143    r     4.640          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[0],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.845               

Slack               : 6.846ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.628          4.496          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[5],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0]
reg                 x019y041z1          0.143    r     4.639          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[5],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.846               

Slack               : 6.851ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z1          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.623          4.491          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[4],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1]
reg                 x021y044z2          0.143    r     4.634          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[4],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.851               

Slack               : 6.854ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z1          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_4.q[0]
net (fo=2)                              0.620          4.488          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog,  ../../src/udp/tx_client_fifo.v(114)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.mi[0]
reg                 x018y053z3          0.143    r     4.631          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../src/udp/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                4.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.854               

Slack               : 6.872ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.602          4.470          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[8],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x020y045z1          0.143    r     4.613          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[8],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.872ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.602          4.470          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[11],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x020y046z3          0.143    r     4.613          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[11],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.948ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.815ns (cell 0.289ns (35%), net 0.526ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.526          4.394          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0]
reg                 x018y043z1          0.143    r     4.537          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.537               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.948               

Slack               : 6.992ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y045z3          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[1]
net (fo=1)                              0.482          4.350          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[2],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1]
reg                 x018y043z1          0.143    r     4.493          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[2],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.992ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.482          4.350          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[10],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x020y044z3          0.143    r     4.493          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[10],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.995ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.146    r     3.868          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.479          4.347          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[9],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x020y044z3          0.143    r     4.490          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[9],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.045          3.346          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.225          3.274          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[1],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x020y044z0          0.095    f     3.369          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[1],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.294ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.470ns (cell 0.204ns (43%), net 0.266ns (57%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x017y053z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.266          3.315          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog,  ../../src/udp/tx_client_fifo.v(135)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1]
reg                 x015y053z3          0.095    f     3.410          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../src/udp/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                3.410               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.294               

Slack               : 0.350ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y045z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[0]
net (fo=1)                              0.322          3.371          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[6],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0]
reg                 x021y044z2          0.095    f     3.466          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[6],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.322          3.371          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[7],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x020y045z1          0.095    f     3.466          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[7],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y047z1          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.332          3.381          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[9],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x020y044z3          0.095    f     3.476          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[9],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y045z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[1]
net (fo=1)                              0.341          3.390          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[2],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[1]
reg                 x018y043z1          0.095    f     3.485          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[2],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.341          3.390          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[10],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x020y044z3          0.095    f     3.485          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[10],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.398ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x019y046z0          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.370          3.419          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0]
reg                 x018y043z1          0.095    f     3.514          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.435ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.407          3.456          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[8],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x020y045z1          0.095    f     3.551          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[8],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.435ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y048z3          0.109    f     3.049          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.407          3.456          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[11],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x020y046z3          0.095    f     3.551          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[11],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1892)                           2.130          3.232          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     3.487ns
Fmax           :     286.779MHz

Statistics:
Max            : SWNS     16.513ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
Min            : HWNS      0.607ns, HTNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 16.513ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.250ns (cell 1.667ns (51%), net 1.583ns (49%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.355    f     5.912       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.f[1]
net (fo=1)                              0.594          6.506          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[4],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[0]
LUT2 (reg)          x037y068z2          0.466    f     6.972       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.972               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 16.513               

Slack               : 16.724ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.039ns (cell 1.456ns (47%), net 1.583ns (53%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.144    f     5.701       2  pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.f[0]
net (fo=1)                              0.594          6.295          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[3],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.c[1]
LUT2 (reg)          x037y068z2          0.466    f     6.761       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.761               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 16.724               

Slack               : 17.127ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.593ns (cell 1.217ns (46%), net 1.376ns (54%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.473          4.341          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.a[1]
LUT2                x037y068z3          0.424    f     4.765       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.f[1]
net (fo=1)                              0.309          5.074          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.b[0]
LUT4                x038y068z1          0.333    f     5.407       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.594          6.001          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.d[0]
LUT2 (reg)          x038y069z1          0.314    r     6.315       3  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                6.315               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 17.127               

Slack               : 17.294ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.454ns (cell 1.465ns (59%), net 0.989ns (41%))
Clock Skew          : 0.036ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     5.630          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          5.630          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     5.703          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          5.703          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)         x037y070z0          0.473    f     6.176       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.176               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 17.294               

Slack               : 17.367ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.381ns (cell 1.392ns (58%), net 0.989ns (42%))
Clock Skew          : 0.036ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     5.630          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          5.630          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)         x037y069z1          0.473    f     6.103       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.103               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 17.367               

Slack               : 17.400ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.363ns (cell 1.274ns (53%), net 1.089ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.473          4.341          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.a[1]
LUT2                x037y068z3          0.424    f     4.765       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.f[1]
net (fo=1)                              0.309          5.074          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.b[0]
LUT4                x038y068z1          0.333    f     5.407       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.307          5.714          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0]
LUT2 (reg)          x037y068z3          0.371    r     6.085       3  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.085               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 17.400               

Slack               : 17.432ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.316ns (cell 1.327ns (57%), net 0.989ns (43%))
Clock Skew          : 0.036ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     5.630          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          5.630          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     5.703          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          5.703          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER               x037y070z0          0.073    f     5.776          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fco
net (fo=1)                              0.000          5.776          net: u_ov5640_dri/u_i2c_dr/add0_syn_60,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci
ADDER (reg)         x037y070z1          0.262    f     6.038       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                6.038               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 17.432               

Slack               : 17.505ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.243ns (cell 1.254ns (55%), net 0.989ns (45%))
Clock Skew          : 0.036ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     5.630          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          5.630          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER               x037y069z1          0.073    f     5.703          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          5.703          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)         x037y070z0          0.262    f     5.965       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                5.965               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 17.505               

Slack               : 17.528ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.235ns (cell 1.246ns (55%), net 0.989ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER (reg)         x037y068z1          0.473    f     5.957       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                5.957               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 17.528               

Slack               : 17.578ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.170ns (cell 1.181ns (54%), net 0.989ns (46%))
Clock Skew          : 0.036ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.146    r     3.868          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.q[0]
net (fo=3)                              0.989          4.857          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER               x037y068z0          0.627    f     5.484       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          5.484          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER               x037y068z1          0.073    f     5.557          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          5.557          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER               x037y069z0          0.073    f     5.630          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          5.630          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)         x037y069z1          0.262    f     5.892       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                5.892               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 17.578               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER (reg)         x037y068z1          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1]
ADDER (reg)         x037y068z1          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[0]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0]
ADDER (reg)         x037y069z1          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y069z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1]
ADDER (reg)         x037y069z1          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z0          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[0]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0]
ADDER (reg)         x037y070z0          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z0          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[1]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1]
ADDER (reg)         x037y070z0          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.607ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.668ns (cell 0.557ns (83%), net 0.111ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y070z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.111          3.160          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0]
ADDER (reg)         x037y070z1          0.448    r     3.608       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.607               

Slack               : 0.611ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.672ns (cell 0.350ns (52%), net 0.322ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y069z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.q[0]
net (fo=2)                              0.322          3.371          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.c[0]
LUT2 (reg)          x038y069z1          0.241    f     3.612       1  net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                3.612               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_13.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.611               

Slack               : 0.772ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.948ns (cell 0.504ns (53%), net 0.444ns (47%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.225          3.274          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.d[0]
LUT4                x038y068z1          0.126    f     3.400       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.219          3.619          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.d[0]
LUT2 (reg)          x037y068z3          0.269    f     3.888       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.888               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_11.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.772               

Slack               : 0.943ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.119ns (cell 0.504ns (45%), net 0.615ns (55%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x037y068z1          0.109    f     3.049          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.225          3.274          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.d[0]
LUT4                x038y068z1          0.126    f     3.400       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_15.f[0]
net (fo=4)                              0.390          3.790          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x037y068z2          0.269    f     4.059       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                4.059               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.943               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.800ns
Fmax           :     263.158MHz

Statistics:
Max            : SWNS      1.050ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.281ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.050ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.792ns (cell 0.146ns (18%), net 0.646ns (82%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.646          4.514          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     4.514               
--------------------------------------------------------------------  ---------------
Arrival                                                4.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          3.279          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     5.279               
--------------------------------------------------------------------  ---------------
recovery                                0.030          5.309               
clock uncertainty                      -0.100          5.209               
clock pessimism                         0.355          5.564               
--------------------------------------------------------------------  ---------------
Required                                               5.564               
--------------------------------------------------------------------  ---------------
Slack                                                  1.050               

Slack               : 1.129ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.622ns (cell 0.146ns (23%), net 0.476ns (77%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y000            1.853          3.513          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            2.276          3.722          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.146    r     3.868          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.476          4.344          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     4.344          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                4.344               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y000            1.665          3.158          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          3.279          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     5.279               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          5.218               
clock uncertainty                      -0.100          5.118               
clock pessimism                         0.355          5.473               
--------------------------------------------------------------------  ---------------
Required                                               5.473               
--------------------------------------------------------------------  ---------------
Slack                                                  1.129               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.281ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.558ns (cell 0.109ns (19%), net 0.449ns (81%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z3          0.109    f     3.049          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.449          3.498          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     3.498               
--------------------------------------------------------------------  ---------------
Arrival                                                3.498               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          3.167          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -2.833               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -2.606               
clock uncertainty                       0.100         -2.506               
clock pessimism                        -0.277         -2.783               
--------------------------------------------------------------------  ---------------
Required                                              -2.783               
--------------------------------------------------------------------  ---------------
Slack                                                  6.281               

Slack               : 6.393ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.440ns (cell 0.109ns (24%), net 0.331ns (76%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y000            1.606          2.790          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=213)                            1.938          2.940          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.109    f     3.049          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.331          3.380          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     3.380          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                3.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y000            1.765          3.067          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          3.167          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -2.833               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -2.836               
clock uncertainty                       0.100         -2.736               
clock pessimism                        -0.277         -3.013               
--------------------------------------------------------------------  ---------------
Required                                              -3.013               
--------------------------------------------------------------------  ---------------
Slack                                                  6.393               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     21.015ns
Fmax           :     47.585MHz

Statistics:
Max            : SWNS     -0.401ns, STNS     -0.697ns,         2 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.247ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.401ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 1.164ns (cell 0.672ns (57%), net 0.492ns (43%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                           104.000    r   105.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.146    r   106.015          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.492        106.507          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x034y056z1          0.526    f   107.033       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                              107.033               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                          105.000    r   106.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        106.565               
clock uncertainty                      -0.100        106.465               
clock pessimism                         0.167        106.632               
--------------------------------------------------------------------  ---------------
Required                                             106.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.401               

Slack               : -0.296ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 0.875ns (cell 0.232ns (26%), net 0.643ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                           104.000    r   105.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.146    r   106.015          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.643        106.658          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x034y056z0          0.086    r   106.744               
--------------------------------------------------------------------  ---------------
Arrival                                              106.744               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                          105.000    r   106.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.300        106.381               
clock uncertainty                      -0.100        106.281               
clock pessimism                         0.167        106.448               
--------------------------------------------------------------------  ---------------
Required                                             106.448               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.296               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.247ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.161ns (26%), net 0.454ns (74%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.454          1.897          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x034y056z0          0.052    f     1.949               
--------------------------------------------------------------------  ---------------
Arrival                                                1.949               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.247               

Slack               : 0.638ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.814ns (cell 0.475ns (58%), net 0.339ns (42%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=4)                              0.339          1.782          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x034y056z1          0.366    r     2.148       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                2.148               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.638               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     6.816ns
Fmax           :     146.714MHz

Statistics:
Max            : SWNS      0.148ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.148ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { sys_pll_m0/pll_inst.clkc[0] rising@16.000ns - video_pll_m0/pll_inst.clkc[0] rising@15.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                            15.000    r    16.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z1          0.146    r    17.015          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.326         17.341          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x034y057z3          0.143    r    17.484          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               17.484               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.167         17.632               
--------------------------------------------------------------------  ---------------
Required                                              17.632               
--------------------------------------------------------------------  ---------------
Slack                                                  0.148               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z1          0.109    f     1.443          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.216          1.659          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x034y057z3          0.095    f     1.754          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[1]
Min Period     :     13.840ns
Fmax           :     72.254MHz

Statistics:
Max            : SWNS     -2.920ns, STNS    -84.359ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      4.001ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.920ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[17] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.364ns (cell 8.193ns (79%), net 2.171ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.171          4.186          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_24.ts
PAD                 x000y005            3.047    f     7.233       1  pin: U3/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          7.233          net: dq[17],  NOFILE(0)
                                                                      pin: U3/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                7.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.920               

Slack               : -2.920ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[16] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.364ns (cell 8.193ns (79%), net 2.171ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.171          4.186          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_25.ts
PAD                 x000y005            3.047    f     7.233       1  pin: U3/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          7.233          net: dq[16],  NOFILE(0)
                                                                      pin: U3/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                7.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.920               

Slack               : -2.919ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[31] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.363ns (cell 8.193ns (79%), net 2.170ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.170          4.185          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_26.ts
PAD                 x040y005            3.047    f     7.232       1  pin: U3/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          7.232          net: dq[31],  NOFILE(0)
                                                                      pin: U3/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                7.232               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.919               

Slack               : -2.919ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[30] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.363ns (cell 8.193ns (79%), net 2.170ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.170          4.185          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_27.ts
PAD                 x040y005            3.047    f     7.232       1  pin: U3/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          7.232          net: dq[30],  NOFILE(0)
                                                                      pin: U3/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                7.232               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.919               

Slack               : -2.793ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[2] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.237ns (cell 8.193ns (80%), net 2.044ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.044          4.059          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_28.ts
PAD                 x000y056            3.047    f     7.106       1  pin: U3/sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          7.106          net: dq[2],  NOFILE(0)
                                                                      pin: U3/sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                7.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.793               

Slack               : -2.793ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[3] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.237ns (cell 8.193ns (80%), net 2.044ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.044          4.059          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_35.ts
PAD                 x000y056            3.047    f     7.106       1  pin: U3/sdram_syn_35.bpad
net (fo=0)          x020y036            0.000          7.106          net: dq[3],  NOFILE(0)
                                                                      pin: U3/sdram.dq[3]
--------------------------------------------------------------------  ---------------
Arrival                                                7.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.793               

Slack               : -2.785ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.229ns (cell 8.193ns (80%), net 2.036ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.036          4.051          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                 x000y008            3.047    f     7.098       1  pin: U3/sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          7.098          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                7.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.785               

Slack               : -2.785ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.229ns (cell 8.193ns (80%), net 2.036ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.036          4.051          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                 x000y008            3.047    f     7.098       1  pin: U3/sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          7.098          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                7.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.785               

Slack               : -2.785ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[29] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.229ns (cell 8.193ns (80%), net 2.036ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.036          4.051          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_29.ts
PAD                 x040y008            3.047    f     7.098       1  pin: U3/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          7.098          net: dq[29],  NOFILE(0)
                                                                      pin: U3/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                7.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.785               

Slack               : -2.785ns
Begin Point         : U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[28] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.229ns (cell 8.193ns (80%), net 2.036ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z3          0.146    r     2.015          pin: U3/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=33)                             2.036          4.051          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_30.ts
PAD                 x040y008            3.047    f     7.098       1  pin: U3/sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          7.098          net: dq[28],  NOFILE(0)
                                                                      pin: U3/sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                7.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.785               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.001ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: U3/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: U3/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: U3/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: U3/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: U3/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: U3/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: U3/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               

Slack               : 4.001ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: U3/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  4.001               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[1] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[1]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -6.565ns, STNS   -210.080ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      8.430ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.565ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[0]
net (fo=0)                              0.000         14.832          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[6]
net (fo=0)                              0.000         14.832          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[7]
net (fo=0)                              0.000         14.832          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[1]
net (fo=0)                              0.000         14.832          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[23]
net (fo=0)                              0.000         14.832          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[22]
net (fo=0)                              0.000         14.832          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[21]
net (fo=0)                              0.000         14.832          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[20]
net (fo=0)                              0.000         14.832          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[19]
net (fo=0)                              0.000         14.832          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[18]
net (fo=0)                              0.000         14.832          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.430ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          8.897          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          8.897          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          8.897          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          8.897          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          8.897          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          8.897          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          8.897          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          8.897          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          8.897          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          8.897          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.468ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.468ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.116ns (cell 0.289ns (25%), net 0.827ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.827          0.973          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x037y035z0          0.143    r     1.116          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.116               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.468               

Slack               : 6.518ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.066ns (cell 0.289ns (27%), net 0.777ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x036y048z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.777          0.923          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.mi[1]
reg                 x036y042z0          0.143    r     1.066          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.518               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x036y036z0          0.143    r     0.967          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.620ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.964ns (cell 0.289ns (29%), net 0.675ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.675          0.821          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x036y036z0          0.143    r     0.964          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.620               

Slack               : 6.620ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.964ns (cell 0.289ns (29%), net 0.675ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.675          0.821          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x036y039z2          0.143    r     0.964          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.620               

Slack               : 6.620ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.964ns (cell 0.289ns (29%), net 0.675ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x033y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.675          0.821          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.mi[0]
reg                 x036y039z3          0.143    r     0.964          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[6]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.620               

Slack               : 6.675ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y042z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.q[0]
net (fo=1)                              0.620          0.766          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0]
reg                 x035y040z0          0.143    r     0.909          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.675               

Slack               : 6.675ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.620          0.766          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1]
reg                 x034y040z2          0.143    r     0.909          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.675               

Slack               : 6.693ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.602          0.748          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x037y039z0          0.143    r     0.891          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.693               

Slack               : 6.769ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.815ns (cell 0.289ns (35%), net 0.526ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x034y043z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.526          0.672          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.mi[1]
ADDER (reg)         x035y037z0          0.143    r     0.815          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_32.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.769               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.598ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.598ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.986ns (cell 0.289ns (29%), net 0.697ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x005y051z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.697          0.843          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x011y051z3          0.143    r     0.986          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.598               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y047z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x002y053z1          0.143    r     0.967          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y047z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x003y050z1          0.143    r     0.967          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x009y055z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x013y052z3          0.143    r     0.967          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.664ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/sub0_syn_61.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.920ns (cell 0.289ns (31%), net 0.631ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y050z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.631          0.777          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub0_syn_61.mi[1]
ADDER (reg)         x004y052z0          0.143    r     0.920          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.920               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.664               

Slack               : 6.664ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.920ns (cell 0.289ns (31%), net 0.631ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x007y049z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.631          0.777          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x005y052z2          0.143    r     0.920          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.920               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.664               

Slack               : 6.666ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
End Point           : frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.mi[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.918ns (cell 0.289ns (31%), net 0.629ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
clk2q               x009y055z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.629          0.775          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.mi[0]
ADDER (reg)         x012y057z0          0.143    r     0.918          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.918               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/lt1_syn_51.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.666               

Slack               : 6.667ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.clk
--------------------------------------------------------------------  ---------------
clk2q               x006y050z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_9.q[0]
net (fo=1)                              0.628          0.774          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.mi[0]
reg                 x002y051z2          0.143    r     0.917          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.917               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.667               

Slack               : 6.667ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[0]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x004y049z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.628          0.774          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[0]
reg                 x005y053z1          0.143    r     0.917          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.917               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.667               

Slack               : 6.667ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=10)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=473)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x005y048z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.628          0.774          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x005y053z1          0.143    r     0.917          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.917               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.667               



Min Paths
----------------------------------------------------------------------------------------------------




