{
  "bin": {
    "simd_load.0.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBw0BCXYxMjgubG9hZAAACgoBCABBAP0ABAALCxoBAEEACxQAAQIDBAUGBwgJCgsMDQ4PAAECAw==",
    "simd_load.1.wasm": "AGFzbQEAAAABBQFgAAF/AwIBAAUDAQABByMBH2FzLWk4eDE2X2V4dHJhY3RfbGFuZV9zLXZhbHVlLzAAAAoNAQsAQQD9AAQA/RUACwsaAQBBAAsUAAECAwQFBgcICQoLDA0ODwABAgM=",
    "simd_load.10.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABByYBImFzLWkzMng0LnRydW5jX3NhdF9mMzJ4NF9zLW9wZXJhbmQAAAoNAQsAQQD9AAQA/fgBCwsWAQBBAAsQAAAAQwAAgD9mZuY/AACAvw==",
    "simd_load.11.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABByQBIGFzLWYzMng0LmNvbnZlcnRfaTMyeDRfdS1vcGVyYW5kAAAKDQELAEEA/QAEAP37AQsLFgEAQQALEAIAAAACAAAAAgAAAAIAAAA=",
    "simd_load.12.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxwBGGFzLWk4eDE2LnN3aXp6bGUtb3BlcmFuZAAAChIBEABBAP0ABABBAf0ABA/9DgsLKwIAQQALEGRlZmdoaWprbG1ub3BxcnMAQRALEA8ODQwLCgkIBwYFBAMCAQA=",
    "simd_load.13.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBw8BC2FzLWJyLXZhbHVlAAAKDwENAAJ7QQD9AAQADAALCwsaAQBBAAsUAAECAwQFBgcICQoLDA0ODwABAgM=",
    "simd_load.17.wasm": "AGFzbQEAAAABBAFgAAADAgEABQMBAAEKEAEOAQF7QwAAAAD9AAQAGgs=",
    "simd_load.18.wasm": "AGFzbQEAAAABBAFgAAADAgEABQMBAAEKEQEPAQF7AkBBAP0ABAANAAsL",
    "simd_load.19.wasm": "AGFzbQEAAAABBAFgAAADAgEABQMBAAEKDAEKAQF7QQD9AAQACw==",
    "simd_load.2.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxcBE2FzLWk4eDE2LmVxLW9wZXJhbmQAAAoSARAAQQD9AAQAQQD9AAQQ/SMLCxoBAEEACxQAAQIDBAUGBwgJCgsMDQ4PAAECAw==",
    "simd_load.20.wasm": "AGFzbQEAAAABBAFgAAADAgEABQMBAAEKCwEJACAC/QAEABoL",
    "simd_load.21.wasm": "AGFzbQEAAAABBAFgAAADAgEABQMBAAEKCQEHAP0ABAAaCw==",
    "simd_load.3.wasm": "AGFzbQEAAAABCQJgAAF7YAABfwMDAgABBQMBAAEHMwITYXMtdjEyOC5ub3Qtb3BlcmFuZAAAGWFzLWk4eDE2LmFsbF90cnVlLW9wZXJhbmQAAQoXAgoAQQD9AAQA/U0LCgBBAP0ABAD9YwsLGgEAQQALFAABAgMEBQYHCAkKCwwNDg8AAQID",
    "simd_load.4.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBx0BGWFzLXYxMjguYml0c2VsZWN0LW9wZXJhbmQAAAoYARYAQQD9AAQAQRD9AAQAQSD9AAQA/VILC0ADAEEACxCqqqqqqqqqqqqqqqqqqqqqAEEQCxC7u7u7u7u7u7u7u7u7u7u7AEEgCxDw8PDw/////wAAAAD/AP8A",
    "simd_load.5.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWk4eDE2LnNobC1vcGVyYW5kAAAKDgEMAEEA/QAEAEEB/WsLCxYBAEEACxCqqqqqqqqqqqqqqqqqqqqq",
    "simd_load.6.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxYBEmFzLWFkZC9zdWItb3BlcmFuZAAAChoBGABBAP0ABABBEP0ABAD9bkEQ/QAEAP1xCwsrAgBBAAsQAgAAAAIAAAACAAAAAgAAAABBEAsQAwAAAAMAAAADAAAAAwAAAA==",
    "simd_load.7.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0Lm11bC1vcGVyYW5kAAAKEwERAEEA/QAEAEEQ/QAEAP3mAQsLKwIAQQALEAAAAEMAAIA/ZmbmPwAAgL8AQRALEAAAAEAAAABAAAAAQAAAAEA=",
    "simd_load.8.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0LmFicy1vcGVyYW5kAAAKDQELAEEA/QAEAP3gAQsLFgEAQQALEP////////////////////8=",
    "simd_load.9.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0Lm1pbi1vcGVyYW5kAAAKEwERAEEA/QAEAEEB/QAEEP3oAQsLKwIAQQALEKqqqqqqqqqqqqqqqqqqqqoAQRALEAIAAAACAAAAAgAAAAIAAAA="
  },
  "spec": {"source_filename": "/workspace/webassembly-spec/test/core/simd/simd_load.wast",
 "commands": [
  {"type": "module", "line": 3, "filename": "simd_load.0.wasm"}, 
  {"type": "assert_return", "line": 11, "action": {"type": "invoke", "field": "v128.load", "args": []}, "expected": [{"type": "v128", "lane_type": "i8", "value": ["0", "1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15"]}]}, 
  {"type": "assert_return", "line": 12, "action": {"type": "invoke", "field": "v128.load", "args": []}, "expected": [{"type": "v128", "lane_type": "i16", "value": ["256", "770", "1284", "1798", "2312", "2826", "3340", "3854"]}]}, 
  {"type": "assert_return", "line": 13, "action": {"type": "invoke", "field": "v128.load", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["50462976", "117835012", "185207048", "252579084"]}]}, 
  {"type": "module", "line": 18, "filename": "simd_load.1.wasm"}, 
  {"type": "assert_return", "line": 24, "action": {"type": "invoke", "field": "as-i8x16_extract_lane_s-value/0", "args": []}, "expected": [{"type": "i32", "value": "0"}]}, 
  {"type": "module", "line": 26, "filename": "simd_load.2.wasm"}, 
  {"type": "assert_return", "line": 32, "action": {"type": "invoke", "field": "as-i8x16.eq-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4294967295", "0", "0", "0"]}]}, 
  {"type": "module", "line": 34, "filename": "simd_load.3.wasm"}, 
  {"type": "assert_return", "line": 43, "action": {"type": "invoke", "field": "as-v128.not-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4244504319", "4177132283", "4109760247", "4042388211"]}]}, 
  {"type": "assert_return", "line": 44, "action": {"type": "invoke", "field": "as-i8x16.all_true-operand", "args": []}, "expected": [{"type": "i32", "value": "0"}]}, 
  {"type": "module", "line": 46, "filename": "simd_load.4.wasm"}, 
  {"type": "assert_return", "line": 54, "action": {"type": "invoke", "field": "as-v128.bitselect-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2880154539", "2863311530", "3149642683", "3148528554"]}]}, 
  {"type": "module", "line": 56, "filename": "simd_load.5.wasm"}, 
  {"type": "assert_return", "line": 62, "action": {"type": "invoke", "field": "as-i8x16.shl-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["1414812756", "1414812756", "1414812756", "1414812756"]}]}, 
  {"type": "module", "line": 64, "filename": "simd_load.6.wasm"}, 
  {"type": "assert_return", "line": 76, "action": {"type": "invoke", "field": "as-add/sub-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2", "2", "2", "2"]}]}, 
  {"type": "module", "line": 78, "filename": "simd_load.7.wasm"}, 
  {"type": "assert_return", "line": 85, "action": {"type": "invoke", "field": "as-f32x4.mul-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "f32", "value": ["1132462080", "1073741824", "1080452710", "3221225472"]}]}, 
  {"type": "module", "line": 87, "filename": "simd_load.8.wasm"}, 
  {"type": "assert_return", "line": 93, "action": {"type": "invoke", "field": "as-f32x4.abs-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2147483647", "2147483647", "2147483647", "2147483647"]}]}, 
  {"type": "module", "line": 95, "filename": "simd_load.9.wasm"}, 
  {"type": "assert_return", "line": 102, "action": {"type": "invoke", "field": "as-f32x4.min-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2863311530", "2863311530", "2863311530", "2863311530"]}]}, 
  {"type": "module", "line": 104, "filename": "simd_load.10.wasm"}, 
  {"type": "assert_return", "line": 110, "action": {"type": "invoke", "field": "as-i32x4.trunc_sat_f32x4_s-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["128", "1", "1", "4294967295"]}]}, 
  {"type": "module", "line": 112, "filename": "simd_load.11.wasm"}, 
  {"type": "assert_return", "line": 118, "action": {"type": "invoke", "field": "as-f32x4.convert_i32x4_u-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "f32", "value": ["1073741824", "1073741824", "1073741824", "1073741824"]}]}, 
  {"type": "module", "line": 120, "filename": "simd_load.12.wasm"}, 
  {"type": "assert_return", "line": 127, "action": {"type": "invoke", "field": "as-i8x16.swizzle-operand", "args": []}, "expected": [{"type": "v128", "lane_type": "i8", "value": ["115", "114", "113", "112", "111", "110", "109", "108", "107", "106", "105", "104", "103", "102", "101", "100"]}]}, 
  {"type": "module", "line": 129, "filename": "simd_load.13.wasm"}, 
  {"type": "assert_return", "line": 135, "action": {"type": "invoke", "field": "as-br-value", "args": []}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["50462976", "117835012", "185207048", "252579084"]}]}, 
  {"type": "assert_malformed", "line": 141, "filename": "simd_load.14.wat", "text": "unknown operator", "module_type": "text"}, 
  {"type": "assert_malformed", "line": 148, "filename": "simd_load.15.wat", "text": "unknown operator", "module_type": "text"}, 
  {"type": "assert_malformed", "line": 155, "filename": "simd_load.16.wat", "text": "unknown operator", "module_type": "text"}, 
  {"type": "assert_invalid", "line": 166, "filename": "simd_load.17.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 170, "filename": "simd_load.18.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 174, "filename": "simd_load.19.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 182, "filename": "simd_load.20.wasm", "text": "unknown local 2", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 186, "filename": "simd_load.21.wasm", "text": "type mismatch", "module_type": "binary"}]},
  "code": [
    "(module (memory 1) (data (i32.const 0) \"\\00\\01\\02\\03\\04\\05\\06\\07\\08\\09\\0a\\0b\\0c\\0d\\0e\\0f\\00\\01\\02\\03\")\n  (func (export \"v128.load\") (result v128) (v128.load (i32.const 0)) ))",
    "(assert_return (invoke \"v128.load\") (v128.const i8x16 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f))",
    "(assert_return (invoke \"v128.load\") (v128.const i16x8 0x0100 0x0302 0x0504 0x0706 0x0908 0x0b0a 0x0d0c 0x0f0e))",
    "(assert_return (invoke \"v128.load\") (v128.const i32x4 0x03020100 0x07060504 0x0b0a0908 0x0f0e0d0c))",
    "(module (memory 1) (data (i32.const 0) \"\\00\\01\\02\\03\\04\\05\\06\\07\\08\\09\\0a\\0b\\0c\\0d\\0e\\0f\\00\\01\\02\\03\")\n  (func (export \"as-i8x16_extract_lane_s-value/0\") (result i32) (i8x16.extract_lane_s 0 (v128.load (i32.const 0))) ))",
    "(assert_return (invoke \"as-i8x16_extract_lane_s-value/0\") (i32.const 0x00))",
    "(module (memory 1) (data (i32.const 0) \"\\00\\01\\02\\03\\04\\05\\06\\07\\08\\09\\0a\\0b\\0c\\0d\\0e\\0f\\00\\01\\02\\03\")\n  (func (export \"as-i8x16.eq-operand\") (result v128) (i8x16.eq (v128.load offset=0 (i32.const 0)) (v128.load offset=16 (i32.const 0))) ))",
    "(assert_return (invoke \"as-i8x16.eq-operand\") (v128.const i32x4 0xffffffff 0x00000000 0x00000000 0x00000000))",
    "(module (memory 1) (data (i32.const 0) \"\\00\\01\\02\\03\\04\\05\\06\\07\\08\\09\\0a\\0b\\0c\\0d\\0e\\0f\\00\\01\\02\\03\")\n  (func (export \"as-v128.not-operand\") (result v128) (v128.not (v128.load (i32.const 0))) )\n  (func (export \"as-i8x16.all_true-operand\") (result i32) (i8x16.all_true (v128.load (i32.const 0))) ))",
    "(assert_return (invoke \"as-v128.not-operand\") (v128.const i32x4 0xfcfdfeff 0xf8f9fafb 0xf4f5f6f7 0xf0f1f2f3))",
    "(assert_return (invoke \"as-i8x16.all_true-operand\") (i32.const 0))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\") (data (offset (i32.const 16)) \"\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\\BB\") (data (offset (i32.const 32)) \"\\F0\\F0\\F0\\F0\\FF\\FF\\FF\\FF\\00\\00\\00\\00\\FF\\00\\FF\\00\")\n  (func (export \"as-v128.bitselect-operand\") (result v128) (v128.bitselect (v128.load (i32.const 0)) (v128.load (i32.const 16)) (v128.load (i32.const 32))) ))",
    "(assert_return (invoke \"as-v128.bitselect-operand\") (v128.const i32x4 0xabababab 0xaaaaaaaa 0xbbbbbbbb 0xbbaabbaa))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\")\n  (func (export \"as-i8x16.shl-operand\") (result v128) (i8x16.shl (v128.load (i32.const 0)) (i32.const 1)) ))",
    "(assert_return (invoke \"as-i8x16.shl-operand\") (v128.const i32x4 0x54545454 0x54545454 0x54545454 0x54545454))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\") (data (offset (i32.const 16)) \"\\03\\00\\00\\00\\03\\00\\00\\00\\03\\00\\00\\00\\03\\00\\00\\00\")\n  (func (export \"as-add/sub-operand\") (result v128) (i8x16.sub (i8x16.add (v128.load (i32.const 0)) (v128.load (i32.const 16))) (v128.load (i32.const 16)) ) ))",
    "(assert_return (invoke \"as-add/sub-operand\") (v128.const i32x4 2 2 2 2))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\00\\00\\00\\43\\00\\00\\80\\3f\\66\\66\\e6\\3f\\00\\00\\80\\bf\") (data (offset (i32.const 16)) \"\\00\\00\\00\\40\\00\\00\\00\\40\\00\\00\\00\\40\\00\\00\\00\\40\")\n  (func (export \"as-f32x4.mul-operand\") (result v128) (f32x4.mul (v128.load (i32.const 0)) (v128.load (i32.const 16))) ))",
    "(assert_return (invoke \"as-f32x4.mul-operand\") (v128.const f32x4 256 2 3.6 -2))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\\ff\")\n  (func (export \"as-f32x4.abs-operand\") (result v128) (f32x4.abs (v128.load (i32.const 0))) ))",
    "(assert_return (invoke \"as-f32x4.abs-operand\") (v128.const i32x4 0x7fffffff 0x7fffffff 0x7fffffff 0x7fffffff))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\\AA\") (data (offset (i32.const 16)) \"\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\")\n  (func (export \"as-f32x4.min-operand\") (result v128) (f32x4.min (v128.load (i32.const 0)) (v128.load offset=16 (i32.const 1))) ))",
    "(assert_return (invoke \"as-f32x4.min-operand\") (v128.const i32x4 0xaaaaaaaa 0xaaaaaaaa 0xaaaaaaaa 0xaaaaaaaa))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\00\\00\\00\\43\\00\\00\\80\\3f\\66\\66\\e6\\3f\\00\\00\\80\\bf\")\n  (func (export \"as-i32x4.trunc_sat_f32x4_s-operand\") (result v128) (i32x4.trunc_sat_f32x4_s (v128.load (i32.const 0))) ))",
    "(assert_return (invoke \"as-i32x4.trunc_sat_f32x4_s-operand\") (v128.const i32x4 128 1 1 -1))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\\02\\00\\00\\00\")\n  (func (export \"as-f32x4.convert_i32x4_u-operand\") (result v128) (f32x4.convert_i32x4_u (v128.load (i32.const 0))) ))",
    "(assert_return (invoke \"as-f32x4.convert_i32x4_u-operand\") (v128.const f32x4 2 2 2 2))",
    "(module (memory 1) (data (offset (i32.const 0)) \"\\64\\65\\66\\67\\68\\69\\6a\\6b\\6c\\6d\\6e\\6f\\70\\71\\72\\73\") (data (offset (i32.const 16)) \"\\0f\\0e\\0d\\0c\\0b\\0a\\09\\08\\07\\06\\05\\04\\03\\02\\01\\00\")\n  (func (export \"as-i8x16.swizzle-operand\") (result v128) (i8x16.swizzle (v128.load (i32.const 0)) (v128.load offset=15 (i32.const 1))) ))",
    "(assert_return (invoke \"as-i8x16.swizzle-operand\") (v128.const i8x16 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100))",
    "(module (memory 1) (data (i32.const 0) \"\\00\\01\\02\\03\\04\\05\\06\\07\\08\\09\\0a\\0b\\0c\\0d\\0e\\0f\\00\\01\\02\\03\")\n  (func (export \"as-br-value\") (result v128) (block (result v128) (br 0 (v128.load (i32.const 0)))) ))",
    "(assert_return (invoke \"as-br-value\") (v128.const i32x4 0x03020100 0x07060504 0x0b0a0908 0x0f0e0d0c))",
    "(assert_malformed (module quote \"(memory 1)\" \"(func (local v128) (drop (v128.load8 (i32.const 0))))\" ) \"unknown operator\")",
    "(assert_malformed (module quote \"(memory 1)\" \"(func (local v128) (drop (v128.load16 (i32.const 0))))\" ) \"unknown operator\")",
    "(assert_malformed (module quote \"(memory 1)\" \"(func (local v128) (drop (v128.load32 (i32.const 0))))\" ) \"unknown operator\")",
    "(assert_invalid (module (memory 1) (func (local v128) (drop (v128.load (f32.const 0))))) \"type mismatch\")",
    "(assert_invalid (module (memory 1) (func (local v128) (block (br_if 0 (v128.load (i32.const 0)))))) \"type mismatch\")",
    "(assert_invalid (module (memory 1) (func (local v128) (v128.load (i32.const 0)))) \"type mismatch\")",
    "(assert_invalid (module (memory 1) (func (drop (v128.load (local.get 2))))) \"unknown local 2\")",
    "(assert_invalid (module (memory 1) (func (drop (v128.load)))) \"type mismatch\")"
  ],
  "dump": {
    "simd_load.0.wasm": {
      "header": "\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000027 (size=0x0000000d) count: 1\n     Code start=0x00000029 end=0x00000033 (size=0x0000000a) count: 1\n     Data start=0x00000035 end=0x0000004f (size=0x0000001a) count: 1\n",
      "details": "\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <v128.load>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <v128.load> -> \"v128.load\"\nCode[1]:\n - func[0] size=8 <v128.load>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n",
      "disassemble": "\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00002b func[0] <v128.load>:\n 00002c: 41 00                      | i32.const 0\n 00002e: fd 00 04 00                | v128.load 4 0\n 000032: 0b                         | end\n"
    },
    "simd_load.1.wasm": {
      "header": "\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x0000003d (size=0x00000023) count: 1\n     Code start=0x0000003f end=0x0000004c (size=0x0000000d) count: 1\n     Data start=0x0000004e end=0x00000068 (size=0x0000001a) count: 1\n",
      "details": "\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> i32\nFunction[1]:\n - func[0] sig=0 <as-i8x16_extract_lane_s-value/0>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16_extract_lane_s-value/0> -> \"as-i8x16_extract_lane_s-value/0\"\nCode[1]:\n - func[0] size=11 <as-i8x16_extract_lane_s-value/0>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n",
      "disassemble": "\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000041 func[0] <as-i8x16_extract_lane_s-value/0>:\n 000042: 41 00                      | i32.const 0\n 000044: fd 00 04 00                | v128.load 4 0\n 000048: fd 15 00                   | i8x16.extract_lane_s 0\n 00004b: 0b                         | end\n"
    },
    "simd_load.2.wasm": {
      "header": "\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000031 (size=0x00000017) count: 1\n     Code start=0x00000033 end=0x00000045 (size=0x00000012) count: 1\n     Data start=0x00000047 end=0x00000061 (size=0x0000001a) count: 1\n",
      "details": "\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.eq-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.eq-operand> -> \"as-i8x16.eq-operand\"\nCode[1]:\n - func[0] size=16 <as-i8x16.eq-operand>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n",
      "disassemble": "\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000035 func[0] <as-i8x16.eq-operand>:\n 000036: 41 00                      | i32.const 0\n 000038: fd 00 04 00                | v128.load 4 0\n 00003c: 41 00                      | i32.const 0\n 00003e: fd 00 04 10                | v128.load 4 16\n 000042: fd 23                      | i8x16.eq\n 000044: 0b                         | end\n"
    },
    "simd_load.3.wasm": {
      "header": "\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x00000013 (size=0x00000009) count: 2\n Function start=0x00000015 end=0x00000018 (size=0x00000003) count: 2\n   Memory start=0x0000001a end=0x0000001d (size=0x00000003) count: 1\n   Export start=0x0000001f end=0x00000052 (size=0x00000033) count: 2\n     Code start=0x00000054 end=0x0000006b (size=0x00000017) count: 2\n     Data start=0x0000006d end=0x00000087 (size=0x0000001a) count: 1\n",
      "details": "\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[2]:\n - type[0] () -> v128\n - type[1] () -> i32\nFunction[2]:\n - func[0] sig=0 <as-v128.not-operand>\n - func[1] sig=1 <as-i8x16.all_true-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[2]:\n - func[0] <as-v128.not-operand> -> \"as-v128.not-operand\"\n - func[1] <as-i8x16.all_true-operand> -> \"as-i8x16.all_true-operand\"\nCode[2]:\n - func[0] size=10 <as-v128.not-operand>\n - func[1] size=10 <as-i8x16.all_true-operand>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n",
      "disassemble": "\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000056 func[0] <as-v128.not-operand>:\n 000057: 41 00                      | i32.const 0\n 000059: fd 00 04 00                | v128.load 4 0\n 00005d: fd 4d                      | v128.not\n 00005f: 0b                         | end\n000061 func[1] <as-i8x16.all_true-operand>:\n 000062: 41 00                      | i32.const 0\n 000064: fd 00 04 00                | v128.load 4 0\n 000068: fd 63                      | i8x16.all_true\n 00006a: 0b                         | end\n"
    },
    "simd_load.4.wasm": {
      "header": "\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000037 (size=0x0000001d) count: 1\n     Code start=0x00000039 end=0x00000051 (size=0x00000018) count: 1\n     Data start=0x00000053 end=0x00000093 (size=0x00000040) count: 3\n",
      "details": "\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-v128.bitselect-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-v128.bitselect-operand> -> \"as-v128.bitselect-operand\"\nCode[1]:\n - func[0] size=22 <as-v128.bitselect-operand>\nData[3]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: bbbb bbbb bbbb bbbb bbbb bbbb bbbb bbbb  ................\n - segment[2] memory=0 size=16 - init i32=32\n  - 0000020: f0f0 f0f0 ffff ffff 0000 0000 ff00 ff00  ................\n",
      "disassemble": "\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00003b func[0] <as-v128.bitselect-operand>:\n 00003c: 41 00                      | i32.const 0\n 00003e: fd 00 04 00                | v128.load 4 0\n 000042: 41 10                      | i32.const 16\n 000044: fd 00 04 00                | v128.load 4 0\n 000048: 41 20                      | i32.const 32\n 00004a: fd 00 04 00                | v128.load 4 0\n 00004e: fd 52                      | v128.bitselect\n 000050: 0b                         | end\n"
    },
    "simd_load.5.wasm": {
      "header": "\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000042 (size=0x0000000e) count: 1\n     Data start=0x00000044 end=0x0000005a (size=0x00000016) count: 1\n",
      "details": "\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.shl-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.shl-operand> -> \"as-i8x16.shl-operand\"\nCode[1]:\n - func[0] size=12 <as-i8x16.shl-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n",
      "disassemble": "\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-i8x16.shl-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 01                      | i32.const 1\n 00003f: fd 6b                      | i8x16.shl\n 000041: 0b                         | end\n"
    },
    "simd_load.6.wasm": {
      "header": "\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000030 (size=0x00000016) count: 1\n     Code start=0x00000032 end=0x0000004c (size=0x0000001a) count: 1\n     Data start=0x0000004e end=0x00000079 (size=0x0000002b) count: 2\n",
      "details": "\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-add/sub-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-add/sub-operand> -> \"as-add/sub-operand\"\nCode[1]:\n - func[0] size=24 <as-add/sub-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0300 0000 0300 0000 0300 0000 0300 0000  ................\n",
      "disassemble": "\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000034 func[0] <as-add/sub-operand>:\n 000035: 41 00                      | i32.const 0\n 000037: fd 00 04 00                | v128.load 4 0\n 00003b: 41 10                      | i32.const 16\n 00003d: fd 00 04 00                | v128.load 4 0\n 000041: fd 6e                      | i8x16.add\n 000043: 41 10                      | i32.const 16\n 000045: fd 00 04 00                | v128.load 4 0\n 000049: fd 71                      | i8x16.sub\n 00004b: 0b                         | end\n"
    },
    "simd_load.7.wasm": {
      "header": "\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000047 (size=0x00000013) count: 1\n     Data start=0x00000049 end=0x00000074 (size=0x0000002b) count: 2\n",
      "details": "\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.mul-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.mul-operand> -> \"as-f32x4.mul-operand\"\nCode[1]:\n - func[0] size=17 <as-f32x4.mul-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0000 0043 0000 803f 6666 e63f 0000 80bf  ...C...?ff.?....\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0000 0040 0000 0040 0000 0040 0000 0040  ...@...@...@...@\n",
      "disassemble": "\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.mul-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 10                      | i32.const 16\n 00003f: fd 00 04 00                | v128.load 4 0\n 000043: fd e6 01                   | f32x4.mul\n 000046: 0b                         | end\n"
    },
    "simd_load.8.wasm": {
      "header": "\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000041 (size=0x0000000d) count: 1\n     Data start=0x00000043 end=0x00000059 (size=0x00000016) count: 1\n",
      "details": "\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.abs-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.abs-operand> -> \"as-f32x4.abs-operand\"\nCode[1]:\n - func[0] size=11 <as-f32x4.abs-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: ffff ffff ffff ffff ffff ffff ffff ffff  ................\n",
      "disassemble": "\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.abs-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: fd e0 01                   | f32x4.abs\n 000040: 0b                         | end\n"
    },
    "simd_load.9.wasm": {
      "header": "\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000047 (size=0x00000013) count: 1\n     Data start=0x00000049 end=0x00000074 (size=0x0000002b) count: 2\n",
      "details": "\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.min-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.min-operand> -> \"as-f32x4.min-operand\"\nCode[1]:\n - func[0] size=17 <as-f32x4.min-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n",
      "disassemble": "\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.min-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 01                      | i32.const 1\n 00003f: fd 00 04 10                | v128.load 4 16\n 000043: fd e8 01                   | f32x4.min\n 000046: 0b                         | end\n"
    },
    "simd_load.10.wasm": {
      "header": "\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000040 (size=0x00000026) count: 1\n     Code start=0x00000042 end=0x0000004f (size=0x0000000d) count: 1\n     Data start=0x00000051 end=0x00000067 (size=0x00000016) count: 1\n",
      "details": "\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i32x4.trunc_sat_f32x4_s-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i32x4.trunc_sat_f32x4_s-operand> -> \"as-i32x4.trunc_sat_f32x4_s-operand\"\nCode[1]:\n - func[0] size=11 <as-i32x4.trunc_sat_f32x4_s-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0000 0043 0000 803f 6666 e63f 0000 80bf  ...C...?ff.?....\n",
      "disassemble": "\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000044 func[0] <as-i32x4.trunc_sat_f32x4_s-operand>:\n 000045: 41 00                      | i32.const 0\n 000047: fd 00 04 00                | v128.load 4 0\n 00004b: fd f8 01                   | i32x4.trunc_sat_f32x4_s\n 00004e: 0b                         | end\n"
    },
    "simd_load.11.wasm": {
      "header": "\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x0000003e (size=0x00000024) count: 1\n     Code start=0x00000040 end=0x0000004d (size=0x0000000d) count: 1\n     Data start=0x0000004f end=0x00000065 (size=0x00000016) count: 1\n",
      "details": "\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.convert_i32x4_u-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.convert_i32x4_u-operand> -> \"as-f32x4.convert_i32x4_u-operand\"\nCode[1]:\n - func[0] size=11 <as-f32x4.convert_i32x4_u-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n",
      "disassemble": "\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000042 func[0] <as-f32x4.convert_i32x4_u-operand>:\n 000043: 41 00                      | i32.const 0\n 000045: fd 00 04 00                | v128.load 4 0\n 000049: fd fb 01                   | f32x4.convert_i32x4_u\n 00004c: 0b                         | end\n"
    },
    "simd_load.12.wasm": {
      "header": "\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000036 (size=0x0000001c) count: 1\n     Code start=0x00000038 end=0x0000004a (size=0x00000012) count: 1\n     Data start=0x0000004c end=0x00000077 (size=0x0000002b) count: 2\n",
      "details": "\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.swizzle-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.swizzle-operand> -> \"as-i8x16.swizzle-operand\"\nCode[1]:\n - func[0] size=16 <as-i8x16.swizzle-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 6465 6667 6869 6a6b 6c6d 6e6f 7071 7273  defghijklmnopqrs\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0f0e 0d0c 0b0a 0908 0706 0504 0302 0100  ................\n",
      "disassemble": "\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00003a func[0] <as-i8x16.swizzle-operand>:\n 00003b: 41 00                      | i32.const 0\n 00003d: fd 00 04 00                | v128.load 4 0\n 000041: 41 01                      | i32.const 1\n 000043: fd 00 04 0f                | v128.load 4 15\n 000047: fd 0e                      | i8x16.swizzle\n 000049: 0b                         | end\n"
    },
    "simd_load.13.wasm": {
      "header": "\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000029 (size=0x0000000f) count: 1\n     Code start=0x0000002b end=0x0000003a (size=0x0000000f) count: 1\n     Data start=0x0000003c end=0x00000056 (size=0x0000001a) count: 1\n",
      "details": "\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-br-value>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-br-value> -> \"as-br-value\"\nCode[1]:\n - func[0] size=13 <as-br-value>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n",
      "disassemble": "\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00002d func[0] <as-br-value>:\n 00002e: 02 7b                      | block v128\n 000030: 41 00                      |   i32.const 0\n 000032: fd 00 04 00                |   v128.load 4 0\n 000036: 0c 00                      |   br 0\n 000038: 0b                         | end\n 000039: 0b                         | end\n"
    }
  }
}
