

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          6.5MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_5fvSfq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iTWvqj"
Running: cat _ptx_iTWvqj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BW69Ac
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BW69Ac --output-file  /dev/null 2> _ptx_iTWvqjinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iTWvqj _ptx2_BW69Ac _ptx_iTWvqjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 28564 (inst/sec)
gpgpu_simulation_rate = 2353 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=50091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 50091 (inst/sec)
gpgpu_simulation_rate = 3382 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=38782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7ff144730590 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 11 sec (371 sec)
gpgpu_simulation_rate = 38782 (inst/sec)
gpgpu_simulation_rate = 2924 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310590
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=48796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310589 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 48796 (inst/sec)
gpgpu_simulation_rate = 3395 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 830318
gpu_sim_insn = 4974794
gpu_ipc =       5.9914
gpu_tot_sim_cycle = 2368130
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.0544
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 18266996
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5632
partiton_reqs_in_parallel_util = 18266996
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 830318
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.0896 GB/Sec
L2_BW_total  =       1.7168 GB/Sec
gpu_total_sim_rate=24445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:56025843	W0_Scoreboard:8217460	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 306791 
averagemflatency = 1666 
max_icnt2mem_latency = 306538 
max_icnt2sh_latency = 2368129 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	4 	18 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	4 	18 	20 	3 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	300 	66 	1 	3 	6 	4 	16 	11 	7 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    199832    555007    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    358874    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    822152 
dram[2]:    428347    183504    273981    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    478046    485654    823286 
dram[3]:    340167    324373    201092    643539    269719    321837    354392    220942    372666    268952    551436    595264    447535    499050    823636    214277 
dram[4]:    199715    383020    271712    312813    184663    184670    181522    293141    403964     92129    289887    446124    443131    164844    252585    215109 
dram[5]:    237690    203007    376647    534302    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    312820    233602    254644    435877     11447    251938    421221    418110    165056    289203 
dram[7]:    553729    183499    206112    184209    184694    285261    464461    251619    483280    590977    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    591215    595947    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    572495     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      29073     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     28927
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      7460      2051      5091      1507      8057     10143     16256     15333     27229     27695     21011     22332
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     22647     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     306791     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    306390
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     72792       512     10601     10618     10644     10682    143804    178642     28241     77479
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    306569     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309431 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001457
n_activity=6169 dram_eff=0.546
bk0: 92a 2310799i bk1: 68a 2310937i bk2: 76a 2311016i bk3: 76a 2310935i bk4: 68a 2311030i bk5: 76a 2310881i bk6: 76a 2310848i bk7: 68a 2310782i bk8: 120a 2310888i bk9: 128a 2310624i bk10: 136a 2310813i bk11: 140a 2310621i bk12: 132a 2310897i bk13: 136a 2310723i bk14: 140a 2310860i bk15: 132a 2310755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00327706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309432 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001449
n_activity=6242 dram_eff=0.5367
bk0: 80a 2310905i bk1: 76a 2310888i bk2: 72a 2311009i bk3: 76a 2310955i bk4: 68a 2311035i bk5: 84a 2310846i bk6: 72a 2310839i bk7: 68a 2310805i bk8: 108a 2310914i bk9: 132a 2310598i bk10: 152a 2310659i bk11: 140a 2310641i bk12: 128a 2310932i bk13: 132a 2310771i bk14: 132a 2310900i bk15: 136a 2310710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00307759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309377 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001492
n_activity=6522 dram_eff=0.5287
bk0: 84a 2310873i bk1: 72a 2310954i bk2: 92a 2310815i bk3: 88a 2310898i bk4: 80a 2310931i bk5: 72a 2310896i bk6: 84a 2310780i bk7: 76a 2310791i bk8: 120a 2310824i bk9: 120a 2310667i bk10: 140a 2310780i bk11: 140a 2310644i bk12: 128a 2310935i bk13: 140a 2310704i bk14: 132a 2310909i bk15: 136a 2310747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00297332
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309410 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.00147
n_activity=6342 dram_eff=0.5358
bk0: 80a 2310868i bk1: 92a 2310791i bk2: 72a 2311019i bk3: 68a 2311019i bk4: 76a 2310968i bk5: 84a 2310867i bk6: 80a 2310884i bk7: 68a 2310828i bk8: 116a 2310884i bk9: 124a 2310639i bk10: 132a 2310871i bk11: 140a 2310656i bk12: 140a 2310834i bk13: 136a 2310715i bk14: 132a 2310869i bk15: 136a 2310761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00273102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309419 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001462
n_activity=6229 dram_eff=0.5426
bk0: 88a 2310815i bk1: 84a 2310799i bk2: 84a 2310933i bk3: 72a 2310965i bk4: 64a 2311061i bk5: 68a 2310973i bk6: 88a 2310718i bk7: 76a 2310778i bk8: 112a 2310831i bk9: 112a 2310752i bk10: 136a 2310819i bk11: 132a 2310699i bk12: 136a 2310863i bk13: 128a 2310795i bk14: 148a 2310739i bk15: 140a 2310667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00305856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309387 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001485
n_activity=6394 dram_eff=0.5368
bk0: 72a 2310955i bk1: 84a 2310835i bk2: 84a 2310916i bk3: 76a 2310972i bk4: 76a 2310948i bk5: 68a 2310931i bk6: 68a 2310840i bk7: 76a 2310773i bk8: 120a 2310859i bk9: 128a 2310650i bk10: 148a 2310712i bk11: 144a 2310642i bk12: 136a 2310884i bk13: 140a 2310674i bk14: 140a 2310825i bk15: 132a 2310773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00328657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309399 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001481
n_activity=6369 dram_eff=0.5376
bk0: 80a 2310943i bk1: 72a 2310889i bk2: 80a 2310924i bk3: 68a 2310981i bk4: 80a 2310931i bk5: 72a 2310914i bk6: 80a 2310849i bk7: 80a 2310743i bk8: 136a 2310766i bk9: 116a 2310732i bk10: 132a 2310854i bk11: 136a 2310657i bk12: 140a 2310836i bk13: 136a 2310724i bk14: 140a 2310841i bk15: 144a 2310563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309387 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001481
n_activity=6437 dram_eff=0.5319
bk0: 76a 2310930i bk1: 80a 2310913i bk2: 76a 2310985i bk3: 72a 2310956i bk4: 68a 2311047i bk5: 72a 2310904i bk6: 76a 2310792i bk7: 88a 2310747i bk8: 112a 2310897i bk9: 108a 2310778i bk10: 148a 2310756i bk11: 152a 2310524i bk12: 148a 2310756i bk13: 136a 2310706i bk14: 144a 2310786i bk15: 136a 2310726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0028989
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309476 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001434
n_activity=5769 dram_eff=0.5744
bk0: 68a 2310975i bk1: 76a 2310913i bk2: 92a 2310917i bk3: 92a 2310964i bk4: 76a 2310919i bk5: 64a 2310920i bk6: 68a 2310834i bk7: 80a 2310690i bk8: 108a 2310916i bk9: 112a 2310787i bk10: 132a 2310892i bk11: 136a 2310737i bk12: 132a 2310889i bk13: 144a 2310662i bk14: 136a 2310853i bk15: 124a 2310791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00290885
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309524 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001394
n_activity=5499 dram_eff=0.5859
bk0: 72a 2310978i bk1: 72a 2310898i bk2: 72a 2311032i bk3: 76a 2311005i bk4: 72a 2310994i bk5: 72a 2310886i bk6: 76a 2310802i bk7: 64a 2310799i bk8: 112a 2310883i bk9: 116a 2310748i bk10: 132a 2310876i bk11: 132a 2310726i bk12: 132a 2310910i bk13: 132a 2310772i bk14: 128a 2310916i bk15: 140a 2310696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00246882
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7ff150845630 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2368129), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2311221 n_nop=2309397 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001476
n_activity=6457 dram_eff=0.5284
bk0: 88a 2310904i bk1: 76a 2310926i bk2: 80a 2310948i bk3: 72a 2310987i bk4: 72a 2311004i bk5: 80a 2310856i bk6: 79a 2310771i bk7: 72a 2310760i bk8: 128a 2310793i bk9: 128a 2310670i bk10: 136a 2310845i bk11: 140a 2310622i bk12: 132a 2310900i bk13: 140a 2310684i bk14: 132a 2310852i bk15: 128a 2310744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00265271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229912
	minimum = 0.000173428 (at node 18)
	maximum = 0.000289648 (at node 42)
Accepted packet rate average = 0.000229912
	minimum = 0.000173428 (at node 18)
	maximum = 0.000289648 (at node 42)
Injected flit rate average = 0.000345374
	minimum = 0.000173428 (at node 18)
	maximum = 0.000568458 (at node 42)
Accepted flit rate average= 0.000345374
	minimum = 0.000251711 (at node 37)
	maximum = 0.000496798 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180067 (5 samples)
	minimum = 0.015302 (5 samples)
	maximum = 0.0220562 (5 samples)
Accepted packet rate average = 0.0180067 (5 samples)
	minimum = 0.015302 (5 samples)
	maximum = 0.0220562 (5 samples)
Injected flit rate average = 0.0270935 (5 samples)
	minimum = 0.015302 (5 samples)
	maximum = 0.0449846 (5 samples)
Accepted flit rate average = 0.0270935 (5 samples)
	minimum = 0.0202304 (5 samples)
	maximum = 0.0346041 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 14 sec (974 sec)
gpgpu_simulation_rate = 24445 (inst/sec)
gpgpu_simulation_rate = 2431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3634
gpu_sim_insn = 4448504
gpu_ipc =    1224.1343
gpu_tot_sim_cycle = 2593914
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      10.8942
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14485
partiton_reqs_in_parallel = 79948
partiton_reqs_in_parallel_total    = 27383223
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5875
partiton_reqs_in_parallel_util = 79948
partiton_reqs_in_parallel_util_total    = 27383223
gpu_sim_cycle_parition_util = 3634
gpu_tot_sim_cycle_parition_util    = 1244701
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     230.6480 GB/Sec
L2_BW_total  =       1.8905 GB/Sec
gpu_total_sim_rate=28601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 721, 706, 706, 706, 706, 706, 706, 706, 721, 639, 639, 654, 639, 639, 639, 639, 654, 639, 639, 639, 639, 639, 639, 639, 639, 570, 570, 570, 585, 570, 585, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 520, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130370	W0_Idle:56033476	W0_Scoreboard:8252203	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 306791 
averagemflatency = 1409 
max_icnt2mem_latency = 306538 
max_icnt2sh_latency = 2593913 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37232 	9458 	36 	0 	899 	129 	2571 	1205 	4 	18 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24267 	433 	109 	3 	22025 	51 	0 	0 	0 	899 	129 	2571 	1205 	4 	18 	20 	3 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37146 	8924 	3842 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	308 	66 	1 	3 	6 	4 	16 	11 	7 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    199832    555007    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    358874    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    822152 
dram[2]:    428347    183504    273981    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    478046    485654    823286 
dram[3]:    340167    324373    201092    643539    269719    321837    354392    220942    372666    268952    551436    595264    447535    499050    823636    214277 
dram[4]:    199715    383020    271712    312813    184663    184670    181522    293141    403964     92129    289887    446124    443131    164844    252585    215109 
dram[5]:    237690    203007    376647    534302    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    312820    233602    254644    435877     11447    251938    421221    418110    165056    289203 
dram[7]:    553729    183499    206112    184209    184694    285261    464461    251619    483280    590977    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    591215    595947    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    572495     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      29098     23323      2198      4462      2440      6446      2467      2712     10304      9408     16315     15453     25778     23741     19325     20269
dram[1]:      19142     19929      8905      2007      2567      3594      3174      2483     12707     12684     20904     16180     26651     25866     20296     19126
dram[2]:      17451     22077     10296      3291     10772      2320      2170      2433     10362     10641     15155     14599     26645     25253     20215     29256
dram[3]:      29887     14835      2951      2336     11444      3533      2222      2622     12083     15276     15793     14838     27376     30428     21969     20755
dram[4]:      16070     18513     12397      2193      2810      2653      2073      2526     10556     11272     20349     16262     23736     26660     18561     20533
dram[5]:      20956     18162      2212      2048      5914      2463      6453      2471      9847      9036     13927     14581     23697     25397     21150     22986
dram[6]:      19988     21568      9257     14908      7820      2523      5740      2028      8367     10540     16608     15672     27539     28008     21328     22651
dram[7]:      19899     19891      2085      5724      2594      2230     12669      4611     11926     12283     18619     24995     20177     22988     20588     29884
dram[8]:      19256     17174      1661      1868      1995      2552      5375      2102     12771     12286     16585     16084     22448     20715     28779     24354
dram[9]:      18253     17180      2276      2076      2300      2067      4106      2699     12969     23028     16122     16601     23588     23567     22962     26513
dram[10]:      15672     17375      1787     16602      4337      2125      5452      2296     11229     10748     18198     14438     23663     21210     22304     22933
maximum mf latency per bank:
dram[0]:     306791     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    306390
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     72792       512     10601     10618     10644     10682    143804    178642     28241     77479
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    306569     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316177 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001453
n_activity=6169 dram_eff=0.546
bk0: 92a 2317545i bk1: 68a 2317683i bk2: 76a 2317762i bk3: 76a 2317681i bk4: 68a 2317776i bk5: 76a 2317627i bk6: 76a 2317594i bk7: 68a 2317528i bk8: 120a 2317634i bk9: 128a 2317370i bk10: 136a 2317559i bk11: 140a 2317367i bk12: 132a 2317643i bk13: 136a 2317469i bk14: 140a 2317606i bk15: 132a 2317501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00326752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316178 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001445
n_activity=6242 dram_eff=0.5367
bk0: 80a 2317651i bk1: 76a 2317634i bk2: 72a 2317755i bk3: 76a 2317701i bk4: 68a 2317781i bk5: 84a 2317592i bk6: 72a 2317585i bk7: 68a 2317551i bk8: 108a 2317660i bk9: 132a 2317344i bk10: 152a 2317405i bk11: 140a 2317387i bk12: 128a 2317678i bk13: 132a 2317517i bk14: 132a 2317646i bk15: 136a 2317456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00306864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316123 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001488
n_activity=6522 dram_eff=0.5287
bk0: 84a 2317619i bk1: 72a 2317700i bk2: 92a 2317561i bk3: 88a 2317644i bk4: 80a 2317677i bk5: 72a 2317642i bk6: 84a 2317526i bk7: 76a 2317537i bk8: 120a 2317570i bk9: 120a 2317413i bk10: 140a 2317526i bk11: 140a 2317390i bk12: 128a 2317681i bk13: 140a 2317450i bk14: 132a 2317655i bk15: 136a 2317493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316156 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001466
n_activity=6342 dram_eff=0.5358
bk0: 80a 2317614i bk1: 92a 2317537i bk2: 72a 2317765i bk3: 68a 2317765i bk4: 76a 2317714i bk5: 84a 2317613i bk6: 80a 2317630i bk7: 68a 2317574i bk8: 116a 2317630i bk9: 124a 2317385i bk10: 132a 2317617i bk11: 140a 2317402i bk12: 140a 2317580i bk13: 136a 2317461i bk14: 132a 2317615i bk15: 136a 2317507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00272308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316165 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001458
n_activity=6229 dram_eff=0.5426
bk0: 88a 2317561i bk1: 84a 2317545i bk2: 84a 2317679i bk3: 72a 2317711i bk4: 64a 2317807i bk5: 68a 2317719i bk6: 88a 2317464i bk7: 76a 2317524i bk8: 112a 2317577i bk9: 112a 2317498i bk10: 136a 2317565i bk11: 132a 2317445i bk12: 136a 2317609i bk13: 128a 2317541i bk14: 148a 2317485i bk15: 140a 2317413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00304966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316133 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001481
n_activity=6394 dram_eff=0.5368
bk0: 72a 2317701i bk1: 84a 2317581i bk2: 84a 2317662i bk3: 76a 2317718i bk4: 76a 2317694i bk5: 68a 2317677i bk6: 68a 2317586i bk7: 76a 2317519i bk8: 120a 2317605i bk9: 128a 2317396i bk10: 148a 2317458i bk11: 144a 2317388i bk12: 136a 2317630i bk13: 140a 2317420i bk14: 140a 2317571i bk15: 132a 2317519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00327701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316145 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001477
n_activity=6369 dram_eff=0.5376
bk0: 80a 2317689i bk1: 72a 2317635i bk2: 80a 2317670i bk3: 68a 2317727i bk4: 80a 2317677i bk5: 72a 2317660i bk6: 80a 2317595i bk7: 80a 2317489i bk8: 136a 2317512i bk9: 116a 2317478i bk10: 132a 2317600i bk11: 136a 2317403i bk12: 140a 2317582i bk13: 136a 2317470i bk14: 140a 2317587i bk15: 144a 2317309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00302118
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316133 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001477
n_activity=6437 dram_eff=0.5319
bk0: 76a 2317676i bk1: 80a 2317659i bk2: 76a 2317731i bk3: 72a 2317702i bk4: 68a 2317793i bk5: 72a 2317650i bk6: 76a 2317538i bk7: 88a 2317493i bk8: 112a 2317643i bk9: 108a 2317524i bk10: 148a 2317502i bk11: 152a 2317270i bk12: 148a 2317502i bk13: 136a 2317452i bk14: 144a 2317532i bk15: 136a 2317472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316222 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.00143
n_activity=5769 dram_eff=0.5744
bk0: 68a 2317721i bk1: 76a 2317659i bk2: 92a 2317663i bk3: 92a 2317710i bk4: 76a 2317665i bk5: 64a 2317666i bk6: 68a 2317580i bk7: 80a 2317436i bk8: 108a 2317662i bk9: 112a 2317533i bk10: 132a 2317638i bk11: 136a 2317483i bk12: 132a 2317635i bk13: 144a 2317408i bk14: 136a 2317599i bk15: 124a 2317537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00290039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316270 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00139
n_activity=5499 dram_eff=0.5859
bk0: 72a 2317724i bk1: 72a 2317644i bk2: 72a 2317778i bk3: 76a 2317751i bk4: 72a 2317740i bk5: 72a 2317632i bk6: 76a 2317548i bk7: 64a 2317545i bk8: 112a 2317629i bk9: 116a 2317494i bk10: 132a 2317622i bk11: 132a 2317472i bk12: 132a 2317656i bk13: 132a 2317518i bk14: 128a 2317662i bk15: 140a 2317442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00246164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2317967 n_nop=2316142 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001473
n_activity=6470 dram_eff=0.5277
bk0: 88a 2317650i bk1: 76a 2317672i bk2: 80a 2317694i bk3: 72a 2317733i bk4: 72a 2317750i bk5: 80a 2317602i bk6: 80a 2317515i bk7: 72a 2317506i bk8: 128a 2317539i bk9: 128a 2317416i bk10: 136a 2317591i bk11: 140a 2317368i bk12: 132a 2317646i bk13: 140a 2317430i bk14: 132a 2317598i bk15: 128a 2317490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00264499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.02595
	minimum = 6
	maximum = 47
Network latency average = 7.96647
	minimum = 6
	maximum = 43
Slowest packet = 87575
Flit latency average = 7.74801
	minimum = 6
	maximum = 42
Slowest flit = 131466
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0486815
	minimum = 0.0401872 (at node 18)
	maximum = 0.0766584 (at node 44)
Accepted packet rate average = 0.0486815
	minimum = 0.0401872 (at node 18)
	maximum = 0.0766584 (at node 44)
Injected flit rate average = 0.0730223
	minimum = 0.0429397 (at node 9)
	maximum = 0.127718 (at node 44)
Accepted flit rate average= 0.0730223
	minimum = 0.0553262 (at node 42)
	maximum = 0.102257 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5474 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Network latency average = 9.94513 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48 (6 samples)
Flit latency average = 9.74051 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0231192 (6 samples)
	minimum = 0.0194495 (6 samples)
	maximum = 0.0311566 (6 samples)
Accepted packet rate average = 0.0231192 (6 samples)
	minimum = 0.0194495 (6 samples)
	maximum = 0.0311566 (6 samples)
Injected flit rate average = 0.0347483 (6 samples)
	minimum = 0.0199083 (6 samples)
	maximum = 0.0587735 (6 samples)
Accepted flit rate average = 0.0347483 (6 samples)
	minimum = 0.0260797 (6 samples)
	maximum = 0.0458796 (6 samples)
Injected packet size average = 1.50301 (6 samples)
Accepted packet size average = 1.50301 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 28 sec (988 sec)
gpgpu_simulation_rate = 28601 (inst/sec)
gpgpu_simulation_rate = 2625 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 966069
gpu_sim_insn = 4995458
gpu_ipc =       5.1709
gpu_tot_sim_cycle = 3787205
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       8.7806
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 352
gpu_stall_icnt2sh    = 17497
partiton_reqs_in_parallel = 21253365
partiton_reqs_in_parallel_total    = 27463171
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =      12.8635
partiton_reqs_in_parallel_util = 21253365
partiton_reqs_in_parallel_util_total    = 27463171
gpu_sim_cycle_parition_util = 966069
gpu_tot_sim_cycle_parition_util    = 1248335
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       1.5216 GB/Sec
L2_BW_total  =       1.6830 GB/Sec
gpu_total_sim_rate=19412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
821, 990, 1017, 821, 820, 821, 1069, 836, 821, 821, 992, 821, 821, 821, 821, 836, 754, 754, 769, 754, 754, 754, 754, 769, 754, 754, 754, 754, 754, 754, 754, 754, 662, 662, 662, 677, 662, 677, 911, 858, 662, 662, 662, 662, 662, 662, 662, 662, 832, 635, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 738, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 6254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1340
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153752	W0_Idle:83814128	W0_Scoreboard:31431491	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 1870 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 3787204 
mrq_lat_table:4955 	268 	271 	1302 	323 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49218 	11023 	36 	1 	1043 	132 	4221 	1211 	14 	37 	92 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34877 	482 	110 	3 	24920 	53 	0 	1 	0 	1045 	130 	4221 	1211 	14 	37 	92 	50 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	48921 	9880 	4584 	365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	640 	85 	1 	6 	10 	5 	19 	14 	12 	21 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    166623    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    168681    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    183504    273981    336633    262807    184714    294957    371486    356935    275627    201991    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    201092    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    214277 
dram[4]:    346862    383020    374010    472773    184663    208640    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    227690    264985    277501    334492    471366    361875 
dram[6]:    183490    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    218738    324376    464461    262046    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    198246    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    170030    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    226853    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.384615  3.181818  3.090909  3.153846  2.722222  2.473684  2.727273  4.250000  3.000000  3.588235  3.714286  4.363636  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.642857  3.083333  3.100000  3.181818  3.083333  3.076923  2.600000  3.642857  2.526316  4.272727  5.000000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.181818  4.250000  2.294118  2.933333  3.454545  2.846154  2.923077  2.916667  2.894737  3.111111  3.222222  3.769231  5.714286  4.700000  7.400000  4.777778 
dram[3]:  2.500000  3.000000  3.090909  3.083333  2.500000  2.625000  2.916667  3.000000  3.571429  3.058824  5.111111  4.250000  4.700000  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.000000  3.333333  3.200000  2.562500  2.705882  3.846154  3.750000  4.153846  4.166667  4.727273  7.000000  5.222222  5.500000 
dram[5]:  2.687500  2.470588  2.315789  4.000000  3.000000  3.875000  3.714286  3.625000  3.615385  3.000000  3.210526  3.769231  6.142857  3.136364  3.769231  4.166667 
dram[6]:  3.384615  3.444444  3.083333  3.222222  3.166667  2.818182  2.900000  2.533333  3.933333  3.600000  4.700000  3.250000  3.437500  4.900000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.600000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.000000  3.545455  3.900000  2.916667  3.500000  2.769231  2.466667  4.600000  4.100000  3.642857  3.666667  4.333333  4.363636  5.777778  5.125000 
dram[9]:  3.222222  3.125000  2.533333  2.846154  2.411765  3.500000  2.833333  3.875000  3.538461  4.000000  4.000000  4.363636  5.875000  4.900000  4.636364  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.625000  2.928571  3.230769  2.611111  2.789474  2.700000  3.111111  4.600000  4.000000  5.555555  5.000000  3.642857  6.833333 
average row locality = 7596/2167 = 3.505307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        11        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      18843     31255     23229     32398      5446     13600      9248      8644      6505     19302      9689     13215     31082     29304     20430     15994
dram[1]:      20267     20025     23099     23421      4509      4734      9828     15711      7239     28245     23391     21099     19687     28770     13362     13934
dram[2]:      16873     15119     24312     18136      8610     12491      7528      4243      6090     12326      9709     21666     29776     28438     18947     31057
dram[3]:      14830     21395     31364     19674      6638      6913      1657      1300      7658      9687     16923     11078     22587     22956     19021     23412
dram[4]:      16551     24538     35084     25568     13967      3094      3593      1219      6636      7335     17264     11029     16786     20608     16516     21306
dram[5]:      14721     27597     24270     18161     14108      3006     13257     20851     10278      5862     12457     17933     20238     34598     22002     20195
dram[6]:      26391     16828     31226     51392     21831     11868      6338      8946     14945     12137     11983     21520     24072     20275     21042     19650
dram[7]:      13150     12779     28062     24866      9580      4755      7046      6769      8464      8096     14586     21673     20613     20928     21975     24536
dram[8]:      16192     27733     20945     18793      9057      6591      2958      9429     13313     21248     15801     14262     27350     17129     24042     29642
dram[9]:      26273     17530     25108     19741     13416      2664      2443      1549      8199     17027     17512     18479     17392     16702     21037     26888
dram[10]:      14109     10784     29977     41578      3389      2299      4529      5534     18050      6842     14153     15278     16362     23165     15233     18774
maximum mf latency per bank:
dram[0]:     306791    232878     84537    323024     84585    222769    222673    152478     10608    228216     10680     94866    323052    328962    152468     18365
dram[1]:     322905    232672    128582     10812     19261     31869    322817    322848     39113    322645    248804    340500     13300    253672     18301     20137
dram[2]:     322752     35644    213550     35769     98251    323118    228159     94940     10607    322745     10648    228171    322726    323065     18268    323055
dram[3]:     257915    228031    322631     10816    193082    152597       491       556     31713    171042    228131     11297    157904    208804     18309    323025
dram[4]:     228185    322852    322893     39162    322651     10648     84652       526     10603     10616    222485     10691     13300     13301     18277    163983
dram[5]:     152458    351968    322805     10814    222622     10644    222514    322943    152712     10623    152434    322940     13300    328859    228075    232861
dram[6]:     322838     18183    273139    322739    322535    273162     72792    228217    322705    322845     10644    292642    163984    178642    228050     77479
dram[7]:      18158     18197     10816     67274    322901     53898    219375    152481     10616     10646    152654    248157    228207     13316    323041    257910
dram[8]:      18166    322729     84538     10815    222479     94908     32701    292677    253634    292675    222340    222496    228130     13301    248288    225202
dram[9]:     322931     18204    222593     10809    228140     10653     32618       501     10643    306569    222612    322864     13300     13316    298402    322681
dram[10]:      18175     18207    322682    258751     32574     10669     84559    238488    322850     10662     85985    228226     13310    222612     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108900 n_act=212 n_pre=196 n_req=709 n_rd=2396 n_write=110 bw_util=0.001219
n_activity=13905 dram_eff=0.3604
bk0: 136a 4111017i bk1: 112a 4111158i bk2: 116a 4111309i bk3: 116a 4111285i bk4: 132a 4111198i bk5: 144a 4110893i bk6: 156a 4110811i bk7: 108a 4111035i bk8: 172a 4111114i bk9: 172a 4110826i bk10: 200a 4110892i bk11: 188a 4110857i bk12: 168a 4111157i bk13: 156a 4111140i bk14: 168a 4111175i bk15: 152a 4111208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc08d1c00, atomic=0 1 entries : 0x7ff149e77990 :  mf: uid=1064119, sid12:w17, part=1, addr=0xc08d1c00, load , size=32, unknown  status = IN_PARTITION_DRAM (3787204), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4109038 n_act=188 n_pre=172 n_req=675 n_rd=2322 n_write=94 bw_util=0.001175
n_activity=13205 dram_eff=0.3659
bk0: 136a 4111153i bk1: 124a 4111119i bk2: 116a 4111245i bk3: 112a 4111321i bk4: 116a 4111279i bk5: 132a 4111163i bk6: 122a 4111030i bk7: 128a 4110918i bk8: 168a 4111055i bk9: 180a 4110819i bk10: 176a 4111134i bk11: 172a 4111043i bk12: 152a 4111345i bk13: 148a 4111244i bk14: 172a 4111183i bk15: 168a 4111041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00202319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108891 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001225
n_activity=14087 dram_eff=0.3576
bk0: 156a 4110903i bk1: 124a 4111262i bk2: 132a 4111092i bk3: 144a 4111107i bk4: 124a 4111240i bk5: 128a 4111102i bk6: 128a 4111058i bk7: 124a 4111028i bk8: 188a 4110905i bk9: 192a 4110749i bk10: 200a 4110887i bk11: 176a 4110941i bk12: 148a 4111317i bk13: 164a 4111084i bk14: 140a 4111436i bk15: 160a 4111139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00198063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108891 n_act=207 n_pre=191 n_req=713 n_rd=2416 n_write=109 bw_util=0.001228
n_activity=14133 dram_eff=0.3573
bk0: 152a 4110894i bk1: 128a 4111080i bk2: 128a 4111296i bk3: 120a 4111219i bk4: 148a 4111043i bk5: 132a 4111037i bk6: 128a 4111136i bk7: 140a 4110904i bk8: 172a 4111106i bk9: 176a 4110837i bk10: 164a 4111228i bk11: 180a 4111009i bk12: 164a 4111221i bk13: 160a 4111132i bk14: 148a 4111332i bk15: 176a 4111001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00187703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4109026 n_act=188 n_pre=172 n_req=682 n_rd=2328 n_write=100 bw_util=0.001181
n_activity=13060 dram_eff=0.3718
bk0: 128a 4111089i bk1: 136a 4111049i bk2: 132a 4111243i bk3: 104a 4111309i bk4: 104a 4111345i bk5: 120a 4111254i bk6: 132a 4110950i bk7: 140a 4110809i bk8: 168a 4111048i bk9: 164a 4110996i bk10: 184a 4111032i bk11: 180a 4110949i bk12: 172a 4111160i bk13: 148a 4111203i bk14: 160a 4111240i bk15: 156a 4111141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00201736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108849 n_act=216 n_pre=200 n_req=719 n_rd=2440 n_write=109 bw_util=0.00124
n_activity=14117 dram_eff=0.3611
bk0: 140a 4111009i bk1: 136a 4110967i bk2: 140a 4111001i bk3: 128a 4111219i bk4: 124a 4111155i bk5: 104a 4111283i bk6: 96a 4111248i bk7: 108a 4111141i bk8: 164a 4111172i bk9: 188a 4110813i bk10: 212a 4110850i bk11: 180a 4110924i bk12: 156a 4111331i bk13: 216a 4110627i bk14: 172a 4111118i bk15: 176a 4111013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00218517
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108968 n_act=192 n_pre=176 n_req=687 n_rd=2388 n_write=90 bw_util=0.001205
n_activity=13336 dram_eff=0.3716
bk0: 144a 4111105i bk1: 112a 4111254i bk2: 128a 4111222i bk3: 108a 4111286i bk4: 128a 4111176i bk5: 112a 4111184i bk6: 112a 4111207i bk7: 128a 4110964i bk8: 192a 4110973i bk9: 180a 4110849i bk10: 172a 4111173i bk11: 188a 4110833i bk12: 188a 4111009i bk13: 164a 4111065i bk14: 168a 4111223i bk15: 164a 4110985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00198453
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4109042 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001176
n_activity=12945 dram_eff=0.3736
bk0: 136a 4111181i bk1: 136a 4111123i bk2: 92a 4111467i bk3: 104a 4111291i bk4: 144a 4111058i bk5: 108a 4111214i bk6: 132a 4110979i bk7: 136a 4110990i bk8: 148a 4111217i bk9: 148a 4111072i bk10: 204a 4110955i bk11: 192a 4110806i bk12: 172a 4111137i bk13: 144a 4111250i bk14: 172a 4111176i bk15: 156a 4111155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00192081
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4109091 n_act=177 n_pre=161 n_req=660 n_rd=2300 n_write=85 bw_util=0.00116
n_activity=12531 dram_eff=0.3807
bk0: 100a 4111352i bk1: 124a 4111190i bk2: 128a 4111273i bk3: 140a 4111257i bk4: 116a 4111219i bk5: 96a 4111290i bk6: 124a 4111045i bk7: 124a 4110933i bk8: 164a 4111188i bk9: 152a 4111107i bk10: 188a 4111071i bk11: 188a 4110855i bk12: 172a 4111120i bk13: 164a 4111056i bk14: 172a 4111178i bk15: 148a 4111143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190062
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4109114 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001145
n_activity=12342 dram_eff=0.3815
bk0: 104a 4111304i bk1: 96a 4111316i bk2: 132a 4111173i bk3: 128a 4111199i bk4: 136a 4111100i bk5: 120a 4111218i bk6: 112a 4111095i bk7: 108a 4111119i bk8: 164a 4111094i bk9: 148a 4111115i bk10: 184a 4111091i bk11: 176a 4110992i bk12: 160a 4111284i bk13: 164a 4111085i bk14: 168a 4111186i bk15: 168a 4111018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4111814 n_nop=4108869 n_act=212 n_pre=196 n_req=725 n_rd=2416 n_write=121 bw_util=0.001234
n_activity=14474 dram_eff=0.3506
bk0: 116a 4111329i bk1: 132a 4111078i bk2: 148a 4111079i bk3: 104a 4111360i bk4: 128a 4111189i bk5: 132a 4111078i bk6: 140a 4110842i bk7: 160a 4110712i bk8: 188a 4110913i bk9: 192a 4110821i bk10: 164a 4111199i bk11: 176a 4110909i bk12: 164a 4111219i bk13: 156a 4111133i bk14: 172a 4111071i bk15: 144a 4111205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0712
	minimum = 6
	maximum = 86
Network latency average = 8.54601
	minimum = 6
	maximum = 47
Slowest packet = 128803
Flit latency average = 7.91564
	minimum = 6
	maximum = 47
Slowest flit = 193830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000321075
	minimum = 0.00019098 (at node 11)
	maximum = 0.000411979 (at node 38)
Accepted packet rate average = 0.000321075
	minimum = 0.00019098 (at node 11)
	maximum = 0.000411979 (at node 38)
Injected flit rate average = 0.000482099
	minimum = 0.000202367 (at node 11)
	maximum = 0.000790317 (at node 38)
Accepted flit rate average= 0.000482099
	minimum = 0.000372127 (at node 11)
	maximum = 0.000698191 (at node 18)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3365 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.7143 (7 samples)
Network latency average = 9.74525 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47.8571 (7 samples)
Flit latency average = 9.47982 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0198623 (7 samples)
	minimum = 0.0166983 (7 samples)
	maximum = 0.0267645 (7 samples)
Accepted packet rate average = 0.0198623 (7 samples)
	minimum = 0.0166983 (7 samples)
	maximum = 0.0267645 (7 samples)
Injected flit rate average = 0.0298531 (7 samples)
	minimum = 0.0170931 (7 samples)
	maximum = 0.0504902 (7 samples)
Accepted flit rate average = 0.0298531 (7 samples)
	minimum = 0.0224072 (7 samples)
	maximum = 0.0394251 (7 samples)
Injected packet size average = 1.503 (7 samples)
Accepted packet size average = 1.503 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 33 sec (1713 sec)
gpgpu_simulation_rate = 19412 (inst/sec)
gpgpu_simulation_rate = 2210 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 32494
gpu_sim_insn = 4456084
gpu_ipc =     137.1356
gpu_tot_sim_cycle = 4041849
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =       9.3299
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 352
gpu_stall_icnt2sh    = 17556
partiton_reqs_in_parallel = 714868
partiton_reqs_in_parallel_total    = 48716536
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2299
partiton_reqs_in_parallel_util = 714868
partiton_reqs_in_parallel_util_total    = 48716536
gpu_sim_cycle_parition_util = 32494
gpu_tot_sim_cycle_parition_util    = 2214404
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =      34.2190 GB/Sec
L2_BW_total  =       1.8521 GB/Sec
gpu_total_sim_rate=21560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
941, 1110, 1122, 926, 940, 926, 1189, 941, 956, 926, 1112, 926, 926, 956, 926, 956, 859, 874, 874, 874, 859, 874, 859, 874, 859, 874, 874, 874, 874, 859, 859, 859, 767, 767, 782, 782, 767, 782, 1031, 963, 767, 767, 767, 797, 812, 782, 782, 797, 946, 734, 704, 704, 734, 704, 734, 704, 704, 704, 719, 704, 719, 719, 704, 837, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 8090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1799
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1405
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172484	W0_Idle:85415922	W0_Scoreboard:31480936	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 1683 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 4041848 
mrq_lat_table:4955 	268 	271 	1302 	323 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60496 	11098 	36 	1 	1082 	132 	4399 	1372 	14 	37 	92 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42825 	1094 	382 	315 	27056 	125 	1 	1 	0 	1084 	130 	4399 	1372 	14 	37 	92 	50 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	56112 	10808 	4636 	365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	648 	86 	1 	6 	12 	7 	19 	14 	12 	21 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    166623    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    168681    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    183504    273981    336633    262807    184714    294957    371486    356935    275627    201991    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    201092    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    214277 
dram[4]:    346862    383020    374010    472773    184663    208640    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    227690    264985    277501    334492    471366    361875 
dram[6]:    183490    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    218738    324376    464461    262046    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    198246    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    170030    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    226853    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.384615  3.181818  3.090909  3.153846  2.722222  2.473684  2.727273  4.250000  3.000000  3.588235  3.714286  4.363636  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.642857  3.083333  3.100000  3.181818  3.083333  3.076923  2.600000  3.642857  2.526316  4.272727  5.000000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.181818  4.250000  2.294118  2.933333  3.454545  2.846154  2.923077  2.916667  2.894737  3.111111  3.222222  3.769231  5.714286  4.700000  7.400000  4.777778 
dram[3]:  2.500000  3.000000  3.090909  3.083333  2.500000  2.625000  2.916667  3.000000  3.571429  3.058824  5.111111  4.250000  4.700000  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.000000  3.333333  3.200000  2.562500  2.705882  3.846154  3.750000  4.153846  4.166667  4.727273  7.000000  5.222222  5.500000 
dram[5]:  2.687500  2.470588  2.315789  4.000000  3.000000  3.875000  3.714286  3.625000  3.615385  3.000000  3.210526  3.769231  6.142857  3.136364  3.769231  4.166667 
dram[6]:  3.384615  3.444444  3.083333  3.222222  3.166667  2.818182  2.900000  2.533333  3.933333  3.600000  4.700000  3.250000  3.437500  4.900000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.600000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.000000  3.545455  3.900000  2.916667  3.500000  2.769231  2.466667  4.600000  4.100000  3.642857  3.666667  4.333333  4.363636  5.777778  5.125000 
dram[9]:  3.222222  3.125000  2.533333  2.846154  2.411765  3.500000  2.833333  3.875000  3.538461  4.000000  4.000000  4.363636  5.875000  4.900000  4.636364  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.625000  2.928571  3.230769  2.611111  2.789474  2.700000  3.111111  4.600000  4.000000  5.555555  5.000000  3.642857  6.833333 
average row locality = 7596/2167 = 3.505307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        11        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      18904     31349     23297     32471      5707     13774      9499      9006      7477     20437     10627     15292     34310     33879     20673     16284
dram[1]:      20387     20070     23146     23511      4756      5058     10101     15982      7932     28771     25676     22074     24055     30443     13618     14175
dram[2]:      16934     15239     24371     18204      8845     12736      7827      4562      6515     13598     11077     23198     33700     32522     19256     31351
dram[3]:      14874     21465     31458     19707      6865      7119      2009      1569      8751     10191     18875     12407     23981     25135     19304     23630
dram[4]:      16604     24617     35171     25626     14302      3423      3864      1467      7376      7995     19219     13181     19107     22609     16780     21566
dram[5]:      14782     27644     24329     18230     14354      3304     13691     21275     11865      6911     13178     19989     22196     36871     22268     20426
dram[6]:      26475     16928     31328     51484     22124     12193      6717      9242     15728     13075     12923     24065     25263     21983     21315     19915
dram[7]:      13239     12851     28141     24921      9776      5063      7359      7067      9489      9063     15867     23576     24051     24933     22208     24826
dram[8]:      16333     27870     20991     18848      9304      6901      3314      9769     15135     22206     17369     15233     33550     19636     24269     29921
dram[9]:      26403     17601     25188     19828     13660      2939      2789      1922      8935     17571     18551     19838     20730     19547     21262     27089
dram[10]:      14198     10857     30056     41696      3621      2517      4774      5782     18898      7540     16064     16982     17668     27834     15469     19080
maximum mf latency per bank:
dram[0]:     306791    232878     84537    323024     84585    222769    222673    152478     10807    228216     10757     94866    323052    328962    152468     18365
dram[1]:     322905    232672    128582     10812     19261     31869    322817    322848     39113    322645    248804    340500     18323    253672     18301     20137
dram[2]:     322752     35644    213550     35769     98251    323118    228159     94940     10749    322745     10774    228171    322726    323065     18268    323055
dram[3]:     257915    228031    322631     10816    193082    152597       491       556     31713    171042    228131     11297    157904    208804     18309    323025
dram[4]:     228185    322852    322893     39162    322651     10648     84652       526     10808     10786    222485     10779     18305     18283     18277    163983
dram[5]:     152458    351968    322805     10814    222622     10644    222514    322943    152712     10807    152434    322940     18261    328859    228075    232861
dram[6]:     322838     18183    273139    322739    322535    273162     72792    228217    322705    322845     10768    292642    163984    178642    228050     77479
dram[7]:      18158     18197     10816     67274    322901     53898    219375    152481     10804     10808    152654    248157    228207     18286    323041    257910
dram[8]:      18166    322729     84538     10815    222479     94908     32701    292677    253634    292675    222340    222496    228130     18273    248288    225202
dram[9]:     322931     18204    222593     10809    228140     10653     32618       501     10806    306569    222612    322864     18319     18312    298402    322681
dram[10]:      18175     18207    322682    258751     32574     10669     84559    238488    322850     10700     85985    228226     18220    222612     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169235 n_act=212 n_pre=196 n_req=709 n_rd=2396 n_write=110 bw_util=0.001201
n_activity=13905 dram_eff=0.3604
bk0: 136a 4171352i bk1: 112a 4171493i bk2: 116a 4171644i bk3: 116a 4171620i bk4: 132a 4171533i bk5: 144a 4171228i bk6: 156a 4171146i bk7: 108a 4171370i bk8: 172a 4171449i bk9: 172a 4171161i bk10: 200a 4171227i bk11: 188a 4171192i bk12: 168a 4171492i bk13: 156a 4171475i bk14: 168a 4171510i bk15: 152a 4171543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00218137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169371 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001159
n_activity=13223 dram_eff=0.3657
bk0: 136a 4171488i bk1: 124a 4171454i bk2: 116a 4171580i bk3: 112a 4171656i bk4: 116a 4171614i bk5: 132a 4171498i bk6: 124a 4171362i bk7: 128a 4171253i bk8: 168a 4171390i bk9: 180a 4171154i bk10: 176a 4171469i bk11: 172a 4171378i bk12: 152a 4171680i bk13: 148a 4171579i bk14: 172a 4171518i bk15: 168a 4171376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00199394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169226 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001208
n_activity=14087 dram_eff=0.3576
bk0: 156a 4171238i bk1: 124a 4171597i bk2: 132a 4171427i bk3: 144a 4171442i bk4: 124a 4171575i bk5: 128a 4171437i bk6: 128a 4171393i bk7: 124a 4171363i bk8: 188a 4171240i bk9: 192a 4171084i bk10: 200a 4171222i bk11: 176a 4171276i bk12: 148a 4171652i bk13: 164a 4171419i bk14: 140a 4171771i bk15: 160a 4171474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00195199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169226 n_act=207 n_pre=191 n_req=713 n_rd=2416 n_write=109 bw_util=0.00121
n_activity=14133 dram_eff=0.3573
bk0: 152a 4171229i bk1: 128a 4171415i bk2: 128a 4171631i bk3: 120a 4171554i bk4: 148a 4171378i bk5: 132a 4171372i bk6: 128a 4171471i bk7: 140a 4171239i bk8: 172a 4171441i bk9: 176a 4171172i bk10: 164a 4171563i bk11: 180a 4171344i bk12: 164a 4171556i bk13: 160a 4171467i bk14: 148a 4171667i bk15: 176a 4171336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00184989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169361 n_act=188 n_pre=172 n_req=682 n_rd=2328 n_write=100 bw_util=0.001164
n_activity=13060 dram_eff=0.3718
bk0: 128a 4171424i bk1: 136a 4171384i bk2: 132a 4171578i bk3: 104a 4171644i bk4: 104a 4171680i bk5: 120a 4171589i bk6: 132a 4171285i bk7: 140a 4171144i bk8: 168a 4171383i bk9: 164a 4171331i bk10: 184a 4171367i bk11: 180a 4171284i bk12: 172a 4171495i bk13: 148a 4171538i bk14: 160a 4171575i bk15: 156a 4171476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00198818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169184 n_act=216 n_pre=200 n_req=719 n_rd=2440 n_write=109 bw_util=0.001222
n_activity=14117 dram_eff=0.3611
bk0: 140a 4171344i bk1: 136a 4171302i bk2: 140a 4171336i bk3: 128a 4171554i bk4: 124a 4171490i bk5: 104a 4171618i bk6: 96a 4171583i bk7: 108a 4171476i bk8: 164a 4171507i bk9: 188a 4171148i bk10: 212a 4171185i bk11: 180a 4171259i bk12: 156a 4171666i bk13: 216a 4170962i bk14: 172a 4171453i bk15: 176a 4171348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00215357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169303 n_act=192 n_pre=176 n_req=687 n_rd=2388 n_write=90 bw_util=0.001188
n_activity=13336 dram_eff=0.3716
bk0: 144a 4171440i bk1: 112a 4171589i bk2: 128a 4171557i bk3: 108a 4171621i bk4: 128a 4171511i bk5: 112a 4171519i bk6: 112a 4171542i bk7: 128a 4171299i bk8: 192a 4171308i bk9: 180a 4171184i bk10: 172a 4171508i bk11: 188a 4171168i bk12: 188a 4171344i bk13: 164a 4171400i bk14: 168a 4171558i bk15: 164a 4171320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00195583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169377 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001159
n_activity=12945 dram_eff=0.3736
bk0: 136a 4171516i bk1: 136a 4171458i bk2: 92a 4171802i bk3: 104a 4171626i bk4: 144a 4171393i bk5: 108a 4171549i bk6: 132a 4171314i bk7: 136a 4171325i bk8: 148a 4171552i bk9: 148a 4171407i bk10: 204a 4171290i bk11: 192a 4171141i bk12: 172a 4171472i bk13: 144a 4171585i bk14: 172a 4171511i bk15: 156a 4171490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00189303
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169426 n_act=177 n_pre=161 n_req=660 n_rd=2300 n_write=85 bw_util=0.001143
n_activity=12531 dram_eff=0.3807
bk0: 100a 4171687i bk1: 124a 4171525i bk2: 128a 4171608i bk3: 140a 4171592i bk4: 116a 4171554i bk5: 96a 4171625i bk6: 124a 4171380i bk7: 124a 4171268i bk8: 164a 4171523i bk9: 152a 4171442i bk10: 188a 4171406i bk11: 188a 4171190i bk12: 172a 4171455i bk13: 164a 4171391i bk14: 172a 4171513i bk15: 148a 4171478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169449 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001128
n_activity=12342 dram_eff=0.3815
bk0: 104a 4171639i bk1: 96a 4171651i bk2: 132a 4171508i bk3: 128a 4171534i bk4: 136a 4171435i bk5: 120a 4171553i bk6: 112a 4171430i bk7: 108a 4171454i bk8: 164a 4171429i bk9: 148a 4171450i bk10: 184a 4171426i bk11: 176a 4171327i bk12: 160a 4171619i bk13: 164a 4171420i bk14: 168a 4171521i bk15: 168a 4171353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165215
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4172149 n_nop=4169204 n_act=212 n_pre=196 n_req=725 n_rd=2416 n_write=121 bw_util=0.001216
n_activity=14474 dram_eff=0.3506
bk0: 116a 4171664i bk1: 132a 4171413i bk2: 148a 4171414i bk3: 104a 4171695i bk4: 128a 4171524i bk5: 132a 4171413i bk6: 140a 4171177i bk7: 160a 4171047i bk8: 188a 4171248i bk9: 192a 4171156i bk10: 164a 4171534i bk11: 176a 4171244i bk12: 164a 4171554i bk13: 156a 4171468i bk14: 172a 4171406i bk15: 144a 4171540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0053
	minimum = 6
	maximum = 322
Network latency average = 10.4774
	minimum = 6
	maximum = 214
Slowest packet = 137207
Flit latency average = 10.4024
	minimum = 6
	maximum = 213
Slowest flit = 206059
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722063
	minimum = 0.00572431 (at node 20)
	maximum = 0.0213892 (at node 44)
Accepted packet rate average = 0.00722063
	minimum = 0.00572431 (at node 20)
	maximum = 0.0213892 (at node 44)
Injected flit rate average = 0.0108309
	minimum = 0.0072631 (at node 8)
	maximum = 0.0270981 (at node 44)
Accepted flit rate average= 0.0108309
	minimum = 0.00898655 (at node 47)
	maximum = 0.0370695 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4201 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98.625 (8 samples)
Network latency average = 9.83677 (8 samples)
	minimum = 6 (8 samples)
	maximum = 68.625 (8 samples)
Flit latency average = 9.59514 (8 samples)
	minimum = 6 (8 samples)
	maximum = 67.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0182821 (8 samples)
	minimum = 0.0153265 (8 samples)
	maximum = 0.0260926 (8 samples)
Accepted packet rate average = 0.0182821 (8 samples)
	minimum = 0.0153265 (8 samples)
	maximum = 0.0260926 (8 samples)
Injected flit rate average = 0.0274753 (8 samples)
	minimum = 0.0158644 (8 samples)
	maximum = 0.0475662 (8 samples)
Accepted flit rate average = 0.0274753 (8 samples)
	minimum = 0.0207296 (8 samples)
	maximum = 0.0391307 (8 samples)
Injected packet size average = 1.50286 (8 samples)
Accepted packet size average = 1.50286 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 9 sec (1749 sec)
gpgpu_simulation_rate = 21560 (inst/sec)
gpgpu_simulation_rate = 2310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 968880
gpu_sim_insn = 5111858
gpu_ipc =       5.2760
gpu_tot_sim_cycle = 5237951
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.1753
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 352
gpu_stall_icnt2sh    = 18508
partiton_reqs_in_parallel = 21315360
partiton_reqs_in_parallel_total    = 49431404
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.5066
partiton_reqs_in_parallel_util = 21315360
partiton_reqs_in_parallel_util_total    = 49431404
gpu_sim_cycle_parition_util = 968880
gpu_tot_sim_cycle_parition_util    = 2246898
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       4.7826 GB/Sec
L2_BW_total  =       2.3138 GB/Sec
gpu_total_sim_rate=16839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1201, 1225, 1237, 1212, 1055, 1160, 1527, 1621, 1071, 1041, 1397, 1445, 1041, 1071, 1290, 1071, 1197, 1160, 989, 989, 1093, 1487, 974, 989, 1326, 989, 1108, 1238, 1134, 974, 1119, 974, 1030, 859, 1019, 966, 1331, 874, 1123, 1055, 1253, 859, 859, 889, 904, 874, 1097, 889, 1238, 1000, 773, 773, 895, 1022, 803, 773, 773, 773, 788, 773, 1141, 788, 1059, 1077, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2590
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1523
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197829	W0_Idle:100316408	W0_Scoreboard:70535630	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2038 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 5237683 
mrq_lat_table:11705 	290 	326 	3940 	594 	416 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102984 	15197 	36 	1 	1083 	144 	4976 	2465 	74 	193 	494 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	80413 	1169 	382 	315 	35980 	125 	1 	1 	0 	1090 	137 	4987 	2454 	74 	193 	494 	50 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	92127 	11984 	5008 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	11324 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1064 	89 	4 	8 	14 	13 	26 	22 	18 	22 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    228040    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220547    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.020000  2.256410  2.106383  2.411765  2.414634  2.195652  2.127660  2.300000  2.409091  2.230769  2.480000  2.458333  2.750000  2.717949  2.628572  3.062500 
dram[1]:  2.256410  2.142857  2.514286  2.289474  2.195122  2.205128  2.538461  2.232558  2.319149  2.208333  2.456522  2.967742  3.129032  2.594594  3.181818  3.000000 
dram[2]:  1.888889  2.562500  2.046512  2.214286  2.166667  2.152174  2.260870  2.195122  2.418605  2.176471  2.456522  2.450000  2.800000  2.764706  2.857143  2.794118 
dram[3]:  2.102041  2.105263  2.078947  2.210526  2.061224  2.080000  2.325000  2.289474  2.700000  2.277778  2.820513  2.525000  2.631579  2.666667  2.571429  2.852941 
dram[4]:  2.341463  2.153846  2.000000  2.073171  2.257143  2.088889  2.186047  2.039216  2.425000  2.108696  2.531915  2.522727  3.520000  3.031250  2.710526  2.705882 
dram[5]:  2.044445  2.217391  2.000000  2.542857  2.125000  2.861111  2.311111  2.184211  2.416667  2.214286  2.479167  2.589744  2.794118  2.488372  2.622222  3.028571 
dram[6]:  2.358974  2.142857  2.404762  2.200000  2.268293  2.355556  2.358974  2.035714  2.446809  2.520833  2.560976  2.156863  2.756098  3.032258  2.950000  2.969697 
dram[7]:  2.138889  2.365854  2.162162  2.166667  1.951613  2.216216  2.205128  2.227273  2.342105  2.560976  2.738095  2.581395  2.810811  3.571429  2.675000  2.540540 
dram[8]:  2.086957  2.292683  2.170732  2.484848  1.977273  2.127660  2.217391  2.159091  2.500000  2.274510  2.571429  2.769231  3.096774  2.564103  3.400000  3.121212 
dram[9]:  2.378378  2.209302  2.238095  2.042553  2.102041  2.133333  2.210526  2.606061  2.234043  2.325581  2.404762  3.281250  3.066667  3.121212  2.864865  2.692308 
dram[10]:  2.588235  2.139535  1.975000  2.146342  2.106383  2.666667  2.220000  2.428571  2.120000  2.333333  2.395349  2.434783  3.096774  2.764706  2.935484  2.939394 
average row locality = 17371/7207 = 2.410295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        25        27        21        29        29        28        25        26        33        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 437/370 = 1.18
average mf latency per bank:
dram[0]:      14945     13226     12081     13967     10887      7440     10435      4927      8004     15352     12670     11278     27961     22719     29116     30377
dram[1]:      16225     16129     11110      9862     11135      8417      9868     14129      8780     17872     12995     16403     18648     17017     16800     23727
dram[2]:      14119      8731     20094     12316     10469     17515     10064     10369     10173     13008      9667     15524     19449     21989     32671     32045
dram[3]:      15375     16538     26611     19592      7824      9638      5004      4278      6911     15037     14398     15537     16780     15324     20380     31084
dram[4]:      16042     15840     23589     11277     10386     11810      8063      2824      8665      6905     14589     20106     21059     11001     26313     28058
dram[5]:      12617     16120     12217     13616     11429      1335      9616     10099     10888     11018     10901     16046     13098     26932     27725     21169
dram[6]:      21485     10879     15801     32428      9490     13017      6343      9264     15004     11084     13013     20968     16236     22151     26995     21629
dram[7]:      14342      7099     11984     15770     10610     14192      9371      6599     11597      9093     21064     17148     16929     16081     28331     30677
dram[8]:      14845     21433     15250      9526      9131     12749      6892      6797     12013     16656     19809     11839     23155     15333     29090     25636
dram[9]:      16859     12451     17721     10477      9626      3397      1512      6251     10345     12597     13889     11531     19212     13956     27230     25158
dram[10]:       6693     12833     20111     22263      5802      8850      9270      4663     14836     13405     10816     11049     14028     23038     32125     26953
maximum mf latency per bank:
dram[0]:     306791    232878    219639    323024    255365    222769    222673    152478    219645    228216    255059    219566    323052    328962    219631    254836
dram[1]:     322905    232672    128582     76660    219649    132888    322817    322848    255198    322645    248804    340500    219587    253672     19685    219649
dram[2]:     322752     35644    219645    132821    219644    323118    255361    175099    219612    322745    219547    228171    322726    323065    254818    323055
dram[3]:     257915    228031    322631    219607    193082    175074    132831    219588    175044    219638    228131    227864    174704    208804    174970    323025
dram[4]:     228185    322852    322893    132954    322651    255159    255281    175095    219556    175066    254958    227893    254823     70515    219604    174914
dram[5]:     219593    351968    322805    255321    255340     10644    222514    322943    219628    219633    219605    322940    109049    328859    254825    232861
dram[6]:     322838    175083    273139    322739    322535    273162    219569    255321    322705    322845    219615    292642    219562    254987    254801    109125
dram[7]:     219600     19490    174974    219606    322901    219630    255274    227865    175143    255149    254995    248157    254784    174963    323041    257910
dram[8]:     219653    322729    219603     10815    222479    255291    175143    292677    253634    292675    254997    222496    228130    254831    254783    225202
dram[9]:     322931    219584    222593    132982    228140    174930     32618    219605    227906    306569    227848    322864    175081    174629    298402    322681
dram[10]:      19536    219589    322682    258751    255310    255303    219607    238488    322850    255300    219543    228226    219568    222612    219619    219680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964697 n_act=681 n_pre=665 n_req=1621 n_rd=4736 n_write=437 bw_util=0.001733
n_activity=35704 dram_eff=0.2898
bk0: 296a 5969154i bk1: 252a 5969469i bk2: 288a 5969291i bk3: 244a 5969702i bk4: 280a 5969354i bk5: 288a 5969227i bk6: 288a 5969056i bk7: 268a 5969187i bk8: 320a 5969124i bk9: 332a 5968811i bk10: 360a 5968900i bk11: 352a 5968825i bk12: 292a 5969395i bk13: 312a 5969187i bk14: 276a 5969484i bk15: 288a 5969359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00253633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5965041 n_act=621 n_pre=605 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001658
n_activity=34550 dram_eff=0.2865
bk0: 256a 5969533i bk1: 272a 5969379i bk2: 256a 5969684i bk3: 256a 5969598i bk4: 272a 5969443i bk5: 260a 5969479i bk6: 288a 5969286i bk7: 280a 5969164i bk8: 324a 5969189i bk9: 324a 5968971i bk10: 340a 5969118i bk11: 288a 5969446i bk12: 280a 5969681i bk13: 288a 5969426i bk14: 292a 5969643i bk15: 272a 5969544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00224544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964860 n_act=657 n_pre=641 n_req=1542 n_rd=4688 n_write=370 bw_util=0.001694
n_activity=34879 dram_eff=0.29
bk0: 304a 5969064i bk1: 248a 5969706i bk2: 268a 5969406i bk3: 292a 5969460i bk4: 268a 5969355i bk5: 300a 5969165i bk6: 300a 5969095i bk7: 272a 5969256i bk8: 324a 5969211i bk9: 336a 5968856i bk10: 344a 5969141i bk11: 308a 5969203i bk12: 292a 5969481i bk13: 284a 5969452i bk14: 256a 5969804i bk15: 292a 5969485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00227743
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964734 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001728
n_activity=36117 dram_eff=0.2857
bk0: 304a 5969086i bk1: 244a 5969538i bk2: 256a 5969609i bk3: 264a 5969467i bk4: 300a 5969197i bk5: 308a 5969101i bk6: 276a 5969389i bk7: 252a 5969444i bk8: 316a 5969365i bk9: 372a 5968640i bk10: 328a 5969347i bk11: 316a 5969229i bk12: 300a 5969411i bk13: 320a 5969091i bk14: 308a 5969303i bk15: 296a 5969416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00221261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964929 n_act=650 n_pre=634 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001676
n_activity=34336 dram_eff=0.2914
bk0: 288a 5969405i bk1: 256a 5969443i bk2: 300a 5969167i bk3: 272a 5969514i bk4: 236a 5969608i bk5: 292a 5969207i bk6: 272a 5969137i bk7: 288a 5968809i bk8: 292a 5969388i bk9: 300a 5969111i bk10: 368a 5969119i bk11: 340a 5968942i bk12: 260a 5969815i bk13: 280a 5969520i bk14: 304a 5969446i bk15: 272a 5969487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964640 n_act=676 n_pre=660 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001755
n_activity=36074 dram_eff=0.2905
bk0: 268a 5969303i bk1: 296a 5969209i bk2: 292a 5969210i bk3: 264a 5969577i bk4: 304a 5969114i bk5: 276a 5969412i bk6: 300a 5968960i bk7: 256a 5969331i bk8: 352a 5969060i bk9: 292a 5969282i bk10: 360a 5969067i bk11: 316a 5969178i bk12: 280a 5969629i bk13: 316a 5969198i bk14: 336a 5969088i bk15: 308a 5969402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00245494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964597 n_act=671 n_pre=655 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001773
n_activity=36090 dram_eff=0.2933
bk0: 276a 5969424i bk1: 272a 5969339i bk2: 288a 5969242i bk3: 244a 5969612i bk4: 276a 5969495i bk5: 304a 5969033i bk6: 276a 5969355i bk7: 332a 5968575i bk8: 340a 5969058i bk9: 356a 5968788i bk10: 332a 5969259i bk11: 344a 5968790i bk12: 328a 5969263i bk13: 276a 5969536i bk14: 340a 5969196i bk15: 288a 5969413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00244305
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964889 n_act=644 n_pre=628 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001693
n_activity=34694 dram_eff=0.2914
bk0: 232a 5969555i bk1: 284a 5969352i bk2: 244a 5969637i bk3: 268a 5969464i bk4: 352a 5968732i bk5: 252a 5969493i bk6: 264a 5969309i bk7: 284a 5969250i bk8: 276a 5969463i bk9: 316a 5969128i bk10: 356a 5969132i bk11: 340a 5968988i bk12: 300a 5969454i bk13: 288a 5969524i bk14: 312a 5969290i bk15: 296a 5969415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00231879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964850 n_act=647 n_pre=631 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001704
n_activity=34806 dram_eff=0.2924
bk0: 292a 5969204i bk1: 284a 5969369i bk2: 268a 5969459i bk3: 248a 5969720i bk4: 268a 5969343i bk5: 284a 5969076i bk6: 296a 5969050i bk7: 288a 5969063i bk8: 304a 5969359i bk9: 348a 5968805i bk10: 324a 5969249i bk11: 316a 5969155i bk12: 284a 5969643i bk13: 292a 5969314i bk14: 292a 5969611i bk15: 292a 5969427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964949 n_act=637 n_pre=621 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001678
n_activity=34797 dram_eff=0.2879
bk0: 264a 5969558i bk1: 284a 5969297i bk2: 280a 5969427i bk3: 288a 5969317i bk4: 292a 5969127i bk5: 276a 5969215i bk6: 244a 5969472i bk7: 252a 5969399i bk8: 328a 5969140i bk9: 304a 5969115i bk10: 312a 5969346i bk11: 312a 5969379i bk12: 272a 5969718i bk13: 296a 5969450i bk14: 300a 5969490i bk15: 296a 5969336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00207696
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971216 n_nop=5964846 n_act=655 n_pre=639 n_req=1581 n_rd=4660 n_write=416 bw_util=0.0017
n_activity=35893 dram_eff=0.2828
bk0: 248a 5969638i bk1: 276a 5969311i bk2: 252a 5969598i bk3: 268a 5969423i bk4: 280a 5969296i bk5: 288a 5969289i bk6: 328a 5968844i bk7: 288a 5969175i bk8: 328a 5969191i bk9: 356a 5968789i bk10: 312a 5969344i bk11: 336a 5969013i bk12: 280a 5969627i bk13: 272a 5969435i bk14: 268a 5969652i bk15: 280a 5969407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12299
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5492
	minimum = 6
	maximum = 74
Network latency average = 7.32752
	minimum = 6
	maximum = 47
Slowest packet = 201912
Flit latency average = 6.78495
	minimum = 6
	maximum = 46
Slowest flit = 312944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00100917
	minimum = 0.000696165 (at node 5)
	maximum = 0.00122719 (at node 40)
Accepted packet rate average = 0.00100917
	minimum = 0.000696165 (at node 5)
	maximum = 0.00122719 (at node 40)
Injected flit rate average = 0.00152066
	minimum = 0.000847887 (at node 5)
	maximum = 0.00221441 (at node 35)
Accepted flit rate average= 0.00152066
	minimum = 0.00124474 (at node 5)
	maximum = 0.00209366 (at node 15)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.99 (9 samples)
	minimum = 6 (9 samples)
	maximum = 95.8889 (9 samples)
Network latency average = 9.55797 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.2222 (9 samples)
Flit latency average = 9.2829 (9 samples)
	minimum = 6 (9 samples)
	maximum = 65.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0163629 (9 samples)
	minimum = 0.0137009 (9 samples)
	maximum = 0.0233298 (9 samples)
Accepted packet rate average = 0.0163629 (9 samples)
	minimum = 0.0137009 (9 samples)
	maximum = 0.0233298 (9 samples)
Injected flit rate average = 0.0245915 (9 samples)
	minimum = 0.0141959 (9 samples)
	maximum = 0.0425271 (9 samples)
Accepted flit rate average = 0.0245915 (9 samples)
	minimum = 0.0185646 (9 samples)
	maximum = 0.0350155 (9 samples)
Injected packet size average = 1.50288 (9 samples)
Accepted packet size average = 1.50288 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 23 sec (2543 sec)
gpgpu_simulation_rate = 16839 (inst/sec)
gpgpu_simulation_rate = 2059 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7836
gpu_sim_insn = 4498644
gpu_ipc =     574.0995
gpu_tot_sim_cycle = 5467937
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       8.6542
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 352
gpu_stall_icnt2sh    = 18527
partiton_reqs_in_parallel = 172392
partiton_reqs_in_parallel_total    = 70746764
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9700
partiton_reqs_in_parallel_util = 172392
partiton_reqs_in_parallel_util_total    = 70746764
gpu_sim_cycle_parition_util = 7836
gpu_tot_sim_cycle_parition_util    = 3215778
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     286.7107 GB/Sec
L2_BW_total  =       2.6274 GB/Sec
gpu_total_sim_rate=18434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1351, 1330, 1387, 1347, 1190, 1280, 1692, 1741, 1206, 1191, 1547, 1595, 1206, 1206, 1425, 1206, 1317, 1295, 1154, 1154, 1243, 1637, 1124, 1154, 1476, 1124, 1243, 1388, 1284, 1079, 1254, 1109, 1159, 988, 1118, 1080, 1445, 1018, 1237, 1184, 1382, 958, 973, 1003, 1018, 1003, 1211, 1003, 1367, 1114, 887, 872, 1024, 1151, 917, 872, 887, 902, 887, 857, 1255, 902, 1158, 1206, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126244
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7472
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:371483	W0_Idle:100361514	W0_Scoreboard:70588138	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 1758 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 5467936 
mrq_lat_table:11705 	290 	326 	3940 	594 	416 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123318 	17408 	828 	367 	1083 	144 	4976 	2465 	74 	193 	494 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	84796 	2299 	2029 	4825 	44525 	2100 	617 	719 	179 	1090 	137 	4987 	2454 	74 	193 	494 	50 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	99384 	12883 	5023 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	26856 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1076 	93 	4 	8 	14 	13 	26 	22 	18 	22 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    228040    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220547    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.020000  2.256410  2.106383  2.411765  2.414634  2.195652  2.127660  2.300000  2.409091  2.230769  2.480000  2.458333  2.750000  2.717949  2.628572  3.062500 
dram[1]:  2.256410  2.142857  2.514286  2.289474  2.195122  2.205128  2.538461  2.232558  2.319149  2.208333  2.456522  2.967742  3.129032  2.594594  3.181818  3.000000 
dram[2]:  1.888889  2.562500  2.046512  2.214286  2.166667  2.152174  2.260870  2.195122  2.418605  2.176471  2.456522  2.450000  2.800000  2.764706  2.857143  2.794118 
dram[3]:  2.102041  2.105263  2.078947  2.210526  2.061224  2.080000  2.325000  2.289474  2.700000  2.277778  2.820513  2.525000  2.631579  2.666667  2.571429  2.852941 
dram[4]:  2.341463  2.153846  2.000000  2.073171  2.257143  2.088889  2.186047  2.039216  2.425000  2.108696  2.531915  2.522727  3.520000  3.031250  2.710526  2.705882 
dram[5]:  2.044445  2.217391  2.000000  2.542857  2.125000  2.861111  2.311111  2.184211  2.416667  2.214286  2.479167  2.589744  2.794118  2.488372  2.622222  3.028571 
dram[6]:  2.358974  2.142857  2.404762  2.200000  2.268293  2.355556  2.358974  2.035714  2.446809  2.520833  2.560976  2.156863  2.756098  3.032258  2.950000  2.969697 
dram[7]:  2.138889  2.365854  2.162162  2.166667  1.951613  2.216216  2.205128  2.227273  2.342105  2.560976  2.738095  2.581395  2.810811  3.571429  2.675000  2.540540 
dram[8]:  2.086957  2.292683  2.170732  2.484848  1.977273  2.127660  2.217391  2.159091  2.500000  2.274510  2.571429  2.769231  3.096774  2.564103  3.400000  3.121212 
dram[9]:  2.378378  2.209302  2.238095  2.042553  2.102041  2.133333  2.210526  2.606061  2.234043  2.325581  2.404762  3.281250  3.066667  3.121212  2.864865  2.692308 
dram[10]:  2.588235  2.139535  1.975000  2.146342  2.106383  2.666667  2.220000  2.428571  2.120000  2.333333  2.395349  2.434783  3.096774  2.764706  2.935484  2.939394 
average row locality = 17371/7207 = 2.410295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        25        27        21        29        29        28        25        26        33        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 437/370 = 1.18
average mf latency per bank:
dram[0]:      15112     13418     12219     14147     11084      7658     10656      5158      8292     15616     12993     11598     28297     23029     29403     30664
dram[1]:      16390     16329     11321     10081     11341      8621     10093     14347      9063     18218     13358     16836     19033     17374     17037     23959
dram[2]:      14254      8871     20253     12478     10684     17723     10273     10616     10517     13282     10005     15914     19785     22333     32967     32310
dram[3]:      15532     16730     26779     19778      8012      9814      5243      4506      7232     15347     14738     15951     17125     15636     20590     31355
dram[4]:      16202     15994     23720     11441     10630     12024      8271      3047      9066      7290     14929     20460     21424     11325     26531     28299
dram[5]:      12796     16290     12347     13786     11637      1526      9819     10352     11219     11419     11201     16447     13503     27206     27898     21403
dram[6]:      21669     11078     15935     32603      9690     13198      6573      9466     15307     11405     13379     21270     16548     22487     27192     21884
dram[7]:      14523      7268     12200     15934     10783     14423      9619      6816     12026      9461     21414     17506     17261     16396     28618     30991
dram[8]:      15042     21581     15431      9726      9359     12955      7114      7034     12424     17012     20239     12222     32133     15704     29384     25904
dram[9]:      16977     12616     17885     10610      9816      3610      1793      6517     10656     12931     14273     11897     19604     14322     27481     25405
dram[10]:       6883     13004     20308     22443      6008      9046      9457      4872     15133     13727     11236     11390     14322     23387     32413     27227
maximum mf latency per bank:
dram[0]:     306791    232878    219639    323024    255365    222769    222673    152478    219645    228216    255059    219566    323052    328962    219631    254836
dram[1]:     322905    232672    128582     76660    219649    132888    322817    322848    255198    322645    248804    340500    219587    253672     19685    219649
dram[2]:     322752     35644    219645    132821    219644    323118    255361    175099    219612    322745    219547    228171    322726    323065    254818    323055
dram[3]:     257915    228031    322631    219607    193082    175074    132831    219588    175044    219638    228131    227864    174704    208804    174970    323025
dram[4]:     228185    322852    322893    132954    322651    255159    255281    175095    219556    175066    254958    227893    254823     70515    219604    174914
dram[5]:     219593    351968    322805    255321    255340     10644    222514    322943    219628    219633    219605    322940    109049    328859    254825    232861
dram[6]:     322838    175083    273139    322739    322535    273162    219569    255321    322705    322845    219615    292642    219562    254987    254801    109125
dram[7]:     219600     19490    174974    219606    322901    219630    255274    227865    175143    255149    254995    248157    254784    174963    323041    257910
dram[8]:     219653    322729    219603     10815    222479    255291    175143    292677    253634    292675    254997    222496    228130    254831    254783    225202
dram[9]:     322931    219584    222593    132982    228140    174930     32618    219605    227906    306569    227848    322864    175081    174629    298402    322681
dram[10]:      19536    219589    322682    258751    255310    255303    219607    238488    322850    255300    219543    228226    219568    222612    219619    219680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979246 n_act=681 n_pre=665 n_req=1621 n_rd=4736 n_write=437 bw_util=0.001728
n_activity=35704 dram_eff=0.2898
bk0: 296a 5983703i bk1: 252a 5984018i bk2: 288a 5983840i bk3: 244a 5984251i bk4: 280a 5983903i bk5: 288a 5983776i bk6: 288a 5983605i bk7: 268a 5983736i bk8: 320a 5983673i bk9: 332a 5983360i bk10: 360a 5983449i bk11: 352a 5983374i bk12: 292a 5983944i bk13: 312a 5983736i bk14: 276a 5984033i bk15: 288a 5983908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00253017
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979590 n_act=621 n_pre=605 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001654
n_activity=34550 dram_eff=0.2865
bk0: 256a 5984082i bk1: 272a 5983928i bk2: 256a 5984233i bk3: 256a 5984147i bk4: 272a 5983992i bk5: 260a 5984028i bk6: 288a 5983835i bk7: 280a 5983713i bk8: 324a 5983738i bk9: 324a 5983520i bk10: 340a 5983667i bk11: 288a 5983995i bk12: 280a 5984230i bk13: 288a 5983975i bk14: 292a 5984192i bk15: 272a 5984093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00223998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979409 n_act=657 n_pre=641 n_req=1542 n_rd=4688 n_write=370 bw_util=0.00169
n_activity=34879 dram_eff=0.29
bk0: 304a 5983613i bk1: 248a 5984255i bk2: 268a 5983955i bk3: 292a 5984009i bk4: 268a 5983904i bk5: 300a 5983714i bk6: 300a 5983644i bk7: 272a 5983805i bk8: 324a 5983760i bk9: 336a 5983405i bk10: 344a 5983690i bk11: 308a 5983752i bk12: 292a 5984030i bk13: 284a 5984001i bk14: 256a 5984353i bk15: 292a 5984034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00227189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979283 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001724
n_activity=36117 dram_eff=0.2857
bk0: 304a 5983635i bk1: 244a 5984087i bk2: 256a 5984158i bk3: 264a 5984016i bk4: 300a 5983746i bk5: 308a 5983650i bk6: 276a 5983938i bk7: 252a 5983993i bk8: 316a 5983914i bk9: 372a 5983189i bk10: 328a 5983896i bk11: 316a 5983778i bk12: 300a 5983960i bk13: 320a 5983640i bk14: 308a 5983852i bk15: 296a 5983965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00220724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979478 n_act=650 n_pre=634 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001672
n_activity=34336 dram_eff=0.2914
bk0: 288a 5983954i bk1: 256a 5983992i bk2: 300a 5983716i bk3: 272a 5984063i bk4: 236a 5984157i bk5: 292a 5983756i bk6: 272a 5983686i bk7: 288a 5983358i bk8: 292a 5983937i bk9: 300a 5983660i bk10: 368a 5983668i bk11: 340a 5983491i bk12: 260a 5984364i bk13: 280a 5984069i bk14: 304a 5983995i bk15: 272a 5984036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979189 n_act=676 n_pre=660 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001751
n_activity=36074 dram_eff=0.2905
bk0: 268a 5983852i bk1: 296a 5983758i bk2: 292a 5983759i bk3: 264a 5984126i bk4: 304a 5983663i bk5: 276a 5983961i bk6: 300a 5983509i bk7: 256a 5983880i bk8: 352a 5983609i bk9: 292a 5983831i bk10: 360a 5983616i bk11: 316a 5983727i bk12: 280a 5984178i bk13: 316a 5983747i bk14: 336a 5983637i bk15: 308a 5983951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00244898
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979146 n_act=671 n_pre=655 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001769
n_activity=36090 dram_eff=0.2933
bk0: 276a 5983973i bk1: 272a 5983888i bk2: 288a 5983791i bk3: 244a 5984161i bk4: 276a 5984044i bk5: 304a 5983582i bk6: 276a 5983904i bk7: 332a 5983124i bk8: 340a 5983607i bk9: 356a 5983337i bk10: 332a 5983808i bk11: 344a 5983339i bk12: 328a 5983812i bk13: 276a 5984085i bk14: 340a 5983745i bk15: 288a 5983962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00243712
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979438 n_act=644 n_pre=628 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001689
n_activity=34694 dram_eff=0.2914
bk0: 232a 5984104i bk1: 284a 5983901i bk2: 244a 5984186i bk3: 268a 5984013i bk4: 352a 5983281i bk5: 252a 5984042i bk6: 264a 5983858i bk7: 284a 5983799i bk8: 276a 5984012i bk9: 316a 5983677i bk10: 356a 5983681i bk11: 340a 5983537i bk12: 300a 5984003i bk13: 288a 5984073i bk14: 312a 5983839i bk15: 296a 5983964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00231315
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979399 n_act=647 n_pre=631 n_req=1578 n_rd=4680 n_write=408 bw_util=0.0017
n_activity=34806 dram_eff=0.2924
bk0: 292a 5983753i bk1: 284a 5983918i bk2: 268a 5984008i bk3: 248a 5984269i bk4: 268a 5983892i bk5: 284a 5983625i bk6: 296a 5983599i bk7: 288a 5983612i bk8: 304a 5983908i bk9: 348a 5983354i bk10: 324a 5983798i bk11: 316a 5983704i bk12: 284a 5984192i bk13: 292a 5983863i bk14: 292a 5984160i bk15: 292a 5983976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979498 n_act=637 n_pre=621 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001674
n_activity=34797 dram_eff=0.2879
bk0: 264a 5984107i bk1: 284a 5983846i bk2: 280a 5983976i bk3: 288a 5983866i bk4: 292a 5983676i bk5: 276a 5983764i bk6: 244a 5984021i bk7: 252a 5983948i bk8: 328a 5983689i bk9: 304a 5983664i bk10: 312a 5983895i bk11: 312a 5983928i bk12: 272a 5984267i bk13: 296a 5983999i bk14: 300a 5984039i bk15: 296a 5983885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00207192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5985765 n_nop=5979395 n_act=655 n_pre=639 n_req=1581 n_rd=4660 n_write=416 bw_util=0.001696
n_activity=35893 dram_eff=0.2828
bk0: 248a 5984187i bk1: 276a 5983860i bk2: 252a 5984147i bk3: 268a 5983972i bk4: 280a 5983845i bk5: 288a 5983838i bk6: 328a 5983393i bk7: 288a 5983724i bk8: 328a 5983740i bk9: 356a 5983338i bk10: 312a 5983893i bk11: 336a 5983562i bk12: 280a 5984176i bk13: 272a 5983984i bk14: 268a 5984201i bk15: 280a 5983956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12299
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.7258
	minimum = 6
	maximum = 588
Network latency average = 34.3713
	minimum = 6
	maximum = 359
Slowest packet = 258328
Flit latency average = 39.1208
	minimum = 6
	maximum = 358
Slowest flit = 425633
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0605016
	minimum = 0.0469657 (at node 11)
	maximum = 0.305596 (at node 44)
Accepted packet rate average = 0.0605016
	minimum = 0.0469657 (at node 11)
	maximum = 0.305596 (at node 44)
Injected flit rate average = 0.0907523
	minimum = 0.0775956 (at node 11)
	maximum = 0.329271 (at node 44)
Accepted flit rate average= 0.0907523
	minimum = 0.0633016 (at node 11)
	maximum = 0.587518 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0636 (10 samples)
	minimum = 6 (10 samples)
	maximum = 145.1 (10 samples)
Network latency average = 12.0393 (10 samples)
	minimum = 6 (10 samples)
	maximum = 95.5 (10 samples)
Flit latency average = 12.2667 (10 samples)
	minimum = 6 (10 samples)
	maximum = 94.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0207767 (10 samples)
	minimum = 0.0170274 (10 samples)
	maximum = 0.0515564 (10 samples)
Accepted packet rate average = 0.0207767 (10 samples)
	minimum = 0.0170274 (10 samples)
	maximum = 0.0515564 (10 samples)
Injected flit rate average = 0.0312076 (10 samples)
	minimum = 0.0205358 (10 samples)
	maximum = 0.0712015 (10 samples)
Accepted flit rate average = 0.0312076 (10 samples)
	minimum = 0.0230383 (10 samples)
	maximum = 0.0902657 (10 samples)
Injected packet size average = 1.50204 (10 samples)
Accepted packet size average = 1.50204 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 47 sec (2567 sec)
gpgpu_simulation_rate = 18434 (inst/sec)
gpgpu_simulation_rate = 2130 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1000663
gpu_sim_insn = 5750033
gpu_ipc =       5.7462
gpu_tot_sim_cycle = 6695822
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       7.9259
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 806
gpu_stall_icnt2sh    = 31202
partiton_reqs_in_parallel = 22014132
partiton_reqs_in_parallel_total    = 70919156
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      13.8793
partiton_reqs_in_parallel_util = 22014132
partiton_reqs_in_parallel_util_total    = 70919156
gpu_sim_cycle_parition_util = 1000663
gpu_tot_sim_cycle_parition_util    = 3223614
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      20.7159 GB/Sec
L2_BW_total  =       5.2415 GB/Sec
gpu_total_sim_rate=14799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1559, 2197, 1833, 1917, 1947, 1775, 1807, 2471, 1544, 1842, 2145, 2268, 2030, 1859, 1997, 1517, 1695, 1573, 1915, 1861, 1807, 1729, 1647, 1837, 1947, 1763, 2041, 1480, 1900, 1799, 1791, 1605, 1430, 1734, 1378, 1391, 1980, 1671, 1705, 1780, 1927, 1389, 1850, 2073, 1396, 1722, 1694, 1484, 1697, 1351, 1387, 1476, 1606, 1635, 1585, 1668, 1306, 1657, 1624, 1420, 1529, 1388, 1814, 1680, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 160686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145735
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10065
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:404112	W0_Idle:114406971	W0_Scoreboard:111775813	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 377 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 3074 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 6695784 
mrq_lat_table:23097 	523 	649 	7446 	1957 	1372 	1096 	584 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325219 	24918 	876 	368 	1091 	349 	5871 	5151 	648 	1711 	3838 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	269614 	13162 	5207 	5027 	54830 	2193 	617 	719 	180 	1099 	344 	5880 	5139 	648 	1721 	3828 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235611 	29628 	9998 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	87367 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1556 	95 	6 	13 	18 	20 	36 	30 	25 	32 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        20        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        19        17        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        23        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.186047  2.306818  2.244186  2.456790  2.376471  2.255319  2.147368  2.321839  2.250000  2.074766  2.315217  2.160377  2.493976  2.542169  2.369048  2.592592 
dram[1]:  2.212766  2.214286  2.268293  2.222222  2.487500  2.541177  2.238095  2.375000  2.166667  2.173077  2.216495  2.482759  2.527027  2.370786  2.873240  2.352273 
dram[2]:  2.151515  2.679487  2.126437  2.294737  2.493976  2.234694  2.333333  2.580247  2.257732  2.042373  2.177083  2.282828  2.290698  2.730769  2.430233  2.456790 
dram[3]:  2.219048  2.320988  2.391304  2.261364  2.275510  2.109890  2.425287  2.166667  2.381443  2.275510  2.336735  2.354839  2.518987  2.373494  2.385542  2.542169 
dram[4]:  2.345238  2.164557  2.294118  2.272727  2.493671  2.274725  2.231579  2.150538  2.282353  2.148936  2.182796  2.413793  2.792208  2.433735  2.454545  2.466667 
dram[5]:  2.175824  2.284091  2.084211  2.535714  2.311828  2.569620  2.144444  2.219780  2.277228  2.224490  2.380435  2.214286  2.448276  2.382979  2.518987  2.586207 
dram[6]:  2.364583  2.168224  2.402299  2.402299  2.175824  2.253012  2.400000  2.224490  2.233010  2.360825  2.242718  2.245098  2.340909  2.725000  2.512195  2.402174 
dram[7]:  2.209302  2.247191  2.087912  2.322222  2.097087  2.703704  2.255556  2.340909  2.158416  2.397850  2.370786  2.262136  2.411765  2.694118  2.567901  2.373494 
dram[8]:  2.200000  2.465116  2.326316  2.512820  2.291667  2.296703  2.268817  2.221053  2.434783  2.161905  2.182692  2.379310  2.365591  2.282609  2.555556  2.567568 
dram[9]:  2.400000  2.344828  2.224719  2.176471  2.308511  2.076923  2.646342  2.518518  2.215054  2.171717  2.358696  2.518072  2.647059  2.417583  2.541177  2.528090 
dram[10]:  2.487180  2.177778  2.405063  2.252747  2.298851  2.417722  2.285714  2.560976  2.036697  2.247423  2.263736  2.175258  2.694444  2.523256  2.436782  2.615385 
average row locality = 36842/15773 = 2.335764
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       149       142       148       149       155       149       152       153       157       156       166       155       156       146       157 
dram[1]:       154       165       141       149       149       161       138       155       159       164       158       159       137       154       155       149 
dram[2]:       162       156       140       159       152       166       157       158       154       173       156       167       144       159       158       152 
dram[3]:       175       139       167       148       168       142       159       141       166       165       170       160       148       145       143       158 
dram[4]:       148       129       147       151       142       158       157       147       141       148       151       153       160       149       161       167 
dram[5]:       150       153       148       159       162       151       143       153       169       159       161       154       155       167       150       170 
dram[6]:       173       171       158       157       142       137       171       164       166       167       170       166       152       160       150       162 
dram[7]:       142       149       141       157       161       158       153       156       162       166       158       169       152       168       156       147 
dram[8]:       150       158       167       147       167       156       156       158       169       164       163       151       160       155       155       141 
dram[9]:       147       150       147       135       162       162       161       152       146       156       160       154       164       163       162       162 
dram[10]:       147       146       141       152       147       139       158       160       163       160       151       156       145       157       156       150 
total reads: 27286
bank skew: 175/129 = 1.36
chip skew: 2566/2409 = 1.07
number of total write accesses:
dram[0]:        48        54        51        51        53        57        55        50        54        65        57        63        52        55        53        53 
dram[1]:        54        52        45        51        50        55        50        54        62        62        57        57        50        57        49        58 
dram[2]:        51        53        45        59        55        53        53        51        65        68        53        59        53        54        51        47 
dram[3]:        58        49        53        51        55        50        52        54        65        58        59        59        51        52        55        53 
dram[4]:        49        42        48        49        55        49        55        53        53        54        52        57        55        53        55        55 
dram[5]:        48        48        50        54        53        52        50        49        61        59        58        63        58        57        49        55 
dram[6]:        54        61        51        52        56        50        57        54        64        62        61        63        54        58        56        59 
dram[7]:        48        51        49        52        55        61        50        50        56        57        53        64        53        61        52        50 
dram[8]:        48        54        54        49        53        53        55        53        55        63        64        56        60        55        52        49 
dram[9]:        45        54        51        50        55        54        56        52        60        59        57        55        61        57        54        63 
dram[10]:        47        50        49        53        53        52        50        50        59        58        55        55        49        60        56        54 
total reads: 9556
bank skew: 68/42 = 1.62
chip skew: 912/834 = 1.09
average mf latency per bank:
dram[0]:      38713     38161     34674     35085     46280     41233     37092     34813     18363     15599     21884     24219     26956     28820     34634     31612
dram[1]:      31305     29855     33927     35136     47412     53458     36678     42237     20424     22929     18837     20314     20694     18993     28468     30298
dram[2]:      30517     35724     33961     36743     47992     53413     36018     43009     21680     21341     17907     21686     20033     26454     31273     35067
dram[3]:      31171     39071     38617     35615     44224     52845     37025     35239     13619     18059     16248     19991     16833     20786     31040     32010
dram[4]:      33414     32796     34800     35136     52335     45881     37171     28902     15641     11911     22778     23008     29342     17235     31500     37012
dram[5]:      30558     36476     30110     28361     41448     49126     35585     34074     21722     17765     16562     20907     16542     25692     32112     28035
dram[6]:      35958     27378     32631     44276     44869     47711     36897     31962     23439     22781     16748     24303     23345     26239     36676     33248
dram[7]:      33454     24778     27882     27802     45641     45787     34485     39346     17015     17608     26005     22079     25105     24062     34257     32593
dram[8]:      32739     43375     38509     32505     43724     47516     39958     33780     23538     15917     20805     15606     29384     24828     37622     32519
dram[9]:      39319     31837     33514     39599     50825     50561     28357     42986     19056     24241     22469     18828     22828     21470     33164     28344
dram[10]:      29886     29544     38513     36441     55525     57217     41432     33932     19412     21283     16923     18472     16979     23420     38501     36457
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    228216    255059    229026    323052    328962    229251    254836
dram[1]:     322905    259009    233695    252220    259641    257755    322817    322848    259661    322645    248804    340500    228989    253672    229053    229064
dram[2]:     322752    251720    267727    248261    259693    323118    255361    259652    229193    322745    229092    229014    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    251859    259747    259620    228957    228981    228992    229051    228968    228956    229052    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    229142    229156    229007    254958    229132    254823    229043    229082    229098
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    229186    229013    229078    322940    228866    328859    254825    232861
dram[6]:     322838    229684    273139    322739    322535    273162    259616    259721    322705    322845    229004    292642    229070    254987    254801    228914
dram[7]:     249998    260286    219201    255537    322901    255905    259648    229195    259629    259765    254995    248157    254784    229026    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    227325    229066    254831    254783    229000
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    229246    306569    229114    322864    229224    228933    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    229171    229008    219568    229116    229101    228977
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7830147 n_act=1431 n_pre=1415 n_req=3301 n_rd=9720 n_write=1135 bw_util=0.002768
n_activity=65089 dram_eff=0.3335
bk0: 560a 7838818i bk1: 596a 7838447i bk2: 568a 7838905i bk3: 592a 7838721i bk4: 596a 7838529i bk5: 620a 7838390i bk6: 596a 7838424i bk7: 608a 7838072i bk8: 612a 7838745i bk9: 628a 7837435i bk10: 624a 7838136i bk11: 664a 7837196i bk12: 620a 7838791i bk13: 624a 7838258i bk14: 584a 7838995i bk15: 628a 7838505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0082188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7830084 n_act=1413 n_pre=1397 n_req=3310 n_rd=9788 n_write=1166 bw_util=0.002793
n_activity=65183 dram_eff=0.3361
bk0: 616a 7837911i bk1: 660a 7837698i bk2: 564a 7838918i bk3: 596a 7837995i bk4: 596a 7838814i bk5: 644a 7837973i bk6: 552a 7839203i bk7: 620a 7838144i bk8: 636a 7837503i bk9: 656a 7837346i bk10: 632a 7837538i bk11: 636a 7837788i bk12: 548a 7839362i bk13: 616a 7838660i bk14: 620a 7838890i bk15: 596a 7838175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.00896881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829753 n_act=1452 n_pre=1436 n_req=3383 n_rd=10052 n_write=1155 bw_util=0.002858
n_activity=66355 dram_eff=0.3378
bk0: 648a 7838006i bk1: 624a 7838429i bk2: 560a 7838395i bk3: 636a 7837545i bk4: 608a 7838807i bk5: 664a 7837801i bk6: 628a 7838253i bk7: 632a 7838212i bk8: 616a 7837596i bk9: 692a 7836403i bk10: 624a 7838445i bk11: 668a 7837488i bk12: 576a 7838492i bk13: 636a 7838500i bk14: 632a 7838586i bk15: 608a 7838653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0105243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829834 n_act=1446 n_pre=1430 n_req=3368 n_rd=9976 n_write=1162 bw_util=0.00284
n_activity=67099 dram_eff=0.332
bk0: 700a 7837518i bk1: 556a 7838468i bk2: 668a 7838221i bk3: 592a 7837727i bk4: 672a 7838568i bk5: 568a 7838712i bk6: 636a 7838930i bk7: 564a 7838671i bk8: 664a 7837690i bk9: 660a 7837582i bk10: 680a 7838281i bk11: 640a 7837637i bk12: 592a 7839299i bk13: 580a 7838613i bk14: 572a 7838652i bk15: 632a 7838353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.00811273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7830405 n_act=1391 n_pre=1375 n_req=3243 n_rd=9636 n_write=1041 bw_util=0.002722
n_activity=63642 dram_eff=0.3355
bk0: 592a 7838323i bk1: 516a 7839070i bk2: 588a 7838711i bk3: 604a 7838615i bk4: 568a 7838969i bk5: 632a 7838288i bk6: 628a 7838180i bk7: 588a 7838436i bk8: 564a 7838721i bk9: 592a 7838507i bk10: 604a 7838627i bk11: 612a 7838621i bk12: 640a 7838447i bk13: 596a 7838567i bk14: 644a 7838370i bk15: 668a 7837888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0076066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829814 n_act=1447 n_pre=1431 n_req=3368 n_rd=10016 n_write=1140 bw_util=0.002845
n_activity=66595 dram_eff=0.335
bk0: 600a 7838001i bk1: 612a 7838172i bk2: 592a 7838429i bk3: 636a 7838301i bk4: 648a 7837984i bk5: 604a 7838797i bk6: 572a 7838391i bk7: 612a 7838052i bk8: 676a 7837419i bk9: 636a 7837711i bk10: 644a 7838145i bk11: 616a 7837270i bk12: 620a 7837844i bk13: 668a 7837462i bk14: 600a 7838249i bk15: 680a 7837985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.00963137
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829358 n_act=1491 n_pre=1475 n_req=3478 n_rd=10264 n_write=1260 bw_util=0.002938
n_activity=68921 dram_eff=0.3344
bk0: 692a 7837582i bk1: 684a 7836959i bk2: 632a 7837692i bk3: 628a 7837329i bk4: 568a 7838918i bk5: 548a 7838828i bk6: 684a 7837994i bk7: 656a 7838064i bk8: 664a 7837564i bk9: 668a 7837441i bk10: 680a 7837707i bk11: 664a 7837077i bk12: 608a 7838761i bk13: 640a 7838430i bk14: 600a 7838478i bk15: 648a 7838045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0102887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829873 n_act=1438 n_pre=1422 n_req=3357 n_rd=9980 n_write=1135 bw_util=0.002834
n_activity=66257 dram_eff=0.3355
bk0: 568a 7838645i bk1: 596a 7838609i bk2: 564a 7839019i bk3: 628a 7838545i bk4: 644a 7838352i bk5: 632a 7838618i bk6: 612a 7838669i bk7: 624a 7838699i bk8: 648a 7837875i bk9: 664a 7837838i bk10: 632a 7838547i bk11: 676a 7837373i bk12: 608a 7838313i bk13: 672a 7837202i bk14: 624a 7838282i bk15: 588a 7838466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00941961
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829728 n_act=1452 n_pre=1436 n_req=3390 n_rd=10068 n_write=1164 bw_util=0.002864
n_activity=66576 dram_eff=0.3374
bk0: 600a 7838275i bk1: 632a 7838240i bk2: 668a 7837816i bk3: 588a 7838561i bk4: 668a 7838260i bk5: 624a 7837936i bk6: 624a 7837995i bk7: 632a 7837575i bk8: 676a 7837551i bk9: 656a 7836917i bk10: 652a 7837582i bk11: 604a 7838143i bk12: 640a 7837575i bk13: 620a 7837735i bk14: 620a 7838211i bk15: 564a 7838637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0093996
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7829929 n_act=1419 n_pre=1403 n_req=3366 n_rd=9932 n_write=1165 bw_util=0.002829
n_activity=65376 dram_eff=0.3395
bk0: 588a 7838629i bk1: 600a 7838096i bk2: 588a 7838326i bk3: 540a 7838376i bk4: 648a 7838711i bk5: 648a 7838114i bk6: 644a 7838735i bk7: 608a 7838583i bk8: 584a 7837446i bk9: 624a 7837220i bk10: 640a 7838426i bk11: 616a 7838309i bk12: 656a 7838173i bk13: 652a 7837442i bk14: 648a 7838502i bk15: 648a 7837820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00910624
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7843848 n_nop=7830277 n_act=1394 n_pre=1378 n_req=3278 n_rd=9712 n_write=1087 bw_util=0.002753
n_activity=65430 dram_eff=0.3301
bk0: 588a 7838552i bk1: 584a 7838030i bk2: 564a 7838970i bk3: 608a 7838497i bk4: 588a 7839035i bk5: 556a 7839047i bk6: 632a 7838277i bk7: 640a 7838517i bk8: 652a 7837786i bk9: 640a 7837702i bk10: 604a 7838399i bk11: 624a 7837646i bk12: 580a 7838826i bk13: 628a 7837848i bk14: 624a 7838132i bk15: 600a 7838413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00813759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1190, Miss_rate = 0.073, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1240, Miss_rate = 0.075, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1191, Miss_rate = 0.073, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1256, Miss_rate = 0.076, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1223, Miss_rate = 0.075, Pending_hits = 592, Reservation_fails = 1
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1296, Miss_rate = 0.076, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1198, Miss_rate = 0.073, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 617, Reservation_fails = 1
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1238, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1266, Miss_rate = 0.075, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1282, Miss_rate = 0.076, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1284, Miss_rate = 0.076, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1225, Miss_rate = 0.074, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1270, Miss_rate = 0.076, Pending_hits = 606, Reservation_fails = 1
L2_cache_bank[16]: Access = 22051, Miss = 1287, Miss_rate = 0.058, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1230, Miss_rate = 0.075, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1249, Miss_rate = 0.075, Pending_hits = 594, Reservation_fails = 2
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1208, Miss_rate = 0.074, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1220, Miss_rate = 0.073, Pending_hits = 602, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27286
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 13238
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 243990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.56785
	minimum = 6
	maximum = 216
Network latency average = 8.91569
	minimum = 6
	maximum = 201
Slowest packet = 543993
Flit latency average = 8.39139
	minimum = 6
	maximum = 201
Slowest flit = 830027
Fragmentation average = 9.14478e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00437119
	minimum = 0.0033213 (at node 17)
	maximum = 0.00521455 (at node 34)
Accepted packet rate average = 0.00437119
	minimum = 0.0033213 (at node 17)
	maximum = 0.00521455 (at node 34)
Injected flit rate average = 0.00678903
	minimum = 0.0042292 (at node 17)
	maximum = 0.00970458 (at node 34)
Accepted flit rate average= 0.00678903
	minimum = 0.00605349 (at node 17)
	maximum = 0.00844141 (at node 14)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4731 (11 samples)
	minimum = 6 (11 samples)
	maximum = 151.545 (11 samples)
Network latency average = 11.7553 (11 samples)
	minimum = 6 (11 samples)
	maximum = 105.091 (11 samples)
Flit latency average = 11.9144 (11 samples)
	minimum = 6 (11 samples)
	maximum = 104.364 (11 samples)
Fragmentation average = 8.31344e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0192853 (11 samples)
	minimum = 0.0157814 (11 samples)
	maximum = 0.0473435 (11 samples)
Accepted packet rate average = 0.0192853 (11 samples)
	minimum = 0.0157814 (11 samples)
	maximum = 0.0473435 (11 samples)
Injected flit rate average = 0.0289877 (11 samples)
	minimum = 0.0190534 (11 samples)
	maximum = 0.0656108 (11 samples)
Accepted flit rate average = 0.0289877 (11 samples)
	minimum = 0.0214942 (11 samples)
	maximum = 0.0828272 (11 samples)
Injected packet size average = 1.5031 (11 samples)
Accepted packet size average = 1.5031 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 46 sec (3586 sec)
gpgpu_simulation_rate = 14799 (inst/sec)
gpgpu_simulation_rate = 1867 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14519
gpu_sim_insn = 4715414
gpu_ipc =     324.7754
gpu_tot_sim_cycle = 6932491
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       8.3355
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 872
gpu_stall_icnt2sh    = 31388
partiton_reqs_in_parallel = 319352
partiton_reqs_in_parallel_total    = 92933288
partiton_level_parallism =      21.9955
partiton_level_parallism_total  =      13.4515
partiton_reqs_in_parallel_util = 319352
partiton_reqs_in_parallel_util_total    = 92933288
gpu_sim_cycle_parition_util = 14519
gpu_tot_sim_cycle_parition_util    = 4224277
partiton_level_parallism_util =      21.9955
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     259.4271 GB/Sec
L2_BW_total  =       5.6058 GB/Sec
gpu_total_sim_rate=15936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1739, 2377, 2013, 2097, 2127, 1955, 1987, 2651, 1724, 2022, 2325, 2448, 2210, 2039, 2177, 1697, 1875, 1753, 2095, 2041, 1972, 1909, 1827, 2017, 2127, 1943, 2206, 1660, 2080, 1979, 1971, 1770, 1610, 1914, 1558, 1571, 2160, 1836, 1885, 1960, 2107, 1569, 2030, 2253, 1561, 1902, 1874, 1664, 1841, 1480, 1531, 1620, 1750, 1764, 1729, 1812, 1450, 1771, 1768, 1564, 1673, 1532, 1943, 1824, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 458160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 433871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 19403
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:878409	W0_Idle:114497387	W0_Scoreboard:111833439	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 377 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2803 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 6932490 
mrq_lat_table:23993 	545 	712 	7716 	2091 	1431 	1100 	584 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	357878 	29512 	1946 	1423 	1452 	349 	5871 	5151 	648 	1711 	3838 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	273005 	14472 	6621 	11869 	74494 	6452 	1429 	1595 	1057 	1393 	344 	5880 	5139 	648 	1721 	3828 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243031 	30365 	10012 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	118935 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1574 	105 	8 	13 	18 	20 	36 	30 	25 	32 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        26        16        16        16        16 
dram[2]:        16        16        16        16        20        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        22        16        16        16        16        16        16        16 
dram[4]:        16        16        16        19        17        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        40        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        17        17        18        24        16        16        16        16 
dram[7]:        16        16        16        16        16        23        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        44        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.186047  2.340909  2.229885  2.439024  2.376471  2.255319  2.147368  2.321839  2.358696  2.174312  2.505376  2.448598  2.583333  2.690476  2.376471  2.592592 
dram[1]:  2.221053  2.214286  2.280488  2.222222  2.487500  2.541177  2.238095  2.375000  2.342857  2.384615  2.470000  2.711111  2.533333  2.488889  2.873240  2.420455 
dram[2]:  2.151515  2.670886  2.126437  2.294737  2.493976  2.222222  2.318681  2.580247  2.438776  2.235294  2.353535  2.490196  2.430233  2.910256  2.436782  2.456790 
dram[3]:  2.219048  2.320988  2.391304  2.261364  2.275510  2.109890  2.425287  2.166667  2.585859  2.363636  2.582524  2.595745  2.600000  2.488095  2.392857  2.542169 
dram[4]:  2.329412  2.164557  2.294118  2.272727  2.493671  2.274725  2.231579  2.138298  2.397727  2.297872  2.285714  2.715909  2.897436  2.535714  2.449438  2.505495 
dram[5]:  2.175824  2.280899  2.084211  2.517647  2.297872  2.530864  2.144444  2.219780  2.470588  2.323232  2.673913  2.580000  2.625000  2.463158  2.518987  2.586207 
dram[6]:  2.402062  2.196262  2.402299  2.402299  2.175824  2.223529  2.400000  2.224490  2.361905  2.475248  2.547170  2.495238  2.370786  2.807229  2.506024  2.430108 
dram[7]:  2.232558  2.233333  2.087912  2.322222  2.097087  2.703704  2.255556  2.340909  2.240385  2.542553  2.584270  2.548077  2.500000  2.848837  2.560976  2.380952 
dram[8]:  2.200000  2.454545  2.326316  2.493671  2.278351  2.296703  2.255319  2.221053  2.569892  2.320755  2.480769  2.579545  3.237113  2.378947  2.592592  2.567568 
dram[9]:  2.400000  2.397727  2.211111  2.176471  2.308511  2.076923  2.646342  2.500000  2.382979  2.310000  2.515790  2.714286  2.727273  2.478723  2.534884  2.561798 
dram[10]:  2.512820  2.177778  2.405063  2.252747  2.284091  2.417722  2.285714  2.560976  2.190909  2.438776  2.500000  2.418367  2.767123  2.574713  2.443182  2.615385 
average row locality = 38290/15916 = 2.405755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       150       142       148       149       155       149       152       157       162       161       175       158       161       147       157 
dram[1]:       155       165       141       149       149       161       138       155       168       172       165       167       138       158       155       151 
dram[2]:       162       156       140       159       152       166       157       158       161       182       163       176       148       164       159       152 
dram[3]:       175       139       167       148       168       142       159       141       176       169       181       169       151       149       144       158 
dram[4]:       148       129       147       151       142       158       157       147       147       153       156       161       164       153       162       169 
dram[5]:       150       154       148       159       162       151       143       153       177       164       168       165       161       171       150       170 
dram[6]:       176       172       158       157       142       137       171       164       173       174       180       176       154       166       151       164 
dram[7]:       143       149       141       157       161       158       153       156       167       172       163       179       156       174       157       148 
dram[8]:       150       159       167       147       167       156       156       158       175       170       173       157       167       160       156       141 
dram[9]:       147       152       147       135       162       162       161       152       153       162       166       159       169       167       163       163 
dram[10]:       147       146       141       152       147       139       158       160       170       166       158       163       148       160       157       150 
total reads: 27721
bank skew: 182/129 = 1.41
chip skew: 2615/2444 = 1.07
number of total write accesses:
dram[0]:        48        56        52        52        53        57        55        50        60        75        72        87        59        65        55        53 
dram[1]:        56        52        46        51        50        55        50        54        78        76        82        77        52        66        49        62 
dram[2]:        51        55        45        59        55        54        54        51        78        84        70        78        61        63        53        47 
dram[3]:        58        49        53        51        55        50        52        54        80        65        85        75        57        60        57        53 
dram[4]:        50        42        48        49        55        49        55        54        64        63        68        78        62        60        56        59 
dram[5]:        48        49        50        55        54        54        50        49        75        66        78        93        70        63        49        55 
dram[6]:        57        63        51        52        56        52        57        54        75        76        90        86        57        67        57        62 
dram[7]:        49        52        49        52        55        61        50        50        66        67        67        86        59        71        53        52 
dram[8]:        48        57        54        50        54        53        56        53        64        76        85        70       147        66        54        49 
dram[9]:        45        59        52        50        55        54        56        53        71        69        73        69        71        66        55        65 
dram[10]:        49        50        49        53        54        52        50        50        71        73        77        74        54        64        58        54 
total reads: 10569
bank skew: 147/42 = 3.50
chip skew: 1036/912 = 1.14
average mf latency per bank:
dram[0]:      38897     37788     34674     35077     46460     41394     37268     34990     17869     14919     20411     21488     25939     27132     34347     31820
dram[1]:      31029     30001     33953     35316     47587     53611     36867     42407     18683     21208     16763     18354     20613     18110     28679     29636
dram[2]:      30688     35544     34116     36883     48142     53321     36017     43184     20173     19622     16444     19630     19137     25053     31030     35274
dram[3]:      31311     39254     38771     35782     44373     53015     37193     35422     12631     17564     14298     18242     16375     19857     30785     32215
dram[4]:      33435     33014     34947     35281     52507     46049     37341     28933     14778     11528     21015     20553     28134     16574     31414     36225
dram[5]:      30755     36298     30258     28377     41420     48809     35773     34252     20204     17209     15101     17902     15491     24838     32343     28251
dram[6]:      35208     27188     32787     44459     45050     47388     37049     32126     22117     21242     14681     21557     23092     24817     36567     32731
dram[7]:      33291     24828     28043     27941     45799     45944     34676     39523     16335     16778     24288     19758     24223     22729     34154     32315
dram[8]:      32926     42737     38692     32547     43708     47693     39976     33981     22459     15083     18713     14661     26581     23321     37316     32772
dram[9]:      39500     30956     33530     39799     50987     50721     28534     42968     17921     22958     20825     17656     21644     20517     33073     28162
dram[10]:      29778     29727     38684     36595     55425     57404     41613     34098     18271     19807     15216     16797     16571     22899     38170     36655
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    228216    255059    229026    323052    328962    229251    254836
dram[1]:     322905    259009    233695    252220    259641    257755    322817    322848    259661    322645    248804    340500    228989    253672    229053    229064
dram[2]:     322752    251720    267727    248261    259693    323118    255361    259652    229193    322745    229092    229014    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    251859    259747    259620    228957    228981    228992    229051    228968    228956    229052    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    229142    229156    229007    254958    229132    254823    229043    229082    229098
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    229186    229013    229078    322940    228866    328859    254825    232861
dram[6]:     322838    229684    273139    322739    322535    273162    259616    259721    322705    322845    229004    292642    229070    254987    254801    228914
dram[7]:     249998    260286    219201    255537    322901    255905    259648    229195    259629    259765    254995    248157    254784    229026    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    227325    229066    254831    254783    229000
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    229246    306569    229114    322864    229224    228933    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    229171    229008    219568    229116    229101    228977
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856868 n_act=1440 n_pre=1424 n_req=3412 n_rd=9852 n_write=1222 bw_util=0.002814
n_activity=66430 dram_eff=0.3334
bk0: 560a 7865775i bk1: 600a 7865375i bk2: 568a 7865829i bk3: 592a 7865627i bk4: 596a 7865485i bk5: 620a 7865347i bk6: 596a 7865382i bk7: 608a 7865031i bk8: 628a 7865634i bk9: 648a 7864220i bk10: 644a 7864842i bk11: 700a 7863796i bk12: 632a 7865663i bk13: 644a 7865060i bk14: 588a 7865903i bk15: 628a 7865461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.00835442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856750 n_act=1425 n_pre=1409 n_req=3443 n_rd=9948 n_write=1274 bw_util=0.002852
n_activity=66890 dram_eff=0.3355
bk0: 620a 7864819i bk1: 660a 7864654i bk2: 564a 7865867i bk3: 596a 7864952i bk4: 596a 7865771i bk5: 644a 7864931i bk6: 552a 7866165i bk7: 620a 7865108i bk8: 672a 7864156i bk9: 688a 7864082i bk10: 660a 7864053i bk11: 668a 7864377i bk12: 552a 7866267i bk13: 632a 7865478i bk14: 620a 7865844i bk15: 604a 7865089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.00905892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856413 n_act=1464 n_pre=1448 n_req=3513 n_rd=10220 n_write=1261 bw_util=0.002917
n_activity=68019 dram_eff=0.3376
bk0: 648a 7864962i bk1: 624a 7865337i bk2: 560a 7865354i bk3: 636a 7864505i bk4: 608a 7865768i bk5: 664a 7864730i bk6: 628a 7865185i bk7: 632a 7865172i bk8: 644a 7864347i bk9: 728a 7863066i bk10: 652a 7865064i bk11: 704a 7864070i bk12: 592a 7865307i bk13: 656a 7865323i bk14: 636a 7865478i bk15: 608a 7865606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0106092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856511 n_act=1458 n_pre=1442 n_req=3490 n_rd=10144 n_write=1251 bw_util=0.002896
n_activity=68821 dram_eff=0.3311
bk0: 700a 7864473i bk1: 556a 7865423i bk2: 668a 7865178i bk3: 592a 7864684i bk4: 672a 7865527i bk5: 568a 7865673i bk6: 636a 7865891i bk7: 564a 7865636i bk8: 704a 7864403i bk9: 676a 7864430i bk10: 724a 7864835i bk11: 676a 7864304i bk12: 604a 7866165i bk13: 596a 7865457i bk14: 576a 7865554i bk15: 632a 7865306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.00819637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7857100 n_act=1406 n_pre=1390 n_req=3356 n_rd=9776 n_write=1134 bw_util=0.002772
n_activity=65159 dram_eff=0.3349
bk0: 592a 7865243i bk1: 516a 7866023i bk2: 588a 7865666i bk3: 604a 7865574i bk4: 568a 7865930i bk5: 632a 7865250i bk6: 628a 7865143i bk7: 588a 7865365i bk8: 588a 7865477i bk9: 612a 7865345i bk10: 624a 7865231i bk11: 644a 7865239i bk12: 656a 7865272i bk13: 612a 7865394i bk14: 648a 7865287i bk15: 676a 7864772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00788928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856473 n_act=1458 n_pre=1442 n_req=3504 n_rd=10184 n_write=1249 bw_util=0.002905
n_activity=68215 dram_eff=0.3352
bk0: 600a 7864960i bk1: 616a 7865096i bk2: 592a 7865391i bk3: 636a 7865236i bk4: 648a 7864909i bk5: 604a 7865692i bk6: 572a 7865346i bk7: 612a 7865008i bk8: 708a 7864131i bk9: 656a 7864551i bk10: 672a 7864759i bk11: 660a 7863764i bk12: 644a 7864636i bk13: 684a 7864306i bk14: 600a 7865205i bk15: 680a 7864943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.00983127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7855954 n_act=1512 n_pre=1496 n_req=3627 n_rd=10460 n_write=1384 bw_util=0.00301
n_activity=70991 dram_eff=0.3337
bk0: 704a 7864466i bk1: 688a 7863885i bk2: 632a 7864648i bk3: 628a 7864287i bk4: 568a 7865877i bk5: 548a 7865726i bk6: 684a 7864953i bk7: 656a 7865026i bk8: 692a 7864283i bk9: 696a 7864127i bk10: 720a 7864158i bk11: 704a 7863615i bk12: 616a 7865646i bk13: 664a 7865178i bk14: 604a 7865394i bk15: 656a 7864935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0104279
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856572 n_act=1448 n_pre=1432 n_req=3473 n_rd=10136 n_write=1218 bw_util=0.002885
n_activity=67743 dram_eff=0.3352
bk0: 572a 7865582i bk1: 596a 7865531i bk2: 564a 7865973i bk3: 628a 7865499i bk4: 644a 7865307i bk5: 632a 7865575i bk6: 612a 7865631i bk7: 624a 7865661i bk8: 668a 7864646i bk9: 688a 7864611i bk10: 652a 7865309i bk11: 716a 7863982i bk12: 624a 7865170i bk13: 696a 7863975i bk14: 628a 7865201i bk15: 592a 7865373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00949776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856307 n_act=1467 n_pre=1451 n_req=3595 n_rd=10236 n_write=1345 bw_util=0.002943
n_activity=68635 dram_eff=0.3375
bk0: 600a 7865231i bk1: 636a 7865130i bk2: 668a 7864771i bk3: 588a 7865483i bk4: 668a 7865187i bk5: 624a 7864893i bk6: 624a 7864920i bk7: 632a 7864533i bk8: 700a 7864386i bk9: 680a 7863648i bk10: 692a 7864328i bk11: 628a 7864874i bk12: 668a 7864098i bk13: 640a 7864498i bk14: 624a 7865147i bk15: 564a 7865593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.00982911
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856609 n_act=1435 n_pre=1419 n_req=3483 n_rd=10080 n_write=1263 bw_util=0.002882
n_activity=67127 dram_eff=0.338
bk0: 588a 7865585i bk1: 608a 7864982i bk2: 588a 7865247i bk3: 540a 7865331i bk4: 648a 7865668i bk5: 648a 7865072i bk6: 644a 7865697i bk7: 608a 7865510i bk8: 612a 7864238i bk9: 648a 7864032i bk10: 664a 7865131i bk11: 636a 7865066i bk12: 676a 7864940i bk13: 668a 7864239i bk14: 652a 7865417i bk15: 652a 7864744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00916831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7870806 n_nop=7856985 n_act=1404 n_pre=1388 n_req=3394 n_rd=9848 n_write=1181 bw_util=0.002803
n_activity=66826 dram_eff=0.3301
bk0: 588a 7865473i bk1: 584a 7864987i bk2: 564a 7865928i bk3: 608a 7865456i bk4: 588a 7865965i bk5: 556a 7866004i bk6: 632a 7865235i bk7: 640a 7865476i bk8: 680a 7864521i bk9: 664a 7864494i bk10: 632a 7865005i bk11: 652a 7864335i bk12: 592a 7865673i bk13: 640a 7864720i bk14: 628a 7865040i bk15: 600a 7865369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00825773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1203, Miss_rate = 0.068, Pending_hits = 637, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1260, Miss_rate = 0.070, Pending_hits = 622, Reservation_fails = 2
L2_cache_bank[2]: Access = 17835, Miss = 1209, Miss_rate = 0.068, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1278, Miss_rate = 0.071, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1242, Miss_rate = 0.070, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1313, Miss_rate = 0.072, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[6]: Access = 18466, Miss = 1321, Miss_rate = 0.072, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1215, Miss_rate = 0.068, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1223, Miss_rate = 0.069, Pending_hits = 633, Reservation_fails = 3
L2_cache_bank[9]: Access = 17963, Miss = 1221, Miss_rate = 0.068, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1259, Miss_rate = 0.069, Pending_hits = 607, Reservation_fails = 1
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 651, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1305, Miss_rate = 0.071, Pending_hits = 648, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1310, Miss_rate = 0.071, Pending_hits = 635, Reservation_fails = 2
L2_cache_bank[14]: Access = 18022, Miss = 1241, Miss_rate = 0.069, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1293, Miss_rate = 0.071, Pending_hits = 627, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 690, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1248, Miss_rate = 0.070, Pending_hits = 617, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 611, Reservation_fails = 3
L2_cache_bank[19]: Access = 17630, Miss = 1252, Miss_rate = 0.071, Pending_hits = 611, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1226, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1236, Miss_rate = 0.068, Pending_hits = 624, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27721
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13763
L2_total_cache_reservation_fails = 18
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.1341
	minimum = 6
	maximum = 690
Network latency average = 43.1061
	minimum = 6
	maximum = 437
Slowest packet = 743116
Flit latency average = 51.5574
	minimum = 6
	maximum = 436
Slowest flit = 1140907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0547445
	minimum = 0.0406392 (at node 13)
	maximum = 0.321291 (at node 44)
Accepted packet rate average = 0.0547445
	minimum = 0.0406392 (at node 13)
	maximum = 0.321291 (at node 44)
Injected flit rate average = 0.0821167
	minimum = 0.0620953 (at node 46)
	maximum = 0.334068 (at node 44)
Accepted flit rate average= 0.0821167
	minimum = 0.0489048 (at node 13)
	maximum = 0.629804 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8615 (12 samples)
	minimum = 6 (12 samples)
	maximum = 196.417 (12 samples)
Network latency average = 14.3679 (12 samples)
	minimum = 6 (12 samples)
	maximum = 132.75 (12 samples)
Flit latency average = 15.218 (12 samples)
	minimum = 6 (12 samples)
	maximum = 132 (12 samples)
Fragmentation average = 7.62065e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0222403 (12 samples)
	minimum = 0.0178529 (12 samples)
	maximum = 0.0701725 (12 samples)
Accepted packet rate average = 0.0222403 (12 samples)
	minimum = 0.0178529 (12 samples)
	maximum = 0.0701725 (12 samples)
Injected flit rate average = 0.0334151 (12 samples)
	minimum = 0.0226402 (12 samples)
	maximum = 0.0879823 (12 samples)
Accepted flit rate average = 0.0334151 (12 samples)
	minimum = 0.0237784 (12 samples)
	maximum = 0.128409 (12 samples)
Injected packet size average = 1.50246 (12 samples)
Accepted packet size average = 1.50246 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 26 sec (3626 sec)
gpgpu_simulation_rate = 15936 (inst/sec)
gpgpu_simulation_rate = 1911 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 979632
gpu_sim_insn = 8878634
gpu_ipc =       9.0632
gpu_tot_sim_cycle = 8139345
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.1904
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 256596
gpu_stall_icnt2sh    = 1183749
partiton_reqs_in_parallel = 21296180
partiton_reqs_in_parallel_total    = 93252640
partiton_level_parallism =      21.7390
partiton_level_parallism_total  =      14.0735
partiton_reqs_in_parallel_util = 21296180
partiton_reqs_in_parallel_util_total    = 93252640
gpu_sim_cycle_parition_util = 979467
gpu_tot_sim_cycle_parition_util    = 4238796
partiton_level_parallism_util =      21.7426
partiton_level_parallism_util_total  =      21.9515
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      83.5031 GB/Sec
L2_BW_total  =      14.8249 GB/Sec
gpu_total_sim_rate=13527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3357, 3822, 3590, 3650, 3408, 3442, 3282, 4269, 2984, 3180, 3741, 3913, 3570, 3454, 3672, 3294, 2779, 2475, 3127, 3148, 2842, 2875, 2754, 2852, 3024, 2898, 3224, 2764, 3107, 3006, 2758, 2722, 2601, 2907, 2609, 2584, 3166, 2899, 2902, 2937, 3075, 2641, 3097, 3284, 2420, 3011, 3109, 2669, 2696, 2250, 2493, 2527, 2790, 2569, 2547, 2887, 2268, 2806, 2597, 2400, 2564, 2455, 3024, 2753, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1758409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1727415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 26108
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2177093	W0_Idle:123387043	W0_Scoreboard:154908941	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1594 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2603 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 8139307 
mrq_lat_table:46051 	1196 	1639 	13565 	5936 	5425 	6589 	7841 	7992 	2235 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1115422 	105035 	9725 	4049 	1833 	982 	7883 	8585 	2098 	5655 	11551 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	631335 	103930 	223794 	91992 	126329 	49745 	3950 	2092 	1411 	1702 	994 	7834 	8573 	2098 	5665 	11541 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	464792 	178988 	206783 	22224 	563 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	392641 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2113 	148 	14 	19 	23 	26 	48 	39 	33 	38 	29 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        20        33        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        23        22        26        16        16        16        16 
dram[2]:        16        16        16        16        20        16        16        16        20        25        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        22        16        16        25        16        16        16        16 
dram[4]:        16        16        16        19        17        16        16        16        16        16        16        29        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        22        16        28        40        18        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        17        17        20        24        16        16        16        16 
dram[7]:        16        16        16        16        16        23        16        16        16        16        20        32        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        19        32        20        44        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        18        16        18        19        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        19        21        20        26        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.668269  2.780612  2.936782  2.961111  2.664894  2.656652  2.772021  2.896552  2.611111  2.587444  2.717822  2.589623  2.880597  2.789474  2.560345  2.539062 
dram[1]:  2.672566  2.759434  2.798913  2.643216  2.755208  2.725806  2.788889  2.879781  2.743961  2.547511  2.772021  2.720930  2.689655  2.699531  2.730769  2.612069 
dram[2]:  2.616438  2.764102  2.679348  2.818653  2.702020  2.489270  2.631313  2.778351  2.619718  2.572687  2.628866  2.618644  2.681818  2.995238  2.705607  2.678733 
dram[3]:  2.665217  2.834286  2.741463  2.895028  2.562232  2.434211  2.713568  2.682927  2.722772  2.510101  2.732057  2.920213  2.754630  2.495798  2.558442  2.711009 
dram[4]:  2.732057  2.665000  2.815217  2.862245  2.803030  2.728643  2.570000  2.490826  2.776650  2.570048  2.740000  2.776699  2.932642  2.514894  2.526749  2.646018 
dram[5]:  2.630137  2.793814  2.604878  2.911458  2.598131  2.610577  2.592040  2.716346  2.732057  2.598039  2.680000  2.759615  2.735160  2.746412  2.725961  2.678112 
dram[6]:  2.734513  2.639004  2.814070  3.067797  2.544601  2.497537  2.596413  2.744076  2.714976  2.593607  2.850242  2.862944  2.639810  2.822430  2.794258  2.626609 
dram[7]:  2.663213  2.717822  2.796875  2.789474  2.571429  2.823529  2.655814  2.790576  2.469298  2.673077  2.882353  2.772947  2.732719  2.959391  2.709251  2.802031 
dram[8]:  2.699507  2.928205  2.752525  2.982955  2.719577  2.562500  2.815789  2.901042  2.623810  2.679612  2.727700  2.818681  3.165094  2.674208  2.799065  2.733645 
dram[9]:  2.877660  2.719626  2.763441  2.814371  2.672811  2.539474  2.733990  2.817708  2.817204  2.619718  2.677885  2.785340  2.827907  2.665138  2.668103  2.728111 
dram[10]:  2.941176  2.772277  2.856354  2.973684  2.700508  2.640625  2.795580  2.835979  2.450450  2.748792  2.859375  2.649485  2.862434  2.672811  2.656109  2.720000 
average row locality = 98500/36262 = 2.716342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       411       403       393       409       386       451       407       399       388       423       398       394       431       457       429       459 
dram[1]:       440       439       399       405       402       391       383       403       412       402       386       415       398       416       428       437 
dram[2]:       431       405       385       422       408       435       405       415       398       419       387       439       420       457       425       439 
dram[3]:       448       387       430       399       443       412       407       410       408       375       416       405       436       429       428       434 
dram[4]:       429       403       398       424       408       416       388       399       393       392       403       411       417       422       450       440 
dram[5]:       429       413       409       417       424       404       400       418       420       389       387       401       429       428       419       458 
dram[6]:       464       467       424       410       399       387       436       442       410       414       425       418       417       440       428       447 
dram[7]:       387       413       416       402       425       450       418       410       410       416       394       417       439       424       451       411 
dram[8]:       415       433       422       412       401       400       399       423       411       399       415       379       434       429       440       425 
dram[9]:       417       429       390       367       425       431       422       414       375       404       408       391       438       424       450       424 
dram[10]:       419       423       395       431       405       388       401       417       390       418       398       372       396       421       423       440 
total reads: 73083
bank skew: 467/367 = 1.27
chip skew: 6828/6537 = 1.04
number of total write accesses:
dram[0]:       144       142       118       124       115       168       128       105       129       154       151       155       148       179       165       191 
dram[1]:       164       146       116       121       127       116       119       124       156       161       149       170       148       159       140       169 
dram[2]:       142       134       108       122       127       145       116       124       160       165       123       179       170       172       154       153 
dram[3]:       165       109       132       125       154       143       133       140       142       122       155       144       159       165       163       157 
dram[4]:       142       130       120       137       147       127       126       144       154       140       145       161       149       169       164       158 
dram[5]:       147       129       125       142       132       139       121       147       151       141       149       173       170       146       148       166 
dram[6]:       154       169       136       133       143       120       143       137       152       154       165       146       140       164       156       165 
dram[7]:       127       136       121       128       133       174       153       123       153       140       145       157       154       159       164       141 
dram[8]:       133       138       123       113       113       133       136       134       140       153       166       134       237       162       159       160 
dram[9]:       124       153       124       103       155       148       133       127       149       154       149       141       170       157       169       168 
dram[10]:       131       137       122       134       127       119       105       119       154       151       151       142       145       159       164       172 
total reads: 25417
bank skew: 237/103 = 2.30
chip skew: 2377/2232 = 1.06
average mf latency per bank:
dram[0]:      35163     33134     35842     34298     39865     32128     36370     39741     31695     31258     33940     33523     35863     31703     33804     31987
dram[1]:      32746     33679     32202     33312     38076     41614     39189     38776     30630     29167     33299     29258     31044     32104     34259     34948
dram[2]:      30614     33345     33767     36455     40387     37517     36405     39540     33818     30341     33736     30435     31624     31849     35454     34997
dram[3]:      30917     36815     35803     34000     34360     37666     35233     37451     27634     28782     28141     32440     28518     29580     32242     35427
dram[4]:      32485     31856     33747     31455     40059     38176     34672     30528     32138     30484     32579     33303     34401     29688     33121     33465
dram[5]:      29624     34038     30545     31444     36656     36992     37547     33368     31969     29307     29192     30959     28166     32604     36429     32637
dram[6]:      32718     29569     30794     37874     36121     37709     37813     36929     31657     29118     28922     33013     33469     34442     37370     34494
dram[7]:      32349     30751     32927     30453     38812     34165     35492     37959     29759     26251     31522     30165     31061     29840     33016     33502
dram[8]:      33694     35978     35172     35480     43207     38964     35024     39095     29560     30384     31346     31735     33990     32472     34610     32892
dram[9]:      38472     31386     32830     36875     39815     35786     32527     40369     31053     30971     34695     30104     32301     29166     32994     30483
dram[10]:      32652     32699     36917     36170     42933     41147     42128     37687     30218     31712     31833     29424     27843     31764     35540     35735
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    257974    255059    233837    323052    328962    234013    254836
dram[1]:     322905    259009    233741    252220    259641    257760    322817    322848    259661    322645    248804    340500    234207    253672    233929    233930
dram[2]:     322752    251720    267727    248261    259693    323118    258082    259652    258002    322745    234618    234166    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    258127    259747    259620    257992    258095    234249    234194    234599    233887    233887    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    258325    258004    258135    254958    234353    254823    234151    234099    234008
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    258015    258073    234053    322940    234078    328859    254825    233783
dram[6]:     322838    234374    273139    322739    322535    273162    259616    259721    322705    322845    233981    292642    233962    254987    254801    234181
dram[7]:     249998    260286    233652    255537    322901    257669    259648    258504    259629    259765    254995    248157    254784    233805    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    234203    234149    254831    254783    233939
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    233989    306569    234063    322864    234176    234801    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    234333    234345    234221    233802    233978    234039
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651658 n_act=3299 n_pre=3283 n_req=8954 n_rd=26552 n_write=5046 bw_util=0.006522
n_activity=142356 dram_eff=0.4439
bk0: 1644a 9661485i bk1: 1612a 9663320i bk2: 1572a 9665357i bk3: 1636a 9664098i bk4: 1544a 9664404i bk5: 1804a 9661332i bk6: 1628a 9664751i bk7: 1596a 9667404i bk8: 1552a 9665125i bk9: 1692a 9661168i bk10: 1592a 9663299i bk11: 1576a 9664560i bk12: 1724a 9662209i bk13: 1828a 9660055i bk14: 1716a 9660522i bk15: 1836a 9658233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9652149 n_act=3254 n_pre=3238 n_req=8841 n_rd=26224 n_write=4973 bw_util=0.006439
n_activity=141067 dram_eff=0.4423
bk0: 1760a 9660877i bk1: 1756a 9661102i bk2: 1596a 9665186i bk3: 1620a 9663693i bk4: 1608a 9665457i bk5: 1564a 9666235i bk6: 1532a 9667635i bk7: 1612a 9666452i bk8: 1648a 9663933i bk9: 1608a 9663710i bk10: 1544a 9663802i bk11: 1660a 9660531i bk12: 1592a 9662898i bk13: 1664a 9661811i bk14: 1712a 9663745i bk15: 1748a 9658911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651441 n_act=3349 n_pre=3333 n_req=8984 n_rd=26760 n_write=4955 bw_util=0.006546
n_activity=144395 dram_eff=0.4393
bk0: 1724a 9662772i bk1: 1620a 9663168i bk2: 1540a 9665110i bk3: 1688a 9664619i bk4: 1632a 9664722i bk5: 1740a 9662618i bk6: 1620a 9667661i bk7: 1660a 9665330i bk8: 1592a 9663303i bk9: 1676a 9662865i bk10: 1548a 9665864i bk11: 1756a 9661071i bk12: 1680a 9659561i bk13: 1828a 9659208i bk14: 1700a 9660583i bk15: 1756a 9661581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651448 n_act=3356 n_pre=3340 n_req=8975 n_rd=26668 n_write=5026 bw_util=0.006542
n_activity=145588 dram_eff=0.4354
bk0: 1792a 9662214i bk1: 1548a 9663699i bk2: 1720a 9663333i bk3: 1596a 9662227i bk4: 1772a 9662347i bk5: 1648a 9661958i bk6: 1628a 9664809i bk7: 1640a 9662852i bk8: 1632a 9662063i bk9: 1500a 9665217i bk10: 1664a 9663899i bk11: 1620a 9663336i bk12: 1744a 9662137i bk13: 1716a 9662178i bk14: 1712a 9661127i bk15: 1736a 9661081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651850 n_act=3311 n_pre=3295 n_req=8906 n_rd=26372 n_write=5010 bw_util=0.006477
n_activity=142296 dram_eff=0.4411
bk0: 1716a 9662724i bk1: 1612a 9662465i bk2: 1592a 9665319i bk3: 1696a 9663453i bk4: 1632a 9664951i bk5: 1664a 9663741i bk6: 1552a 9665208i bk7: 1596a 9663084i bk8: 1572a 9663291i bk9: 1568a 9663259i bk10: 1612a 9663953i bk11: 1644a 9664177i bk12: 1668a 9663665i bk13: 1688a 9660505i bk14: 1800a 9661480i bk15: 1760a 9660694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651571 n_act=3331 n_pre=3315 n_req=8971 n_rd=26580 n_write=5041 bw_util=0.006527
n_activity=143847 dram_eff=0.4396
bk0: 1716a 9661620i bk1: 1652a 9662802i bk2: 1636a 9666092i bk3: 1668a 9663512i bk4: 1696a 9664725i bk5: 1616a 9663923i bk6: 1600a 9665453i bk7: 1672a 9663326i bk8: 1680a 9663545i bk9: 1556a 9662505i bk10: 1548a 9663910i bk11: 1604a 9661715i bk12: 1716a 9660542i bk13: 1712a 9661381i bk14: 1676a 9661130i bk15: 1832a 9659686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118203
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9650580 n_act=3390 n_pre=3374 n_req=9205 n_rd=27312 n_write=5182 bw_util=0.006707
n_activity=147314 dram_eff=0.4412
bk0: 1856a 9660655i bk1: 1868a 9659207i bk2: 1696a 9662974i bk3: 1640a 9661628i bk4: 1596a 9665742i bk5: 1548a 9663501i bk6: 1744a 9661253i bk7: 1768a 9663643i bk8: 1640a 9663513i bk9: 1656a 9662142i bk10: 1700a 9662102i bk11: 1672a 9663517i bk12: 1668a 9664068i bk13: 1760a 9661122i bk14: 1712a 9660339i bk15: 1788a 9659746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651512 n_act=3289 n_pre=3273 n_req=8991 n_rd=26732 n_write=5032 bw_util=0.006556
n_activity=142928 dram_eff=0.4445
bk0: 1548a 9664182i bk1: 1652a 9663091i bk2: 1664a 9665630i bk3: 1608a 9664825i bk4: 1700a 9663018i bk5: 1800a 9662356i bk6: 1672a 9664478i bk7: 1640a 9665798i bk8: 1640a 9661666i bk9: 1664a 9663859i bk10: 1576a 9663565i bk11: 1668a 9662431i bk12: 1756a 9660719i bk13: 1696a 9662308i bk14: 1804a 9660571i bk15: 1644a 9661569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651886 n_act=3223 n_pre=3207 n_req=8971 n_rd=26548 n_write=4974 bw_util=0.006506
n_activity=141917 dram_eff=0.4442
bk0: 1660a 9661920i bk1: 1732a 9662816i bk2: 1688a 9663571i bk3: 1648a 9663581i bk4: 1604a 9667093i bk5: 1600a 9663080i bk6: 1596a 9665284i bk7: 1692a 9664981i bk8: 1644a 9661683i bk9: 1596a 9662643i bk10: 1660a 9663042i bk11: 1516a 9664497i bk12: 1736a 9661578i bk13: 1716a 9659355i bk14: 1760a 9660005i bk15: 1700a 9659499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119378
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9651838 n_act=3275 n_pre=3259 n_req=8933 n_rd=26436 n_write=5030 bw_util=0.006495
n_activity=142216 dram_eff=0.4425
bk0: 1668a 9665312i bk1: 1716a 9662314i bk2: 1560a 9665782i bk3: 1468a 9665461i bk4: 1700a 9664613i bk5: 1724a 9661889i bk6: 1688a 9663187i bk7: 1656a 9665318i bk8: 1500a 9663832i bk9: 1616a 9663083i bk10: 1632a 9665743i bk11: 1564a 9664841i bk12: 1752a 9662958i bk13: 1696a 9659857i bk14: 1800a 9662119i bk15: 1696a 9660862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118039
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9689838 n_nop=9652552 n_act=3186 n_pre=3170 n_req=8769 n_rd=26148 n_write=4782 bw_util=0.006384
n_activity=140789 dram_eff=0.4394
bk0: 1676a 9662876i bk1: 1692a 9661682i bk2: 1580a 9663990i bk3: 1724a 9663246i bk4: 1620a 9664079i bk5: 1552a 9663932i bk6: 1604a 9666904i bk7: 1668a 9665062i bk8: 1560a 9663136i bk9: 1672a 9663481i bk10: 1592a 9663258i bk11: 1488a 9664365i bk12: 1584a 9664859i bk13: 1684a 9660536i bk14: 1692a 9661202i bk15: 1760a 9660320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3243, Miss_rate = 0.057, Pending_hits = 844, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3395, Miss_rate = 0.059, Pending_hits = 854, Reservation_fails = 2
L2_cache_bank[2]: Access = 56961, Miss = 3248, Miss_rate = 0.057, Pending_hits = 829, Reservation_fails = 1
L2_cache_bank[3]: Access = 57114, Miss = 3308, Miss_rate = 0.058, Pending_hits = 826, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3259, Miss_rate = 0.057, Pending_hits = 815, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3431, Miss_rate = 0.059, Pending_hits = 834, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3416, Miss_rate = 0.059, Pending_hits = 852, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3251, Miss_rate = 0.057, Pending_hits = 828, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3286, Miss_rate = 0.057, Pending_hits = 843, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3307, Miss_rate = 0.057, Pending_hits = 831, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3317, Miss_rate = 0.058, Pending_hits = 804, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3328, Miss_rate = 0.058, Pending_hits = 862, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3403, Miss_rate = 0.059, Pending_hits = 852, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3425, Miss_rate = 0.059, Pending_hits = 858, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3340, Miss_rate = 0.058, Pending_hits = 824, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3343, Miss_rate = 0.058, Pending_hits = 845, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3337, Miss_rate = 0.048, Pending_hits = 887, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3300, Miss_rate = 0.058, Pending_hits = 827, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3325, Miss_rate = 0.058, Pending_hits = 819, Reservation_fails = 3
L2_cache_bank[19]: Access = 56598, Miss = 3284, Miss_rate = 0.058, Pending_hits = 817, Reservation_fails = 3
L2_cache_bank[20]: Access = 56661, Miss = 3227, Miss_rate = 0.057, Pending_hits = 809, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3310, Miss_rate = 0.058, Pending_hits = 827, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 73083
L2_total_cache_miss_rate = 0.0574
L2_total_cache_pending_hits = 18387
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.0541
	minimum = 6
	maximum = 1216
Network latency average = 22.6408
	minimum = 6
	maximum = 1195
Slowest packet = 1699276
Flit latency average = 20.1504
	minimum = 6
	maximum = 1195
Slowest flit = 2737680
Fragmentation average = 0.0282861
	minimum = 0
	maximum = 472
Injected packet rate average = 0.0176197
	minimum = 0.0150827 (at node 22)
	maximum = 0.0202449 (at node 41)
Accepted packet rate average = 0.0176197
	minimum = 0.0150827 (at node 22)
	maximum = 0.0202449 (at node 41)
Injected flit rate average = 0.0296975
	minimum = 0.0198345 (at node 22)
	maximum = 0.0420122 (at node 37)
Accepted flit rate average= 0.0296975
	minimum = 0.0260751 (at node 46)
	maximum = 0.0350009 (at node 10)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0302 (13 samples)
	minimum = 6 (13 samples)
	maximum = 274.846 (13 samples)
Network latency average = 15.0043 (13 samples)
	minimum = 6 (13 samples)
	maximum = 214.462 (13 samples)
Flit latency average = 15.5974 (13 samples)
	minimum = 6 (13 samples)
	maximum = 213.769 (13 samples)
Fragmentation average = 0.00217656 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.3846 (13 samples)
Injected packet rate average = 0.0218848 (13 samples)
	minimum = 0.0176398 (13 samples)
	maximum = 0.0663319 (13 samples)
Accepted packet rate average = 0.0218848 (13 samples)
	minimum = 0.0176398 (13 samples)
	maximum = 0.0663319 (13 samples)
Injected flit rate average = 0.0331291 (13 samples)
	minimum = 0.0224244 (13 samples)
	maximum = 0.0844461 (13 samples)
Accepted flit rate average = 0.0331291 (13 samples)
	minimum = 0.0239551 (13 samples)
	maximum = 0.121223 (13 samples)
Injected packet size average = 1.5138 (13 samples)
Accepted packet size average = 1.5138 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 8 sec (4928 sec)
gpgpu_simulation_rate = 13527 (inst/sec)
gpgpu_simulation_rate = 1651 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15176
gpu_sim_insn = 5472444
gpu_ipc =     360.5986
gpu_tot_sim_cycle = 8376671
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       8.6117
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 256726
gpu_stall_icnt2sh    = 1183932
partiton_reqs_in_parallel = 333742
partiton_reqs_in_parallel_total    = 114548820
partiton_level_parallism =      21.9914
partiton_level_parallism_total  =      13.7146
partiton_reqs_in_parallel_util = 333742
partiton_reqs_in_parallel_util_total    = 114548820
gpu_sim_cycle_parition_util = 15176
gpu_tot_sim_cycle_parition_util    = 5218263
partiton_level_parallism_util =      21.9914
partiton_level_parallism_util_total  =      21.9516
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.1661 GB/Sec
L2_BW_total  =      14.8671 GB/Sec
gpu_total_sim_rate=14476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3537, 4002, 3770, 3830, 3588, 3622, 3462, 4449, 3164, 3360, 3921, 4093, 3750, 3634, 3852, 3474, 2959, 2655, 3307, 3328, 3022, 3055, 2934, 3032, 3204, 3078, 3404, 2944, 3287, 3186, 2938, 2902, 2745, 3051, 2753, 2728, 3310, 3043, 3046, 3081, 3219, 2785, 3241, 3428, 2564, 3155, 3253, 2813, 2840, 2394, 2637, 2671, 2934, 2713, 2691, 3031, 2412, 2950, 2741, 2544, 2708, 2599, 3168, 2897, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2069128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2029185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35057
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2673753	W0_Idle:123478363	W0_Scoreboard:154972638	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1594 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2531 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 8376670 
mrq_lat_table:49433 	1270 	1914 	14315 	6256 	5661 	6926 	7904 	7993 	2235 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148061 	110610 	10867 	5087 	2294 	982 	7883 	8585 	2098 	5655 	11551 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	634805 	105254 	225243 	99185 	146471 	54102 	4790 	2916 	2342 	2027 	994 	7834 	8573 	2098 	5665 	11541 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	472198 	179736 	206800 	22224 	563 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2132 	159 	15 	19 	23 	26 	48 	39 	33 	38 	29 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        18        65        33        16        16        16        16 
dram[1]:        16        16        16        27        16        16        17        16        28        29        22        48        16        36        34        40 
dram[2]:        16        38        16        16        20        16        16        16        20        25        46        16        16        16        16        27 
dram[3]:        16        16        16        16        17        16        16        16        29        26        45        25        33        16        16        16 
dram[4]:        16        16        16        19        17        16        16        16        16        24        16        42        16        16        16        16 
dram[5]:        31        16        16        16        16        16        16        16        22        16        28        58        18        16        23        43 
dram[6]:        16        16        16        16        16        16        17        16        25        19        20        51        16        16        16        25 
dram[7]:        21        16        16        16        16        23        16        16        16        16        58        51        16        37        16        16 
dram[8]:        16        16        16        16        15        15        17        16        28        19        38        20        82        25        32        28 
dram[9]:        16        16        16        16        15        15        16        16        18        28        18        19        18        18        29        16 
dram[10]:        16        22        16        18        17        16        16        16        33        30        37        58        16        16        16        16 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  2.838095  2.954545  2.988827  3.048649  2.664894  2.656652  2.777202  2.896552  2.701493  2.640351  3.014706  2.877934  3.108911  2.986900  2.746781  2.712062 
dram[1]:  2.814978  2.929577  2.893048  2.747525  2.755208  2.725806  2.788889  2.869565  2.856459  2.659193  3.097938  2.986238  2.882353  2.875000  2.914692  2.778723 
dram[2]:  2.745455  2.943877  2.693122  2.917526  2.702020  2.476596  2.628141  2.778351  2.684932  2.665217  2.928934  2.860759  2.886878  3.208531  2.906977  2.848214 
dram[3]:  2.796537  2.994318  2.829268  3.032609  2.548936  2.434211  2.705000  2.674757  2.843137  2.620000  2.990566  3.216931  2.904977  2.673640  2.741379  2.908676 
dram[4]:  2.914692  2.817734  2.887097  3.015306  2.803030  2.728643  2.562189  2.490826  2.888889  2.665072  3.049751  3.038278  3.180412  2.684874  2.700820  2.841410 
dram[5]:  2.788288  2.989743  2.718446  3.025907  2.598131  2.602871  2.592040  2.716346  2.849057  2.751220  2.897561  3.004739  2.922727  2.952381  2.881517  2.834746 
dram[6]:  2.911894  2.809917  2.915842  3.224719  2.537383  2.497537  2.596413  2.744076  2.813397  2.672646  3.071429  3.085000  2.844340  3.013953  2.976191  2.783898 
dram[7]:  2.815385  2.872549  2.907217  2.869110  2.557078  2.815315  2.655814  2.786458  2.547414  2.784689  3.164021  2.995215  2.917431  3.135000  2.885965  2.994950 
dram[8]:  2.872549  3.102041  2.874372  3.072626  2.719577  2.555024  2.815789  2.901042  2.735849  2.792270  2.935484  3.098361  3.710280  2.839286  2.953917  2.903226 
dram[9]:  3.073298  2.879070  2.826316  2.964286  2.672811  2.532751  2.717073  2.817708  2.930481  2.730232  2.924171  3.041237  2.972727  2.802691  2.821277  2.917431 
dram[10]:  3.111702  2.917073  2.934066  3.041451  2.691919  2.623711  2.795580  2.835979  2.580357  2.870813  3.148718  2.923469  3.100000  2.862385  2.842342  2.898230 
average row locality = 103938/36557 = 2.843176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       417       400       418       386       451       407       399       398       433       414       410       447       473       445       475 
dram[1]:       453       452       407       413       402       391       383       403       422       412       402       431       414       432       444       453 
dram[2]:       443       418       390       428       408       435       405       415       408       429       403       455       436       473       441       455 
dram[3]:       460       398       436       409       443       412       407       410       418       385       432       421       452       445       444       450 
dram[4]:       444       416       404       434       408       416       388       399       403       402       419       427       433       438       466       456 
dram[5]:       444       427       417       425       424       404       400       418       430       399       403       417       445       444       435       474 
dram[6]:       479       482       432       419       399       387       436       442       420       424       441       434       433       456       444       463 
dram[7]:       401       426       425       408       425       450       418       410       420       426       410       433       455       440       467       427 
dram[8]:       428       445       432       420       401       400       399       423       421       409       431       395       451       445       456       441 
dram[9]:       432       442       397       375       425       431       422       414       386       415       424       407       454       440       466       440 
dram[10]:       431       436       400       437       405       388       401       417       401       429       414       388       412       437       439       456 
total reads: 74824
bank skew: 482/375 = 1.29
chip skew: 6991/6691 = 1.04
number of total write accesses:
dram[0]:       172       168       135       146       115       168       129       105       145       169       201       203       181       211       195       222 
dram[1]:       186       172       134       142       127       116       119       125       175       181       199       220       174       189       171       200 
dram[2]:       161       159       119       138       127       147       118       124       180       184       174       223       202       204       184       183 
dram[3]:       186       129       144       149       156       143       134       141       162       139       202       187       190       194       192       187 
dram[4]:       171       156       133       157       147       127       127       144       169       155       194       208       184       201       193       189 
dram[5]:       175       156       143       159       132       140       121       147       174       165       191       217       198       176       173       195 
dram[6]:       182       198       157       155       144       120       143       137       168       172       204       183       170       192       181       194 
dram[7]:       148       160       139       140       135       175       153       125       171       156       188       193       181       187       191       166 
dram[8]:       158       163       140       130       113       134       136       134       159       169       206       172       343       191       185       189 
dram[9]:       155       177       140       123       155       149       135       127       162       172       193       183       200       185       197       196 
dram[10]:       154       162       134       150       128       121       105       119       177       171       200       185       177       187       192       199 
total reads: 29114
bank skew: 343/105 = 3.27
chip skew: 2722/2561 = 1.06
average mf latency per bank:
dram[0]:      32811     30934     34299     32477     39933     32185     36372     39814     30337     30102     30468     30182     33154     29558     31449     29899
dram[1]:      31014     31635     30719     31639     38144     41682     39264     38773     29286     27835     29804     26434     28913     29813     31731     32517
dram[2]:      29099     31205     32778     35106     40453     37451     36335     39609     32247     29038     29984     27880     29339     29677     32919     32548
dram[3]:      29388     34707     34759     32001     34305     37728     35236     37449     26360     27470     25497     29444     26525     27587     30034     32941
dram[4]:      30212     29737     32628     29920     40119     38237     34676     30595     30891     29260     29283     30148     31655     27548     30930     31101
dram[5]:      27620     31702     29184     30151     36717     36988     37618     33432     30390     27719     26499     28174     26335     30282     34047     30506
dram[6]:      30650     27708     29331     35885     36121     37783     37876     36993     30430     27912     26618     30335     31018     32200     34992     32210
dram[7]:      30366     28881     31409     29513     38740     34169     35560     37888     28503     25221     28590     27810     29061     27844     30936     31271
dram[8]:      31592     33859     33578     33931     43283     38962     35109     39172     28257     29188     28758     28884     31201     30282     32429     30624
dram[9]:      35524     29570     31489     34876     39878     35786     32481     40444     29871     29600     31489     27308     30125     27205     30873     28441
dram[10]:      30762     30682     35813     34879     42921     41055     42206     37762     28607     30218     28633     26565     25669     29614     33132     33453
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    257974    255059    233837    323052    328962    234013    254836
dram[1]:     322905    259009    233741    252220    259641    257760    322817    322848    259661    322645    248804    340500    234207    253672    233929    233930
dram[2]:     322752    251720    267727    248261    259693    323118    258082    259652    258002    322745    234618    234166    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    258127    259747    259620    257992    258095    234249    234194    234599    233887    233887    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    258325    258004    258135    254958    234353    254823    234151    234099    234008
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    258015    258073    234053    322940    234078    328859    254825    233783
dram[6]:     322838    234374    273139    322739    322535    273162    259616    259721    322705    322845    233981    292642    233962    254987    254801    234181
dram[7]:     249998    260286    233652    255537    322901    257669    259648    258504    259629    259765    254995    248157    254784    233805    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    234203    234149    254831    254783    233939
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    233989    306569    234063    322864    234176    234801    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    234333    234345    234221    233802    233978    234039
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678739 n_act=3328 n_pre=3312 n_req=9462 n_rd=27188 n_write=5449 bw_util=0.006717
n_activity=148077 dram_eff=0.4408
bk0: 1696a 9689175i bk1: 1668a 9691006i bk2: 1600a 9693124i bk3: 1672a 9691857i bk4: 1544a 9692572i bk5: 1804a 9689505i bk6: 1628a 9692920i bk7: 1596a 9695583i bk8: 1592a 9692947i bk9: 1732a 9688959i bk10: 1656a 9690735i bk11: 1640a 9692026i bk12: 1788a 9689825i bk13: 1892a 9687721i bk14: 1780a 9688194i bk15: 1900a 9685933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9679239 n_act=3281 n_pre=3265 n_req=9344 n_rd=26856 n_write=5375 bw_util=0.006633
n_activity=146786 dram_eff=0.4392
bk0: 1812a 9688713i bk1: 1808a 9688874i bk2: 1628a 9693081i bk3: 1652a 9691519i bk4: 1608a 9693627i bk5: 1564a 9694409i bk6: 1532a 9695811i bk7: 1612a 9694596i bk8: 1688a 9691784i bk9: 1648a 9691537i bk10: 1608a 9691255i bk11: 1724a 9687912i bk12: 1656a 9690605i bk13: 1728a 9689430i bk14: 1776a 9691334i bk15: 1812a 9686504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678555 n_act=3379 n_pre=3363 n_req=9469 n_rd=27368 n_write=5351 bw_util=0.006734
n_activity=149982 dram_eff=0.4363
bk0: 1772a 9690625i bk1: 1672a 9690909i bk2: 1560a 9693003i bk3: 1712a 9692508i bk4: 1632a 9692901i bk5: 1740a 9690739i bk6: 1620a 9695800i bk7: 1660a 9693512i bk8: 1632a 9691043i bk9: 1716a 9690681i bk10: 1612a 9693244i bk11: 1820a 9688502i bk12: 1744a 9687244i bk13: 1892a 9686812i bk14: 1764a 9688253i bk15: 1820a 9689140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678578 n_act=3381 n_pre=3365 n_req=9457 n_rd=27288 n_write=5404 bw_util=0.006728
n_activity=151098 dram_eff=0.4327
bk0: 1840a 9690059i bk1: 1592a 9691532i bk2: 1744a 9691314i bk3: 1636a 9690030i bk4: 1772a 9690439i bk5: 1648a 9690135i bk6: 1628a 9692954i bk7: 1640a 9690995i bk8: 1672a 9689900i bk9: 1540a 9693023i bk10: 1728a 9691314i bk11: 1684a 9690752i bk12: 1808a 9689728i bk13: 1780a 9689849i bk14: 1776a 9688879i bk15: 1800a 9688805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678968 n_act=3332 n_pre=3316 n_req=9408 n_rd=27012 n_write=5388 bw_util=0.006668
n_activity=147857 dram_eff=0.4383
bk0: 1776a 9690414i bk1: 1664a 9690157i bk2: 1616a 9693228i bk3: 1736a 9691316i bk4: 1632a 9693125i bk5: 1664a 9691918i bk6: 1552a 9693356i bk7: 1596a 9691264i bk8: 1612a 9691175i bk9: 1608a 9691132i bk10: 1676a 9691450i bk11: 1708a 9691508i bk12: 1732a 9691188i bk13: 1752a 9688061i bk14: 1864a 9689209i bk15: 1824a 9688346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678661 n_act=3358 n_pre=3342 n_req=9468 n_rd=27224 n_write=5431 bw_util=0.006721
n_activity=149606 dram_eff=0.4365
bk0: 1776a 9689303i bk1: 1708a 9690551i bk2: 1668a 9694007i bk3: 1700a 9691439i bk4: 1696a 9692901i bk5: 1616a 9692066i bk6: 1600a 9693633i bk7: 1672a 9691509i bk8: 1720a 9691335i bk9: 1596a 9690293i bk10: 1612a 9691266i bk11: 1668a 9689124i bk12: 1780a 9688248i bk13: 1776a 9689047i bk14: 1740a 9688833i bk15: 1896a 9687345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9677667 n_act=3415 n_pre=3399 n_req=9691 n_rd=27964 n_write=5571 bw_util=0.006902
n_activity=153022 dram_eff=0.4383
bk0: 1916a 9688360i bk1: 1928a 9686922i bk2: 1728a 9690750i bk3: 1676a 9689394i bk4: 1596a 9693887i bk5: 1548a 9691678i bk6: 1744a 9689431i bk7: 1768a 9691823i bk8: 1680a 9691304i bk9: 1696a 9689804i bk10: 1764a 9689476i bk11: 1736a 9690906i bk12: 1732a 9691751i bk13: 1824a 9688795i bk14: 1776a 9688117i bk15: 1852a 9687413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678652 n_act=3315 n_pre=3299 n_req=9449 n_rd=27364 n_write=5386 bw_util=0.00674
n_activity=148562 dram_eff=0.4409
bk0: 1604a 9692002i bk1: 1704a 9690849i bk2: 1700a 9693541i bk3: 1632a 9692791i bk4: 1700a 9691129i bk5: 1800a 9690497i bk6: 1672a 9692656i bk7: 1640a 9693939i bk8: 1680a 9689458i bk9: 1704a 9691771i bk10: 1640a 9691083i bk11: 1732a 9689946i bk12: 1820a 9688451i bk13: 1760a 9689974i bk14: 1868a 9688348i bk15: 1708a 9689301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122147
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678933 n_act=3249 n_pre=3233 n_req=9519 n_rd=27188 n_write=5413 bw_util=0.006709
n_activity=147807 dram_eff=0.4411
bk0: 1712a 9689787i bk1: 1780a 9690588i bk2: 1728a 9691496i bk3: 1680a 9691462i bk4: 1604a 9695259i bk5: 1600a 9691219i bk6: 1596a 9693461i bk7: 1692a 9693162i bk8: 1684a 9689546i bk9: 1636a 9690570i bk10: 1724a 9690591i bk11: 1580a 9692014i bk12: 1804a 9689196i bk13: 1780a 9687055i bk14: 1824a 9687750i bk15: 1764a 9687148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120248
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9678908 n_act=3310 n_pre=3294 n_req=9419 n_rd=27080 n_write=5424 bw_util=0.006689
n_activity=148246 dram_eff=0.4385
bk0: 1728a 9692971i bk1: 1768a 9690067i bk2: 1588a 9693609i bk3: 1500a 9693349i bk4: 1700a 9692782i bk5: 1724a 9690030i bk6: 1688a 9691288i bk7: 1656a 9693494i bk8: 1544a 9691769i bk9: 1660a 9690975i bk10: 1696a 9693252i bk11: 1628a 9692261i bk12: 1816a 9690649i bk13: 1760a 9687468i bk14: 1864a 9689820i bk15: 1760a 9688577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118176
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9718016 n_nop=9679689 n_act=3210 n_pre=3194 n_req=9252 n_rd=26764 n_write=5159 bw_util=0.00657
n_activity=146258 dram_eff=0.4365
bk0: 1724a 9690633i bk1: 1744a 9689407i bk2: 1600a 9691951i bk3: 1748a 9691113i bk4: 1620a 9692223i bk5: 1552a 9692044i bk6: 1604a 9695082i bk7: 1668a 9693242i bk8: 1604a 9690881i bk9: 1716a 9691279i bk10: 1656a 9690700i bk11: 1552a 9691778i bk12: 1648a 9692504i bk13: 1748a 9688186i bk14: 1756a 9688922i bk15: 1824a 9687976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3321, Miss_rate = 0.057, Pending_hits = 932, Reservation_fails = 4
L2_cache_bank[1]: Access = 59051, Miss = 3476, Miss_rate = 0.059, Pending_hits = 938, Reservation_fails = 3
L2_cache_bank[2]: Access = 58449, Miss = 3327, Miss_rate = 0.057, Pending_hits = 909, Reservation_fails = 2
L2_cache_bank[3]: Access = 58602, Miss = 3387, Miss_rate = 0.058, Pending_hits = 914, Reservation_fails = 2
L2_cache_bank[4]: Access = 58273, Miss = 3334, Miss_rate = 0.057, Pending_hits = 894, Reservation_fails = 2
L2_cache_bank[5]: Access = 59175, Miss = 3508, Miss_rate = 0.059, Pending_hits = 915, Reservation_fails = 2
L2_cache_bank[6]: Access = 59423, Miss = 3492, Miss_rate = 0.059, Pending_hits = 930, Reservation_fails = 1
L2_cache_bank[7]: Access = 58618, Miss = 3330, Miss_rate = 0.057, Pending_hits = 905, Reservation_fails = 1
L2_cache_bank[8]: Access = 58906, Miss = 3365, Miss_rate = 0.057, Pending_hits = 931, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3388, Miss_rate = 0.057, Pending_hits = 913, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3398, Miss_rate = 0.058, Pending_hits = 878, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3408, Miss_rate = 0.058, Pending_hits = 945, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3484, Miss_rate = 0.059, Pending_hits = 920, Reservation_fails = 5
L2_cache_bank[13]: Access = 59542, Miss = 3507, Miss_rate = 0.059, Pending_hits = 928, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3421, Miss_rate = 0.058, Pending_hits = 890, Reservation_fails = 3
L2_cache_bank[15]: Access = 58698, Miss = 3420, Miss_rate = 0.058, Pending_hits = 903, Reservation_fails = 2
L2_cache_bank[16]: Access = 79893, Miss = 3419, Miss_rate = 0.043, Pending_hits = 1028, Reservation_fails = 1
L2_cache_bank[17]: Access = 58355, Miss = 3378, Miss_rate = 0.058, Pending_hits = 897, Reservation_fails = 3
L2_cache_bank[18]: Access = 58348, Miss = 3406, Miss_rate = 0.058, Pending_hits = 890, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3364, Miss_rate = 0.058, Pending_hits = 887, Reservation_fails = 4
L2_cache_bank[20]: Access = 58145, Miss = 3303, Miss_rate = 0.057, Pending_hits = 894, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3388, Miss_rate = 0.058, Pending_hits = 901, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 74824
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 20142
L2_total_cache_reservation_fails = 60
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 805721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 413177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.9781
	minimum = 6
	maximum = 819
Network latency average = 43.5445
	minimum = 6
	maximum = 568
Slowest packet = 2548570
Flit latency average = 52.1596
	minimum = 6
	maximum = 567
Slowest flit = 4169488
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538451
	minimum = 0.0421746 (at node 19)
	maximum = 0.318056 (at node 44)
Accepted packet rate average = 0.0538451
	minimum = 0.0421746 (at node 19)
	maximum = 0.318056 (at node 44)
Injected flit rate average = 0.0807677
	minimum = 0.0607578 (at node 45)
	maximum = 0.33028 (at node 44)
Accepted flit rate average= 0.0807677
	minimum = 0.0506096 (at node 19)
	maximum = 0.623888 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2407 (14 samples)
	minimum = 6 (14 samples)
	maximum = 313.714 (14 samples)
Network latency average = 17.0429 (14 samples)
	minimum = 6 (14 samples)
	maximum = 239.714 (14 samples)
Flit latency average = 18.209 (14 samples)
	minimum = 6 (14 samples)
	maximum = 239 (14 samples)
Fragmentation average = 0.00202109 (14 samples)
	minimum = 0 (14 samples)
	maximum = 33.7857 (14 samples)
Injected packet rate average = 0.0241677 (14 samples)
	minimum = 0.0193923 (14 samples)
	maximum = 0.0843122 (14 samples)
Accepted packet rate average = 0.0241677 (14 samples)
	minimum = 0.0193923 (14 samples)
	maximum = 0.0843122 (14 samples)
Injected flit rate average = 0.0365319 (14 samples)
	minimum = 0.0251625 (14 samples)
	maximum = 0.102006 (14 samples)
Accepted flit rate average = 0.0365319 (14 samples)
	minimum = 0.025859 (14 samples)
	maximum = 0.157128 (14 samples)
Injected packet size average = 1.5116 (14 samples)
Accepted packet size average = 1.5116 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 3 sec (4983 sec)
gpgpu_simulation_rate = 14476 (inst/sec)
gpgpu_simulation_rate = 1681 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1299441
gpu_sim_insn = 17757560
gpu_ipc =      13.6655
gpu_tot_sim_cycle = 9903334
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.0772
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1670187
gpu_stall_icnt2sh    = 6891480
partiton_reqs_in_parallel = 27174241
partiton_reqs_in_parallel_total    = 114882562
partiton_level_parallism =      20.9123
partiton_level_parallism_total  =      14.3443
partiton_reqs_in_parallel_util = 27174241
partiton_reqs_in_parallel_util_total    = 114882562
gpu_sim_cycle_parition_util = 1297104
gpu_tot_sim_cycle_parition_util    = 5233439
partiton_level_parallism_util =      20.9499
partiton_level_parallism_util_total  =      21.7527
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     143.7281 GB/Sec
L2_BW_total  =      31.4342 GB/Sec
gpu_total_sim_rate=12097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5277, 5665, 5468, 5399, 5374, 5386, 5180, 6137, 4922, 5099, 5711, 5832, 5412, 5383, 5509, 5273, 4394, 4080, 4688, 4661, 4439, 4600, 4394, 4576, 4662, 4378, 4813, 4215, 4747, 4523, 4320, 4420, 3809, 4211, 3799, 3878, 4375, 4121, 4168, 4241, 4320, 3830, 4334, 4654, 3636, 4187, 4387, 3909, 3974, 3519, 3769, 3840, 4169, 3802, 3756, 4161, 3540, 4110, 4004, 3642, 3863, 3765, 4364, 4034, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 7225511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7148600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 72025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8388501	W0_Idle:136832183	W0_Scoreboard:206442268	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2547 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 9903296 
mrq_lat_table:94857 	2703 	3984 	25219 	13692 	12626 	17630 	23199 	22964 	7901 	285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2663017 	494961 	28152 	11761 	4858 	2132 	10479 	13179 	8212 	17536 	29826 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	993195 	287379 	957724 	385651 	290659 	253082 	22270 	4857 	4363 	3821 	2172 	10488 	13172 	8089 	17545 	29813 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	701715 	512867 	841898 	168311 	21094 	662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	605417 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3034 	224 	42 	38 	47 	39 	58 	59 	48 	51 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        31        16        24        16        16        16        21        16        18        65        64        49        48        46        47 
dram[1]:        35        39        24        27        19        16        17        16        28        29        66        48        42        36        34        40 
dram[2]:        31        38        16        22        20        16        16        16        20        26        46        60        48        48        46        27 
dram[3]:        33        31        19        21        17        16        16        16        29        26        45        59        33        45        45        46 
dram[4]:        43        25        18        31        17        17        16        16        25        24        65        42        51        44        45        47 
dram[5]:        31        41        26        25        17        16        16        16        30        34        28        58        44        46        23        43 
dram[6]:        43        44        17        31        16        20        18        16        25        19        45        51        46        44        41        25 
dram[7]:        21        36        24        18        16        23        16        16        17        26        58        51        43        37        43        41 
dram[8]:        38        37        27        23        16        16        17        16        28        26        38        54        82        25        32        28 
dram[9]:        43        37        16        28        16        16        16        16        24        28        49        47        18        22        29        44 
dram[10]:        35        22        17        18        17        16        16        20        33        30        37        58        48        44        44        43 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.104369  3.055690  3.238227  3.381616  3.107969  3.058140  2.924020  3.114362  2.819444  2.815315  3.064838  2.965596  3.120181  3.062366  2.967033  3.032120 
dram[1]:  3.043578  3.166667  3.224932  3.183024  3.124031  3.067164  2.944162  3.019139  3.043165  2.897380  3.124352  2.988479  3.074879  3.113895  3.033708  2.941667 
dram[2]:  3.049065  3.035800  3.117962  3.190601  3.158311  2.981221  2.906404  3.084367  2.847191  2.837363  2.947368  2.891353  3.045558  3.129512  3.028953  2.902041 
dram[3]:  2.946429  3.158854  3.024039  3.150376  2.953704  2.949074  3.002506  2.962963  2.951613  2.834906  3.060748  3.196517  3.110610  2.920259  2.876827  2.980044 
dram[4]:  3.211055  3.200514  3.111392  3.205514  3.051345  3.009547  2.967500  2.933492  2.938215  2.803132  3.033019  2.965909  3.182670  2.960439  2.975771  3.019565 
dram[5]:  2.979118  3.168735  3.083969  3.191816  2.877315  3.065163  2.909091  2.995238  3.004926  2.963504  3.021898  3.034965  3.121780  3.079070  2.956067  3.023454 
dram[6]:  3.011186  3.047511  3.079710  3.231771  2.997579  3.010152  3.004728  2.904109  2.929742  2.877273  2.924945  2.988479  3.073395  3.096413  3.022272  2.957983 
dram[7]:  3.042289  3.161691  3.038647  3.090674  2.976247  3.089157  2.918793  2.972152  2.731405  2.922353  3.095823  3.099274  3.000000  3.205674  3.045356  3.011494 
dram[8]:  3.026066  3.004587  3.085000  3.398305  3.113990  3.038168  2.967822  3.132124  2.791574  2.934307  3.065574  2.976019  3.580796  3.069284  3.221698  3.022727 
dram[9]:  3.141119  3.074519  3.089974  3.354167  3.107843  2.990521  3.032258  3.062344  2.920097  2.900463  2.909931  3.103535  3.114607  3.035398  2.987041  2.898734 
dram[10]:  3.280105  3.072464  3.181818  3.215190  3.040100  3.138667  2.849057  3.111688  2.736018  2.923611  3.063679  2.976077  3.295739  3.012987  3.004435  2.991525 
average row locality = 225060/74195 = 3.033358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       954       945       896       926       910       967       897       886       877       901       864       892       988      1007       976      1014 
dram[1]:       978       967       907       916       913       923       875       919       907       917       855       904       927       968       991      1010 
dram[2]:       975       950       898       931       915       948       891       925       889       910       879       913       945      1028       985      1020 
dram[3]:       986       931       956       939       950       936       890       892       907       870       917       906       984       968       986       977 
dram[4]:       964       941       930       961       925       936       885       904       892       887       899       903       961       955       984      1006 
dram[5]:       962       955       919       933       927       911       892       925       889       862       872       901       953       966      1009      1025 
dram[6]:      1004      1003       950       930       908       901       938       945       895       900       926       917       961       987       983      1016 
dram[7]:       923       953       952       911       937       945       913       887       922       892       892       901       984       963      1016       963 
dram[8]:       956       979       941       927       913       899       889       912       906       874       913       872       984       963      1002       975 
dram[9]:       966       953       904       870       937       939       912       906       859       892       894       866       991       984       997       985 
dram[10]:       945       958       932       955       912       905       907       905       869       905       902       870       939       977       977      1004 
total reads: 164348
bank skew: 1028/855 = 1.20
chip skew: 15164/14855 = 1.02
number of total write accesses:
dram[0]:       325       317       273       288       299       348       296       285       341       349       365       401       388       417       374       402 
dram[1]:       349       306       283       284       296       310       285       343       362       410       351       393       346       399       359       402 
dram[2]:       330       322       265       291       282       322       289       318       378       381       353       391       392       446       375       402 
dram[3]:       334       282       302       318       326       338       308       308       374       332       393       379       394       387       392       367 
dram[4]:       314       304       299       318       323       325       302       331       392       366       387       402       398       392       367       383 
dram[5]:       322       322       293       315       316       312       292       333       331       356       370       401       380       358       404       393 
dram[6]:       342       344       325       311       330       285       333       327       356       366       399       380       379       394       374       392 
dram[7]:       300       318       306       282       316       337       345       287       400       350       368       379       399       393       394       347 
dram[8]:       321       331       293       276       289       295       310       297       353       332       396       369       545       366       364       355 
dram[9]:       325       326       298       257       331       323       310       322       347       361       366       363       395       388       386       389 
dram[10]:       308       314       293       315       301       272       301       293       354       358       397       374       376       415       378       408 
total reads: 60712
bank skew: 545/257 = 2.12
chip skew: 5637/5457 = 1.03
average mf latency per bank:
dram[0]:      32981     31483     50533     48722     46565     43457     39981     42115     37990     37440     35502     34309     32194     31322     30858     30817
dram[1]:      30602     32401     45801     49437     49227     48533     41856     37814     36991     34795     36951     33227     32134     31017     30676     30541
dram[2]:      30203     31117     46992     47534     49394     46952     39672     40340     37499     35949     34924     33739     32053     30418     31370     29664
dram[3]:      30833     33102     49321     48211     43150     45728     39412     40631     34738     36636     33203     34820     30289     30669     30284     31524
dram[4]:      31248     31431     47147     47140     49476     45479     39303     36519     36138     35621     34309     34595     32232     31458     31544     30090
dram[5]:      30183     31212     47078     46373     45814     46316     40710     38360     38940     35423     34232     33871     30255     32256     30496     30002
dram[6]:      30371     30284     45720     49201     48412     47199     39932     39692     37697     35284     33104     34166     31105     31696     32084     30567
dram[7]:      31111     30449     46191     48737     46742     45991     38143     40988     34913     34979     34789     33789     29897     31170     29959     31901
dram[8]:      31739     32220     47099     50445     48969     50933     39387     41700     36190     38120     33892     33561     32290     32394     31696     30987
dram[9]:      33451     30490     48352     53969     46941     44299     38683     41384     37890     36649     36281     33423     30833     30130     30317     28745
dram[10]:      31441     31806     47613     48003     47952     48972     42342     40456     36807     38468     33679     33838     29896     29561     30989     30463
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    257974    255059    233837    323052    328962    234013    254836
dram[1]:     322905    259009    233741    252220    259641    257760    322817    322848    259661    322645    248804    340500    234207    253672    233929    233930
dram[2]:     322752    251720    267727    248261    259693    323118    258082    259652    258002    322745    234618    234166    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    258127    259747    259620    257992    258095    234249    234194    234599    233887    233887    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    258325    258004    258135    254958    234353    254823    234151    234099    234008
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    258015    258073    234053    322940    234078    328859    254825    233783
dram[6]:     322838    234374    273139    322739    322535    273162    259616    259721    322705    322845    233981    292642    233962    254987    254801    234181
dram[7]:     249998    260286    233652    255537    322901    257669    259648    258504    259629    259765    254995    248157    254784    233805    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    234203    234149    254831    254783    233939
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    257087    306569    234063    322864    234176    234801    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    234333    234345    234221    233802    233978    234039
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044972 n_act=6690 n_pre=6674 n_req=20368 n_rd=59600 n_write=12950 bw_util=0.01196
n_activity=288567 dram_eff=0.5028
bk0: 3816a 12062683i bk1: 3780a 12064983i bk2: 3584a 12068474i bk3: 3704a 12066855i bk4: 3640a 12064246i bk5: 3868a 12060037i bk6: 3588a 12064473i bk7: 3544a 12066916i bk8: 3508a 12064843i bk9: 3604a 12064068i bk10: 3456a 12066637i bk11: 3568a 12063001i bk12: 3952a 12059133i bk13: 4028a 12057011i bk14: 3904a 12062821i bk15: 4056a 12058920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12045037 n_act=6658 n_pre=6642 n_req=20355 n_rd=59508 n_write=13041 bw_util=0.01196
n_activity=288134 dram_eff=0.5036
bk0: 3912a 12058814i bk1: 3868a 12061045i bk2: 3628a 12068738i bk3: 3664a 12065352i bk4: 3652a 12064472i bk5: 3692a 12063710i bk6: 3500a 12066807i bk7: 3676a 12062135i bk8: 3628a 12067176i bk9: 3668a 12061248i bk10: 3420a 12063445i bk11: 3616a 12061175i bk12: 3708a 12062202i bk13: 3872a 12057870i bk14: 3964a 12064609i bk15: 4040a 12054802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044034 n_act=6835 n_pre=6819 n_req=20539 n_rd=60008 n_write=13190 bw_util=0.01207
n_activity=294760 dram_eff=0.4967
bk0: 3900a 12064511i bk1: 3800a 12061560i bk2: 3592a 12068221i bk3: 3724a 12068212i bk4: 3660a 12063529i bk5: 3792a 12062463i bk6: 3564a 12064899i bk7: 3700a 12062662i bk8: 3556a 12065004i bk9: 3640a 12062297i bk10: 3516a 12065349i bk11: 3652a 12061160i bk12: 3780a 12058361i bk13: 4112a 12052600i bk14: 3940a 12062204i bk15: 4080a 12057119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044037 n_act=6840 n_pre=6824 n_req=20529 n_rd=59980 n_write=13205 bw_util=0.01207
n_activity=295278 dram_eff=0.4957
bk0: 3944a 12061934i bk1: 3724a 12062591i bk2: 3824a 12064827i bk3: 3756a 12063296i bk4: 3800a 12060891i bk5: 3744a 12057423i bk6: 3560a 12061718i bk7: 3568a 12059822i bk8: 3628a 12061942i bk9: 3480a 12064560i bk10: 3668a 12065738i bk11: 3624a 12058889i bk12: 3936a 12058530i bk13: 3872a 12061652i bk14: 3944a 12057366i bk15: 3908a 12059265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044305 n_act=6774 n_pre=6758 n_req=20536 n_rd=59732 n_write=13317 bw_util=0.01204
n_activity=293172 dram_eff=0.4983
bk0: 3856a 12063827i bk1: 3764a 12065975i bk2: 3720a 12066952i bk3: 3844a 12063101i bk4: 3700a 12063049i bk5: 3744a 12059939i bk6: 3540a 12064146i bk7: 3616a 12059530i bk8: 3568a 12056770i bk9: 3548a 12060737i bk10: 3596a 12062943i bk11: 3612a 12061028i bk12: 3844a 12061532i bk13: 3820a 12059719i bk14: 3936a 12061197i bk15: 4024a 12057783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044739 n_act=6737 n_pre=6721 n_req=20399 n_rd=59604 n_write=13085 bw_util=0.01198
n_activity=291647 dram_eff=0.4985
bk0: 3848a 12062461i bk1: 3820a 12061340i bk2: 3676a 12066138i bk3: 3732a 12062799i bk4: 3708a 12066594i bk5: 3644a 12063502i bk6: 3568a 12065612i bk7: 3700a 12062536i bk8: 3556a 12063840i bk9: 3448a 12062119i bk10: 3488a 12063900i bk11: 3604a 12059864i bk12: 3812a 12060392i bk13: 3864a 12061783i bk14: 4036a 12055875i bk15: 4100a 12056593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12042959 n_act=6916 n_pre=6900 n_req=20801 n_rd=60656 n_write=13455 bw_util=0.01222
n_activity=298181 dram_eff=0.4971
bk0: 4016a 12061656i bk1: 4012a 12060494i bk2: 3800a 12063922i bk3: 3720a 12064418i bk4: 3632a 12062909i bk5: 3604a 12063227i bk6: 3752a 12062104i bk7: 3780a 12060998i bk8: 3580a 12065451i bk9: 3600a 12061928i bk10: 3704a 12061697i bk11: 3668a 12062444i bk12: 3844a 12064860i bk13: 3948a 12060330i bk14: 3932a 12061096i bk15: 4064a 12059867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12044331 n_act=6777 n_pre=6761 n_req=20475 n_rd=59816 n_write=13201 bw_util=0.01204
n_activity=292032 dram_eff=0.5001
bk0: 3692a 12067432i bk1: 3812a 12063549i bk2: 3808a 12064707i bk3: 3644a 12067147i bk4: 3748a 12064020i bk5: 3780a 12060364i bk6: 3652a 12063136i bk7: 3548a 12066955i bk8: 3688a 12061005i bk9: 3568a 12064653i bk10: 3568a 12062783i bk11: 3604a 12062722i bk12: 3936a 12057010i bk13: 3852a 12062949i bk14: 4064a 12062151i bk15: 3852a 12059799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286929
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12045158 n_act=6611 n_pre=6595 n_req=20397 n_rd=59620 n_write=12902 bw_util=0.01196
n_activity=287709 dram_eff=0.5041
bk0: 3824a 12061005i bk1: 3916a 12061026i bk2: 3764a 12064991i bk3: 3708a 12064330i bk4: 3652a 12067094i bk5: 3596a 12062835i bk6: 3556a 12061970i bk7: 3648a 12065957i bk8: 3624a 12062018i bk9: 3496a 12067475i bk10: 3652a 12061612i bk11: 3488a 12061220i bk12: 3936a 12060251i bk13: 3852a 12060032i bk14: 4008a 12060227i bk15: 3900a 12057477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287257
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12045026 n_act=6694 n_pre=6678 n_req=20342 n_rd=59420 n_write=13068 bw_util=0.01195
n_activity=289923 dram_eff=0.5001
bk0: 3864a 12067589i bk1: 3812a 12063702i bk2: 3616a 12067951i bk3: 3480a 12069790i bk4: 3748a 12063845i bk5: 3756a 12063814i bk6: 3648a 12063944i bk7: 3624a 12063826i bk8: 3436a 12065057i bk9: 3568a 12064866i bk10: 3576a 12066387i bk11: 3464a 12064793i bk12: 3964a 12061892i bk13: 3936a 12057315i bk14: 3988a 12066472i bk15: 3940a 12060670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12130886 n_nop=12045175 n_act=6664 n_pre=6648 n_req=20319 n_rd=59448 n_write=12951 bw_util=0.01194
n_activity=289498 dram_eff=0.5002
bk0: 3780a 12064950i bk1: 3832a 12062863i bk2: 3728a 12064318i bk3: 3820a 12064991i bk4: 3648a 12064037i bk5: 3620a 12064866i bk6: 3628a 12065155i bk7: 3620a 12065174i bk8: 3476a 12064540i bk9: 3620a 12062288i bk10: 3608a 12064243i bk11: 3480a 12064153i bk12: 3756a 12063655i bk13: 3908a 12054406i bk14: 3908a 12061081i bk15: 4016a 12057103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7362, Miss_rate = 0.050, Pending_hits = 1578, Reservation_fails = 11
L2_cache_bank[1]: Access = 148856, Miss = 7538, Miss_rate = 0.051, Pending_hits = 1613, Reservation_fails = 17
L2_cache_bank[2]: Access = 147823, Miss = 7353, Miss_rate = 0.050, Pending_hits = 1539, Reservation_fails = 11
L2_cache_bank[3]: Access = 148284, Miss = 7524, Miss_rate = 0.051, Pending_hits = 1614, Reservation_fails = 14
L2_cache_bank[4]: Access = 147672, Miss = 7377, Miss_rate = 0.050, Pending_hits = 1528, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7625, Miss_rate = 0.051, Pending_hits = 1564, Reservation_fails = 15
L2_cache_bank[6]: Access = 149351, Miss = 7576, Miss_rate = 0.051, Pending_hits = 1574, Reservation_fails = 11
L2_cache_bank[7]: Access = 148038, Miss = 7419, Miss_rate = 0.050, Pending_hits = 1551, Reservation_fails = 13
L2_cache_bank[8]: Access = 148602, Miss = 7440, Miss_rate = 0.050, Pending_hits = 1638, Reservation_fails = 13
L2_cache_bank[9]: Access = 148850, Miss = 7493, Miss_rate = 0.050, Pending_hits = 1539, Reservation_fails = 12
L2_cache_bank[10]: Access = 148576, Miss = 7423, Miss_rate = 0.050, Pending_hits = 1518, Reservation_fails = 18
L2_cache_bank[11]: Access = 148852, Miss = 7478, Miss_rate = 0.050, Pending_hits = 1591, Reservation_fails = 11
L2_cache_bank[12]: Access = 148563, Miss = 7565, Miss_rate = 0.051, Pending_hits = 1504, Reservation_fails = 18
L2_cache_bank[13]: Access = 149723, Miss = 7599, Miss_rate = 0.051, Pending_hits = 1573, Reservation_fails = 20
L2_cache_bank[14]: Access = 148753, Miss = 7539, Miss_rate = 0.051, Pending_hits = 1509, Reservation_fails = 8
L2_cache_bank[15]: Access = 148540, Miss = 7415, Miss_rate = 0.050, Pending_hits = 1528, Reservation_fails = 17
L2_cache_bank[16]: Access = 169949, Miss = 7504, Miss_rate = 0.044, Pending_hits = 1667, Reservation_fails = 15
L2_cache_bank[17]: Access = 148545, Miss = 7401, Miss_rate = 0.050, Pending_hits = 1507, Reservation_fails = 8
L2_cache_bank[18]: Access = 147151, Miss = 7460, Miss_rate = 0.051, Pending_hits = 1494, Reservation_fails = 17
L2_cache_bank[19]: Access = 147135, Miss = 7395, Miss_rate = 0.050, Pending_hits = 1496, Reservation_fails = 18
L2_cache_bank[20]: Access = 147085, Miss = 7383, Miss_rate = 0.050, Pending_hits = 1502, Reservation_fails = 17
L2_cache_bank[21]: Access = 148069, Miss = 7479, Miss_rate = 0.051, Pending_hits = 1564, Reservation_fails = 18
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 164348
L2_total_cache_miss_rate = 0.0500
L2_total_cache_pending_hits = 34191
L2_total_cache_reservation_fails = 308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2080968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1004797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.4336
	minimum = 6
	maximum = 1888
Network latency average = 32.878
	minimum = 6
	maximum = 1431
Slowest packet = 2979491
Flit latency average = 28.1079
	minimum = 6
	maximum = 1431
Slowest flit = 4920744
Fragmentation average = 0.0563161
	minimum = 0
	maximum = 507
Injected packet rate average = 0.0303275
	minimum = 0.0249673 (at node 15)
	maximum = 0.0347034 (at node 45)
Accepted packet rate average = 0.0303275
	minimum = 0.0249673 (at node 15)
	maximum = 0.0347034 (at node 45)
Injected flit rate average = 0.0541075
	minimum = 0.032636 (at node 15)
	maximum = 0.0787639 (at node 45)
Accepted flit rate average= 0.0541075
	minimum = 0.0445831 (at node 46)
	maximum = 0.0646736 (at node 27)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2536 (15 samples)
	minimum = 6 (15 samples)
	maximum = 418.667 (15 samples)
Network latency average = 18.0985 (15 samples)
	minimum = 6 (15 samples)
	maximum = 319.133 (15 samples)
Flit latency average = 18.8689 (15 samples)
	minimum = 6 (15 samples)
	maximum = 318.467 (15 samples)
Fragmentation average = 0.00564076 (15 samples)
	minimum = 0 (15 samples)
	maximum = 65.3333 (15 samples)
Injected packet rate average = 0.0245784 (15 samples)
	minimum = 0.019764 (15 samples)
	maximum = 0.0810049 (15 samples)
Accepted packet rate average = 0.0245784 (15 samples)
	minimum = 0.019764 (15 samples)
	maximum = 0.0810049 (15 samples)
Injected flit rate average = 0.0377036 (15 samples)
	minimum = 0.0256608 (15 samples)
	maximum = 0.100456 (15 samples)
Accepted flit rate average = 0.0377036 (15 samples)
	minimum = 0.0271073 (15 samples)
	maximum = 0.150964 (15 samples)
Injected packet size average = 1.53402 (15 samples)
Accepted packet size average = 1.53402 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 51 sec (7431 sec)
gpgpu_simulation_rate = 12097 (inst/sec)
gpgpu_simulation_rate = 1332 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 31468
gpu_sim_insn = 5617924
gpu_ipc =     178.5282
gpu_tot_sim_cycle = 10156952
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       9.4037
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1670315
gpu_stall_icnt2sh    = 6891676
partiton_reqs_in_parallel = 692168
partiton_reqs_in_parallel_total    = 142056803
partiton_level_parallism =      21.9959
partiton_level_parallism_total  =      14.0543
partiton_reqs_in_parallel_util = 692168
partiton_reqs_in_parallel_util_total    = 142056803
gpu_sim_cycle_parition_util = 31468
gpu_tot_sim_cycle_parition_util    = 6530543
partiton_level_parallism_util =      21.9959
partiton_level_parallism_util_total  =      21.7538
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     123.0584 GB/Sec
L2_BW_total  =      31.0305 GB/Sec
gpu_total_sim_rate=12721

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5457, 5845, 5648, 5579, 5554, 5566, 5360, 6317, 5102, 5279, 5891, 6012, 5592, 5563, 5689, 5453, 4574, 4260, 4868, 4841, 4619, 4780, 4574, 4756, 4842, 4558, 4993, 4395, 4927, 4703, 4500, 4600, 3989, 4391, 3979, 4058, 4555, 4301, 4348, 4421, 4500, 4010, 4514, 4834, 3816, 4367, 4567, 4089, 4118, 3663, 3913, 3984, 4313, 3946, 3900, 4305, 3684, 4254, 4148, 3786, 4007, 3909, 4508, 4178, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 7525603
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7438333
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8863731	W0_Idle:137861702	W0_Scoreboard:206503051	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2524 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 10156951 
mrq_lat_table:98341 	2824 	4291 	26086 	14172 	12966 	18149 	23719 	22965 	7901 	285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2694800 	500243 	29471 	12817 	5425 	2132 	10479 	14027 	8212 	17536 	29826 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	997279 	288551 	959223 	392674 	309439 	257337 	23191 	5781 	5321 	4212 	2172 	10547 	13961 	8089 	17545 	29813 	64 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	709081 	513652 	841918 	168311 	21094 	662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	638101 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3049 	238 	44 	38 	48 	39 	59 	59 	48 	51 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        31        16        24        16        16        16        21        27        18        70        64        49        48        46        47 
dram[1]:        41        39        24        43        19        16        17        16        28        29        66        68        42        45        34        40 
dram[2]:        31        38        16        22        20        16        16        16        37        32        46        60        48        48        46        27 
dram[3]:        33        31        19        21        17        16        16        16        29        26        45        59        33        45        45        46 
dram[4]:        43        25        18        31        17        17        16        16        30        24        65        42        65        44        45        47 
dram[5]:        31        41        26        25        17        16        16        16        30        34        28        58        44        46        23        43 
dram[6]:        43        44        35        31        16        20        18        16        25        33        45        60        46        44        41        36 
dram[7]:        21        36        24        28        16        23        16        16        17        26        58        51        43        37        43        41 
dram[8]:        38        37        34        23        16        16        17        16        28        26        38        54        83        40        32        28 
dram[9]:        43        37        16        28        16        16        16        16        30        28        49        47        18        22        29        44 
dram[10]:        35        22        17        18        17        16        16        20        33        30        37        58        48        44        44        43 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.200969  3.157005  3.347107  3.488889  3.115681  3.065116  2.924020  3.114362  2.866667  2.882883  3.225806  3.112128  3.271493  3.206009  3.054825  3.123932 
dram[1]:  3.132118  3.280397  3.314516  3.281579  3.121134  3.064516  2.944162  3.019139  3.102871  2.954348  3.299742  3.133028  3.231325  3.251131  3.134529  3.024845 
dram[2]:  3.142191  3.120567  3.224599  3.296875  3.158311  2.981221  2.906404  3.084367  2.917040  2.897155  3.114558  3.030973  3.186364  3.269068  3.101322  2.983707 
dram[3]:  3.040089  3.266839  3.119904  3.255000  2.953704  2.949074  2.997500  2.958128  3.013825  2.892019  3.219114  3.359802  3.259009  3.066667  2.962500  3.064159 
dram[4]:  3.296758  3.320513  3.214647  3.315000  3.051345  3.009547  2.967500  2.928910  2.988662  2.861607  3.185882  3.087838  3.323256  3.107456  3.061538  3.104121 
dram[5]:  3.078704  3.272277  3.190355  3.298469  2.877315  3.065163  2.909091  2.995238  3.066339  3.041363  3.167476  3.157044  3.258140  3.225058  3.045929  3.121277 
dram[6]:  3.095982  3.144469  3.170264  3.337662  2.992754  3.005063  3.004728  2.904109  2.974359  2.938776  3.050661  3.114679  3.208238  3.228188  3.122222  3.031315 
dram[7]:  3.151365  3.267990  3.129808  3.166240  2.976247  3.089157  2.918793  2.967172  2.778926  2.988235  3.232843  3.229469  3.132035  3.349057  3.129310  3.103211 
dram[8]:  3.125295  3.100687  3.166253  3.502809  3.113990  3.038168  2.967822  3.132124  2.835165  2.995146  3.200935  3.105263  3.902098  3.201835  3.320000  3.113379 
dram[9]:  3.245146  3.175060  3.197436  3.470414  3.107843  2.990521  3.032258  3.062344  2.973621  2.965358  3.052995  3.256927  3.255605  3.185431  3.075431  2.987368 
dram[10]:  3.380208  3.168675  3.290155  3.323232  3.035000  3.138667  2.851415  3.111688  2.792411  3.000000  3.204706  3.128878  3.445000  3.151188  3.099558  3.086681 
average row locality = 231699/74396 = 3.114401
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       970       961       912       942       911       968       897       886       887       911       880       908      1004      1023       992      1030 
dram[1]:       994       983       923       932       914       924       875       919       917       927       871       920       943       984      1007      1026 
dram[2]:       991       966       914       947       915       948       891       925       899       920       895       929       961      1044      1001      1036 
dram[3]:      1002       947       972       955       950       936       890       892       917       880       933       922      1000       984      1002       993 
dram[4]:       980       957       946       977       925       936       885       904       902       897       915       919       977       971      1000      1022 
dram[5]:       978       971       935       949       927       911       892       925       899       872       888       917       969       982      1025      1041 
dram[6]:      1020      1019       966       946       908       901       938       945       905       910       942       933       977      1003       999      1032 
dram[7]:       939       969       968       927       937       945       913       887       932       902       908       917      1000       979      1032       979 
dram[8]:       972       995       957       943       913       899       889       912       916       884       929       888      1001       979      1018       991 
dram[9]:       982       969       920       886       937       939       912       906       870       903       910       882      1007      1000      1013      1001 
dram[10]:       961       974       948       971       912       905       907       905       880       916       918       886       955       993       993      1020 
total reads: 166337
bank skew: 1044/870 = 1.20
chip skew: 15344/15037 = 1.02
number of total write accesses:
dram[0]:       352       346       303       314       301       350       296       285       360       369       420       452       442       471       401       432 
dram[1]:       381       339       310       315       297       311       285       343       380       432       406       446       398       453       391       435 
dram[2]:       357       354       292       319       282       322       289       318       402       404       410       441       441       499       407       429 
dram[3]:       363       314       329       347       326       338       309       309       391       352       448       432       447       442       420       392 
dram[4]:       342       338       327       349       323       325       302       332       416       385       439       452       452       446       393       409 
dram[5]:       352       351       322       344       316       312       292       333       349       378       417       450       432       408       434       426 
dram[6]:       367       374       356       339       331       286       333       327       371       386       443       425       425       440       406       420 
dram[7]:       331       348       334       311       316       337       345       288       413       368       411       420       447       441       420       374 
dram[8]:       350       360       319       304       289       295       310       297       374       350       441       410       673       417       393       382 
dram[9]:       355       355       327       287       331       323       310       322       370       381       415       411       445       443       414       418 
dram[10]:       337       341       322       345       302       272       302       293       371       380       444       425       423       466       408       440 
total reads: 65362
bank skew: 673/272 = 2.47
chip skew: 6030/5871 = 1.03
average mf latency per bank:
dram[0]:      31938     30429     48651     47120     46478     43384     40012     42146     37171     36625     33699     32742     31105     30308     29944     29882
dram[1]:      29568     31234     44231     47602     49173     48483     41888     37844     36257     34034     35037     31679     31011     29977     29662     29552
dram[2]:      29268     30015     45347     45908     49422     46979     39703     40370     36586     35118     33106     32239     31006     29456     30341     28827
dram[3]:      29847     31874     47717     46572     43179     45756     39410     40628     34091     35816     31626     33176     29273     29576     29388     30632
dram[4]:      30237     30250     45549     45499     49504     45507     39334     36520     35273     34881     32719     33054     31084     30334     30637     29248
dram[5]:      29172     30178     45424     44789     45842     46344     40740     38389     38145     34591     32714     32387     29216     31158     29576     29040
dram[6]:      29505     29313     44122     47546     48400     47187     39961     39722     37036     34543     31850     32811     30162     30755     31031     29680
dram[7]:      29993     29415     44660     46994     46770     46018     38175     40986     34392     34287     33427     32532     28994     30188     29136     30931
dram[8]:      30693     31181     45578     48693     49003     50965     39426     41736     35403     37330     32573     32280     30984     31275     30731     30057
dram[9]:      32331     29486     46635     51882     46969     44328     38715     41417     36923     35833     34696     31961     29848     29063     29423     27872
dram[10]:      30381     30794     45956     46353     47942     49001     42338     40487     36053     37557     32305     32293     28964     28614     30007     29493
maximum mf latency per bank:
dram[0]:     306791    257211    246955    323024    259770    259606    259611    259728    259660    257974    255059    233837    323052    328962    234013    254836
dram[1]:     322905    259009    233741    252220    259641    257760    322817    322848    259661    322645    248804    340500    234207    253672    233929    233930
dram[2]:     322752    251720    267727    248261    259693    323118    258082    259652    258002    322745    234618    234166    322726    323065    254818    323055
dram[3]:     261159    263189    322631    255283    259735    258127    259747    259620    257992    258095    234249    234194    234599    233887    233887    323025
dram[4]:     258413    322852    322893    267687    322651    259739    259699    258325    258004    258135    254958    234353    254823    234151    234099    234008
dram[5]:     247982    351968    322805    255321    259603    259668    259767    322943    258015    258073    234053    322940    234078    328859    254825    233783
dram[6]:     322838    234374    273139    322739    322535    273162    259616    259721    322705    322845    233981    292642    233962    254987    254801    234181
dram[7]:     249998    260286    233652    255537    322901    257669    259648    258504    259629    259765    254995    248157    254784    233805    323041    257910
dram[8]:     266432    322729    235624    268704    259823    259691    259752    292677    259615    292675    254997    234203    234149    254831    254783    233939
dram[9]:     322931    265593    236506    257826    259742    259656    259747    259692    257087    306569    234063    322864    234176    234801    298402    322681
dram[10]:     258622    256365    322682    258751    259612    259668    259618    259674    322850    259625    234333    234345    234221    233802    233978    234039
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12102206 n_act=6705 n_pre=6689 n_req=20976 n_rd=60328 n_write=13388 bw_util=0.0121
n_activity=294449 dram_eff=0.5007
bk0: 3880a 12120629i bk1: 3844a 12122797i bk2: 3648a 12126342i bk3: 3768a 12124835i bk4: 3644a 12122647i bk5: 3872a 12118441i bk6: 3588a 12122904i bk7: 3544a 12125348i bk8: 3548a 12122936i bk9: 3644a 12122154i bk10: 3520a 12124324i bk11: 3632a 12120712i bk12: 4016a 12116826i bk13: 4092a 12114680i bk14: 3968a 12120772i bk15: 4120a 12116856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12102222 n_act=6684 n_pre=6668 n_req=20981 n_rd=60236 n_write=13506 bw_util=0.0121
n_activity=294328 dram_eff=0.5011
bk0: 3976a 12116728i bk1: 3932a 12118946i bk2: 3692a 12126668i bk3: 3728a 12123219i bk4: 3656a 12122839i bk5: 3696a 12122102i bk6: 3500a 12125233i bk7: 3676a 12120567i bk8: 3668a 12125304i bk9: 3708a 12119227i bk10: 3484a 12121093i bk11: 3680a 12118752i bk12: 3772a 12119898i bk13: 3936a 12115539i bk14: 4028a 12122516i bk15: 4104a 12112650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12101257 n_act=6855 n_pre=6839 n_req=21148 n_rd=60728 n_write=13637 bw_util=0.0122
n_activity=300611 dram_eff=0.4948
bk0: 3964a 12122514i bk1: 3864a 12119384i bk2: 3656a 12126250i bk3: 3788a 12126164i bk4: 3660a 12121953i bk5: 3792a 12120888i bk6: 3564a 12123325i bk7: 3700a 12121089i bk8: 3596a 12123026i bk9: 3680a 12120309i bk10: 3580a 12122947i bk11: 3716a 12118752i bk12: 3844a 12116070i bk13: 4176a 12110259i bk14: 4004a 12119971i bk15: 4144a 12114944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12101280 n_act=6855 n_pre=6839 n_req=21134 n_rd=60700 n_write=13642 bw_util=0.0122
n_activity=300885 dram_eff=0.4942
bk0: 4008a 12119800i bk1: 3788a 12120453i bk2: 3888a 12122799i bk3: 3820a 12121160i bk4: 3800a 12119319i bk5: 3744a 12115854i bk6: 3560a 12120124i bk7: 3568a 12118208i bk8: 3668a 12120073i bk9: 3520a 12122562i bk10: 3732a 12123353i bk11: 3688a 12116525i bk12: 4000a 12116273i bk13: 3936a 12119352i bk14: 4008a 12115294i bk15: 3972a 12117228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12101521 n_act=6797 n_pre=6781 n_req=21143 n_rd=60452 n_write=13765 bw_util=0.01218
n_activity=299029 dram_eff=0.4964
bk0: 3920a 12121703i bk1: 3828a 12123865i bk2: 3784a 12124915i bk3: 3908a 12121028i bk4: 3700a 12121478i bk5: 3744a 12118371i bk6: 3540a 12122582i bk7: 3616a 12117916i bk8: 3608a 12114759i bk9: 3588a 12118840i bk10: 3660a 12120558i bk11: 3676a 12118576i bk12: 3908a 12119191i bk13: 3884a 12117382i bk14: 4000a 12119107i bk15: 4088a 12115689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12101990 n_act=6753 n_pre=6737 n_req=20997 n_rd=60324 n_write=13512 bw_util=0.01211
n_activity=297610 dram_eff=0.4962
bk0: 3912a 12120431i bk1: 3884a 12119256i bk2: 3740a 12124053i bk3: 3796a 12120750i bk4: 3708a 12125021i bk5: 3644a 12121929i bk6: 3568a 12124040i bk7: 3700a 12120965i bk8: 3596a 12121956i bk9: 3488a 12120222i bk10: 3552a 12121572i bk11: 3668a 12117424i bk12: 3876a 12118069i bk13: 3928a 12119581i bk14: 4100a 12113880i bk15: 4164a 12114501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12100216 n_act=6936 n_pre=6920 n_req=21373 n_rd=61376 n_write=13868 bw_util=0.01235
n_activity=303879 dram_eff=0.4952
bk0: 4080a 12119606i bk1: 4076a 12118423i bk2: 3864a 12121777i bk3: 3784a 12122297i bk4: 3632a 12121296i bk5: 3604a 12121623i bk6: 3752a 12120534i bk7: 3780a 12119430i bk8: 3620a 12123571i bk9: 3640a 12120019i bk10: 3768a 12119475i bk11: 3732a 12120088i bk12: 3908a 12122593i bk13: 4012a 12118054i bk14: 3996a 12118950i bk15: 4128a 12117734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29642
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12101614 n_act=6793 n_pre=6777 n_req=21038 n_rd=60536 n_write=13596 bw_util=0.01216
n_activity=297687 dram_eff=0.4981
bk0: 3756a 12125323i bk1: 3876a 12121444i bk2: 3872a 12122668i bk3: 3708a 12124948i bk4: 3748a 12122441i bk5: 3780a 12118787i bk6: 3652a 12121564i bk7: 3548a 12125348i bk8: 3728a 12119162i bk9: 3608a 12122775i bk10: 3632a 12120529i bk11: 3668a 12120434i bk12: 4000a 12114691i bk13: 3916a 12120641i bk14: 4128a 12120077i bk15: 3916a 12117738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12102335 n_act=6632 n_pre=6616 n_req=21050 n_rd=60344 n_write=13389 bw_util=0.0121
n_activity=294088 dram_eff=0.5014
bk0: 3888a 12119074i bk1: 3980a 12119011i bk2: 3828a 12123025i bk3: 3772a 12122301i bk4: 3652a 12125519i bk5: 3596a 12121262i bk6: 3556a 12120403i bk7: 3648a 12124392i bk8: 3664a 12120128i bk9: 3536a 12125622i bk10: 3716a 12119422i bk11: 3552a 12118977i bk12: 4004a 12117876i bk13: 3916a 12117714i bk14: 4072a 12118239i bk15: 3964a 12115391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287813
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12102267 n_act=6710 n_pre=6694 n_req=20944 n_rd=60148 n_write=13497 bw_util=0.01208
n_activity=295736 dram_eff=0.498
bk0: 3928a 12125529i bk1: 3876a 12121534i bk2: 3680a 12125856i bk3: 3544a 12127702i bk4: 3748a 12122273i bk5: 3756a 12122243i bk6: 3648a 12122374i bk7: 3624a 12122257i bk8: 3480a 12123061i bk9: 3612a 12122973i bk10: 3640a 12124163i bk11: 3528a 12122524i bk12: 4028a 12119612i bk13: 4000a 12114952i bk14: 4052a 12124342i bk15: 4004a 12118481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12189316 n_nop=12102428 n_act=6677 n_pre=6661 n_req=20915 n_rd=60176 n_write=13374 bw_util=0.01207
n_activity=295451 dram_eff=0.4979
bk0: 3844a 12122939i bk1: 3896a 12120816i bk2: 3792a 12122292i bk3: 3884a 12122890i bk4: 3648a 12122435i bk5: 3620a 12123289i bk6: 3628a 12123571i bk7: 3620a 12123599i bk8: 3520a 12122676i bk9: 3664a 12120417i bk10: 3672a 12121991i bk11: 3544a 12121881i bk12: 3820a 12121339i bk13: 3972a 12112103i bk14: 3972a 12118938i bk15: 4080a 12115024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7453, Miss_rate = 0.050, Pending_hits = 1697, Reservation_fails = 13
L2_cache_bank[1]: Access = 150344, Miss = 7629, Miss_rate = 0.051, Pending_hits = 1734, Reservation_fails = 17
L2_cache_bank[2]: Access = 149311, Miss = 7444, Miss_rate = 0.050, Pending_hits = 1663, Reservation_fails = 12
L2_cache_bank[3]: Access = 149772, Miss = 7615, Miss_rate = 0.051, Pending_hits = 1745, Reservation_fails = 16
L2_cache_bank[4]: Access = 149160, Miss = 7467, Miss_rate = 0.050, Pending_hits = 1651, Reservation_fails = 6
L2_cache_bank[5]: Access = 149918, Miss = 7715, Miss_rate = 0.051, Pending_hits = 1684, Reservation_fails = 15
L2_cache_bank[6]: Access = 150839, Miss = 7666, Miss_rate = 0.051, Pending_hits = 1693, Reservation_fails = 12
L2_cache_bank[7]: Access = 149526, Miss = 7509, Miss_rate = 0.050, Pending_hits = 1673, Reservation_fails = 14
L2_cache_bank[8]: Access = 150090, Miss = 7530, Miss_rate = 0.050, Pending_hits = 1756, Reservation_fails = 14
L2_cache_bank[9]: Access = 150338, Miss = 7583, Miss_rate = 0.050, Pending_hits = 1661, Reservation_fails = 13
L2_cache_bank[10]: Access = 150064, Miss = 7513, Miss_rate = 0.050, Pending_hits = 1633, Reservation_fails = 18
L2_cache_bank[11]: Access = 150340, Miss = 7568, Miss_rate = 0.050, Pending_hits = 1711, Reservation_fails = 12
L2_cache_bank[12]: Access = 150051, Miss = 7655, Miss_rate = 0.051, Pending_hits = 1605, Reservation_fails = 23
L2_cache_bank[13]: Access = 151211, Miss = 7689, Miss_rate = 0.051, Pending_hits = 1677, Reservation_fails = 25
L2_cache_bank[14]: Access = 150240, Miss = 7629, Miss_rate = 0.051, Pending_hits = 1607, Reservation_fails = 8
L2_cache_bank[15]: Access = 150024, Miss = 7505, Miss_rate = 0.050, Pending_hits = 1629, Reservation_fails = 18
L2_cache_bank[16]: Access = 179602, Miss = 7595, Miss_rate = 0.042, Pending_hits = 1851, Reservation_fails = 15
L2_cache_bank[17]: Access = 150021, Miss = 7491, Miss_rate = 0.050, Pending_hits = 1609, Reservation_fails = 10
L2_cache_bank[18]: Access = 148630, Miss = 7551, Miss_rate = 0.051, Pending_hits = 1610, Reservation_fails = 18
L2_cache_bank[19]: Access = 148611, Miss = 7486, Miss_rate = 0.050, Pending_hits = 1615, Reservation_fails = 19
L2_cache_bank[20]: Access = 148569, Miss = 7474, Miss_rate = 0.050, Pending_hits = 1609, Reservation_fails = 19
L2_cache_bank[21]: Access = 149553, Miss = 7570, Miss_rate = 0.051, Pending_hits = 1686, Reservation_fails = 18
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 166337
L2_total_cache_miss_rate = 0.0500
L2_total_cache_pending_hits = 36799
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 329
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.2155
	minimum = 6
	maximum = 816
Network latency average = 42.208
	minimum = 6
	maximum = 564
Slowest packet = 6571411
Flit latency average = 50.7498
	minimum = 6
	maximum = 563
Slowest flit = 11322233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259669
	minimum = 0.0190676 (at node 4)
	maximum = 0.153383 (at node 44)
Accepted packet rate average = 0.0259669
	minimum = 0.0190676 (at node 4)
	maximum = 0.153383 (at node 44)
Injected flit rate average = 0.0389503
	minimum = 0.0293005 (at node 45)
	maximum = 0.159278 (at node 44)
Accepted flit rate average= 0.0389503
	minimum = 0.0228811 (at node 4)
	maximum = 0.300871 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3762 (16 samples)
	minimum = 6 (16 samples)
	maximum = 443.5 (16 samples)
Network latency average = 19.6054 (16 samples)
	minimum = 6 (16 samples)
	maximum = 334.438 (16 samples)
Flit latency average = 20.8615 (16 samples)
	minimum = 6 (16 samples)
	maximum = 333.75 (16 samples)
Fragmentation average = 0.00528821 (16 samples)
	minimum = 0 (16 samples)
	maximum = 61.25 (16 samples)
Injected packet rate average = 0.0246651 (16 samples)
	minimum = 0.0197204 (16 samples)
	maximum = 0.0855285 (16 samples)
Accepted packet rate average = 0.0246651 (16 samples)
	minimum = 0.0197204 (16 samples)
	maximum = 0.0855285 (16 samples)
Injected flit rate average = 0.0377815 (16 samples)
	minimum = 0.0258882 (16 samples)
	maximum = 0.104133 (16 samples)
Accepted flit rate average = 0.0377815 (16 samples)
	minimum = 0.0268431 (16 samples)
	maximum = 0.160334 (16 samples)
Injected packet size average = 1.53178 (16 samples)
Accepted packet size average = 1.53178 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 8 sec (7508 sec)
gpgpu_simulation_rate = 12721 (inst/sec)
gpgpu_simulation_rate = 1352 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 993377
gpu_sim_insn = 15785486
gpu_ipc =      15.8907
gpu_tot_sim_cycle = 11377551
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =       9.7823
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 2812767
gpu_stall_icnt2sh    = 11023829
partiton_reqs_in_parallel = 20711842
partiton_reqs_in_parallel_total    = 142748971
partiton_level_parallism =      20.8499
partiton_level_parallism_total  =      14.3670
partiton_reqs_in_parallel_util = 20711842
partiton_reqs_in_parallel_util_total    = 142748971
gpu_sim_cycle_parition_util = 987944
gpu_tot_sim_cycle_parition_util    = 6562011
partiton_level_parallism_util =      20.9646
partiton_level_parallism_util_total  =      21.6506
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     114.3771 GB/Sec
L2_BW_total  =      37.6878 GB/Sec
gpu_total_sim_rate=12223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6589, 6873, 6700, 6595, 6751, 6676, 6350, 7334, 6154, 6454, 6922, 7138, 6668, 6726, 6740, 6383, 5620, 5341, 6096, 5938, 5740, 5774, 5637, 5885, 5934, 5576, 6029, 5503, 6137, 5843, 5575, 5648, 5090, 5489, 5084, 5152, 5586, 5322, 5357, 5472, 5625, 5098, 5565, 5913, 4900, 5481, 5783, 5044, 4794, 4293, 4542, 4643, 4983, 4550, 4486, 4949, 4370, 4855, 4744, 4408, 4682, 4488, 5116, 4849, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 10436821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10318471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 113464
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11001494	W0_Idle:149748601	W0_Scoreboard:246710838	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2753 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 11376847 
mrq_lat_table:142575 	4341 	6137 	36657 	21046 	18882 	26986 	36240 	35425 	11857 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3476383 	849828 	44923 	20506 	8096 	4546 	18118 	17304 	13672 	26092 	43722 	563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1352970 	341566 	1241853 	595411 	407731 	381283 	57361 	8161 	7365 	6460 	4547 	18100 	17209 	13530 	26101 	43963 	309 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	880605 	787061 	1361910 	302765 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	711584 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3538 	338 	106 	58 	57 	51 	70 	66 	65 	63 	48 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        43        45        45        42        16        16        16        21        27        34        70        67        70        70        46        47 
dram[1]:        41        49        24        43        19        16        17        16        28        29        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        43 
dram[3]:        45        47        43        45        17        16        16        16        31        26        71        69        69        71        45        46 
dram[4]:        43        50        44        47        17        17        16        16        30        29        68        42        65        70        45        47 
dram[5]:        46        45        45        45        17        16        16        16        30        36        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        25        33        60        60        62        62        48        36 
dram[7]:        47        46        43        28        16        23        16        16        27        32        59        57        64        64        43        43 
dram[8]:        45        45        34        43        16        16        17        16        28        28        61        57        83        40        45        43 
dram[9]:        46        45        45        45        16        16        16        16        30        31        65        64        66        71        44        45 
dram[10]:        44        43        45        46        17        16        16        20        33        36        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.231029  3.265976  3.251356  3.467181  2.977236  2.968750  2.870813  3.005137  2.787136  2.771014  3.151515  3.035439  3.118943  3.093795  2.864828  2.873826 
dram[1]:  3.158983  3.178105  3.265082  3.200000  2.984975  2.864742  2.892384  2.977564  2.933539  2.825835  3.172712  2.987952  3.130781  3.088626  2.871369  2.845238 
dram[2]:  3.198020  3.112195  3.231054  3.269784  2.972222  2.911353  2.812207  2.903276  2.808081  2.877301  3.053968  3.021773  3.077863  3.025641  2.848444  2.801556 
dram[3]:  3.137763  3.207613  3.145051  3.183502  2.949764  2.870624  2.948505  2.888357  2.826607  2.770045  3.088235  3.201653  3.152239  3.001449  2.889193  2.876389 
dram[4]:  3.294425  3.313380  3.157534  3.252542  2.913447  2.877138  2.849921  2.847222  2.820961  2.802413  3.071763  2.908823  3.078603  2.886301  2.859504  2.876841 
dram[5]:  3.113086  3.206612  3.175958  3.211073  2.789954  2.897152  2.793798  2.865533  2.805389  2.827586  3.056270  3.004552  3.057778  3.074184  2.864793  2.927397 
dram[6]:  3.085106  3.097027  3.160862  3.253913  2.888013  2.809449  2.856061  2.760933  2.797101  2.851574  2.973333  2.965257  3.001433  3.105030  2.932414  2.880857 
dram[7]:  3.147840  3.194399  3.067961  3.199647  2.875957  3.003185  2.829268  2.868932  2.681379  2.740000  3.104928  3.044753  3.031792  3.085586  2.918033  2.880056 
dram[8]:  3.147727  3.131707  3.210801  3.420561  2.928115  3.001689  2.900000  2.916404  2.716332  2.797318  3.091615  3.011147  3.467552  3.085236  2.998582  2.926241 
dram[9]:  3.325784  3.181364  3.218182  3.377953  2.890226  2.871914  2.956381  2.945425  2.767062  2.844411  2.939210  3.154229  3.041968  3.037572  2.898374  2.854422 
dram[10]:  3.210084  3.150413  3.236655  3.186869  2.915858  2.958124  2.797872  2.983444  2.698413  2.831832  3.073899  2.967939  3.053571  2.980529  2.901099  2.910714 
average row locality = 340537/113709 = 2.994811
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1434      1416      1365      1375      1374      1416      1353      1332      1315      1369      1307      1351      1509      1515      1492      1529 
dram[1]:      1461      1457      1362      1372      1359      1395      1325      1363      1356      1362      1293      1367      1420      1481      1503      1535 
dram[2]:      1454      1425      1344      1377      1377      1400      1348      1377      1357      1348      1343      1358      1438      1555      1505      1544 
dram[3]:      1457      1407      1399      1407      1404      1388      1335      1346      1344      1327      1383      1354      1494      1469      1507      1493 
dram[4]:      1435      1418      1385      1431      1391      1387      1342      1361      1358      1334      1362      1364      1487      1476      1499      1532 
dram[5]:      1440      1440      1372      1386      1373      1367      1350      1377      1346      1329      1329      1359      1459      1480      1523      1536 
dram[6]:      1502      1475      1420      1399      1358      1350      1388      1399      1368      1360      1388      1377      1479      1499      1517      1537 
dram[7]:      1416      1445      1422      1373      1400      1398      1362      1345      1375      1363      1358      1370      1492      1459      1532      1487 
dram[8]:      1445      1447      1401      1390      1377      1345      1338      1373      1363      1342      1380      1325      1505      1464      1525      1492 
dram[9]:      1435      1425      1345      1318      1413      1391      1371      1356      1323      1346      1348      1326      1495      1497      1527      1501 
dram[10]:      1433      1429      1383      1415      1362      1352      1373      1361      1336      1352      1360      1340      1448      1498      1507      1514 
total reads: 247760
bank skew: 1555/1293 = 1.20
chip skew: 22816/22411 = 1.02
number of total write accesses:
dram[0]:       482       475       433       421       457       484       447       423       505       543       565       619       615       629       585       612 
dram[1]:       526       488       424       436       429       490       422       495       542       585       544       617       543       610       573       616 
dram[2]:       484       489       404       441       442       472       449       484       589       528       581       585       578       687       600       616 
dram[3]:       479       447       444       484       475       498       440       465       547       504       612       583       618       602       605       578 
dram[4]:       456       464       459       488       494       463       462       484       580       524       607       614       628       631       577       617 
dram[5]:       487       500       451       470       460       464       452       477       528       557       572       621       605       592       617       601 
dram[6]:       528       504       486       472       473       434       497       495       562       542       619       586       616       600       609       615 
dram[7]:       479       494       474       438       478       488       494       428       569       555       595       603       606       596       604       578 
dram[8]:       494       479       442       440       456       432       460       476       533       535       611       566       846       563       589       571 
dram[9]:       474       487       425       398       509       470       459       479       542       537       586       576       607       605       612       597 
dram[10]:       477       477       436       478       440       414       468       441       534       534       595       604       604       645       605       605 
total reads: 92777
bank skew: 846/398 = 2.13
chip skew: 8638/8295 = 1.04
average mf latency per bank:
dram[0]:      35006     34119     51068     48838     44013     42748     40285     41675     37046     35550     33914     32369     30030     30140     29915     30271
dram[1]:      33697     33925     47994     49133     47524     45418     41629     38614     36256     34193     34852     31708     31013     29815     30319     29689
dram[2]:      33565     33974     48205     47773     46116     46454     39361     39800     35206     36348     32601     33356     30812     28639     30005     29763
dram[3]:      33582     35182     50580     46832     42609     44274     40156     40437     34077     35367     31540     33413     29191     29502     29549     30605
dram[4]:      33532     33947     47930     48095     46550     43433     39602     37946     34858     35087     32142     32682     29938     28950     30998     29478
dram[5]:      33689     34056     48598     47210     44833     44445     40172     38393     36642     33376     32440     31753     28663     30055     29839     30222
dram[6]:      33878     33167     46145     48521     45759     45282     39735     39478     35226     34566     31958     32541     29413     29930     30704     29407
dram[7]:      33991     33756     47733     49396     44359     44010     38807     40666     34249     33515     32471     32013     29023     29436     29669     30912
dram[8]:      34384     34628     47103     49451     46111     47589     39867     40447     35385     35318     31929     32742     30266     30870     30144     30296
dram[9]:      35556     34441     48726     54060     44134     43583     39217     40902     35959     35271     33641     31938     29264     29446     29676     28859
dram[10]:      34491     34482     48545     47317     46111     46302     40696     40286     34811     36396     32615     31868     28503     28037     30501     30263
maximum mf latency per bank:
dram[0]:     306791    287582    295019    323024    296562    288375    262344    262371    261975    262215    255059    233837    323052    328962    262106    262133
dram[1]:     322905    288864    271538    275697    296227    296897    322817    322848    262345    322645    248804    340500    234207    253672    261811    262414
dram[2]:     322752    262387    296238    296889    288121    323118    262069    262277    261857    322745    234618    234166    322726    323065    262028    323055
dram[3]:     262792    270083    322631    297258    288077    288125    262036    262047    262084    262346    234249    234194    234599    233887    262183    323025
dram[4]:     262322    322852    322893    295401    322651    288083    261935    262172    262330    262261    254958    234353    254823    234151    262044    262146
dram[5]:     289942    351968    322805    296297    296891    288251    262248    322943    262115    262332    234053    322940    234078    328859    262025    262221
dram[6]:     322838    286168    290943    322739    322535    297324    262301    262314    322705    322845    233981    292642    233962    254987    262012    262108
dram[7]:     287580    290179    294587    294515    322901    288341    262407    262395    262478    262319    254995    248157    254784    233805    323041    262079
dram[8]:     268050    322729    296499    297557    295442    288205    262216    292677    262398    292675    254997    234203    234149    254831    262437    262701
dram[9]:     322931    288912    293288    297113    288394    288375    262084    262032    261873    306569    234063    322864    234176    234801    298402    322681
dram[10]:     288833    286859    322682    296114    292384    296563    262100    262203    322850    262206    234333    234345    234221    233802    262042    262079
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13903665 n_act=10140 n_pre=10124 n_req=30747 n_rd=89808 n_write=20133 bw_util=0.01567
n_activity=432561 dram_eff=0.5083
bk0: 5736a 13930899i bk1: 5664a 13934753i bk2: 5460a 13938144i bk3: 5500a 13936916i bk4: 5496a 13930673i bk5: 5664a 13927092i bk6: 5412a 13934054i bk7: 5328a 13938836i bk8: 5260a 13933232i bk9: 5476a 13929095i bk10: 5228a 13934109i bk11: 5404a 13929174i bk12: 6036a 13923243i bk13: 6060a 13923967i bk14: 5968a 13923202i bk15: 6116a 13920142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13903469 n_act=10200 n_pre=10184 n_req=30751 n_rd=89644 n_write=20373 bw_util=0.01568
n_activity=430745 dram_eff=0.5108
bk0: 5844a 13927397i bk1: 5828a 13926331i bk2: 5448a 13937774i bk3: 5488a 13932229i bk4: 5436a 13931927i bk5: 5580a 13925156i bk6: 5300a 13936286i bk7: 5452a 13931894i bk8: 5424a 13934190i bk9: 5448a 13928548i bk10: 5172a 13929740i bk11: 5468a 13925351i bk12: 5680a 13928558i bk13: 5924a 13923164i bk14: 6012a 13926698i bk15: 6140a 13915699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13902341 n_act=10377 n_pre=10361 n_req=30979 n_rd=90200 n_write=20591 bw_util=0.01579
n_activity=439571 dram_eff=0.5041
bk0: 5816a 13932801i bk1: 5700a 13929811i bk2: 5376a 13939571i bk3: 5508a 13936525i bk4: 5508a 13931537i bk5: 5600a 13930297i bk6: 5392a 13933504i bk7: 5508a 13930682i bk8: 5428a 13931123i bk9: 5392a 13931346i bk10: 5372a 13931788i bk11: 5432a 13927652i bk12: 5752a 13924151i bk13: 6220a 13916015i bk14: 6020a 13922716i bk15: 6176a 13917441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13902767 n_act=10290 n_pre=10274 n_req=30895 n_rd=90056 n_write=20483 bw_util=0.01575
n_activity=437749 dram_eff=0.505
bk0: 5828a 13933531i bk1: 5628a 13930260i bk2: 5596a 13933143i bk3: 5628a 13928500i bk4: 5616a 13931311i bk5: 5552a 13923702i bk6: 5340a 13932417i bk7: 5384a 13928733i bk8: 5376a 13926779i bk9: 5308a 13930931i bk10: 5532a 13931208i bk11: 5416a 13926764i bk12: 5976a 13921642i bk13: 5876a 13926534i bk14: 6028a 13919939i bk15: 5972a 13921558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13901947 n_act=10448 n_pre=10432 n_req=31110 n_rd=90248 n_write=20795 bw_util=0.01582
n_activity=438868 dram_eff=0.506
bk0: 5740a 13934429i bk1: 5672a 13936392i bk2: 5540a 13933317i bk3: 5724a 13929729i bk4: 5564a 13930889i bk5: 5548a 13927876i bk6: 5368a 13933704i bk7: 5444a 13926637i bk8: 5432a 13919848i bk9: 5336a 13928164i bk10: 5448a 13927255i bk11: 5456a 13925957i bk12: 5948a 13927882i bk13: 5904a 13922438i bk14: 5996a 13922530i bk15: 6128a 13918834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13902563 n_act=10399 n_pre=10383 n_req=30920 n_rd=89864 n_write=20661 bw_util=0.01575
n_activity=437929 dram_eff=0.5048
bk0: 5760a 13930745i bk1: 5760a 13928402i bk2: 5488a 13933167i bk3: 5544a 13930437i bk4: 5492a 13935315i bk5: 5468a 13931107i bk6: 5400a 13932393i bk7: 5508a 13931575i bk8: 5384a 13928400i bk9: 5316a 13927827i bk10: 5316a 13929748i bk11: 5436a 13925914i bk12: 5836a 13924267i bk13: 5920a 13927956i bk14: 6092a 13918373i bk15: 6144a 13919082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13900232 n_act=10630 n_pre=10614 n_req=31454 n_rd=91264 n_write=21130 bw_util=0.01602
n_activity=446513 dram_eff=0.5034
bk0: 6008a 13929332i bk1: 5900a 13929274i bk2: 5680a 13933833i bk3: 5596a 13930905i bk4: 5432a 13932294i bk5: 5400a 13929847i bk6: 5552a 13930682i bk7: 5596a 13927534i bk8: 5472a 13930731i bk9: 5440a 13928650i bk10: 5552a 13926693i bk11: 5508a 13928167i bk12: 5916a 13927377i bk13: 5996a 13925879i bk14: 6068a 13922075i bk15: 6148a 13921951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386097
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13901829 n_act=10457 n_pre=10441 n_req=31076 n_rd=90388 n_write=20755 bw_util=0.01584
n_activity=439903 dram_eff=0.5053
bk0: 5664a 13936655i bk1: 5780a 13932604i bk2: 5688a 13932815i bk3: 5492a 13935325i bk4: 5600a 13931940i bk5: 5592a 13926002i bk6: 5448a 13932006i bk7: 5380a 13940580i bk8: 5500a 13928175i bk9: 5452a 13930680i bk10: 5432a 13928819i bk11: 5480a 13928462i bk12: 5968a 13922384i bk13: 5836a 13927406i bk14: 6128a 13923874i bk15: 5948a 13919247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380866
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13902976 n_act=10198 n_pre=10182 n_req=31005 n_rd=90048 n_write=20466 bw_util=0.01575
n_activity=434462 dram_eff=0.5087
bk0: 5780a 13930277i bk1: 5788a 13930336i bk2: 5604a 13935393i bk3: 5560a 13931471i bk4: 5508a 13931259i bk5: 5380a 13932263i bk6: 5352a 13929270i bk7: 5492a 13934034i bk8: 5452a 13931186i bk9: 5368a 13932638i bk10: 5520a 13927245i bk11: 5300a 13923539i bk12: 6020a 13924161i bk13: 5856a 13924119i bk14: 6100a 13922897i bk15: 5968a 13920309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381234
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13903316 n_act=10241 n_pre=10225 n_req=30780 n_rd=89668 n_write=20420 bw_util=0.01569
n_activity=434372 dram_eff=0.5069
bk0: 5740a 13937638i bk1: 5700a 13932555i bk2: 5380a 13937697i bk3: 5272a 13938814i bk4: 5652a 13929139i bk5: 5564a 13932516i bk6: 5484a 13931080i bk7: 5424a 13932022i bk8: 5292a 13930490i bk9: 5384a 13929079i bk10: 5392a 13929547i bk11: 5304a 13929065i bk12: 5980a 13926619i bk13: 5988a 13919810i bk14: 6108a 13926483i bk15: 6004a 13923656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14033870 n_nop=13903005 n_act=10330 n_pre=10314 n_req=30820 n_rd=89852 n_write=20369 bw_util=0.01571
n_activity=437663 dram_eff=0.5037
bk0: 5732a 13933930i bk1: 5716a 13930973i bk2: 5532a 13931636i bk3: 5660a 13932587i bk4: 5448a 13933143i bk5: 5408a 13933062i bk6: 5492a 13932892i bk7: 5444a 13934485i bk8: 5344a 13932922i bk9: 5408a 13928700i bk10: 5440a 13930642i bk11: 5360a 13928550i bk12: 5792a 13925281i bk13: 5992a 13917612i bk14: 6028a 13921795i bk15: 6056a 13920537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11149, Miss_rate = 0.055, Pending_hits = 2045, Reservation_fails = 21
L2_cache_bank[1]: Access = 204825, Miss = 11303, Miss_rate = 0.055, Pending_hits = 2050, Reservation_fails = 19
L2_cache_bank[2]: Access = 203921, Miss = 11079, Miss_rate = 0.054, Pending_hits = 2010, Reservation_fails = 17
L2_cache_bank[3]: Access = 204543, Miss = 11332, Miss_rate = 0.055, Pending_hits = 2092, Reservation_fails = 17
L2_cache_bank[4]: Access = 203926, Miss = 11166, Miss_rate = 0.055, Pending_hits = 1984, Reservation_fails = 7
L2_cache_bank[5]: Access = 205028, Miss = 11384, Miss_rate = 0.056, Pending_hits = 2031, Reservation_fails = 23
L2_cache_bank[6]: Access = 205141, Miss = 11323, Miss_rate = 0.055, Pending_hits = 2017, Reservation_fails = 12
L2_cache_bank[7]: Access = 204015, Miss = 11191, Miss_rate = 0.055, Pending_hits = 2001, Reservation_fails = 18
L2_cache_bank[8]: Access = 204756, Miss = 11259, Miss_rate = 0.055, Pending_hits = 2107, Reservation_fails = 16
L2_cache_bank[9]: Access = 204618, Miss = 11303, Miss_rate = 0.055, Pending_hits = 1991, Reservation_fails = 13
L2_cache_bank[10]: Access = 204736, Miss = 11192, Miss_rate = 0.055, Pending_hits = 1955, Reservation_fails = 27
L2_cache_bank[11]: Access = 204819, Miss = 11274, Miss_rate = 0.055, Pending_hits = 2028, Reservation_fails = 13
L2_cache_bank[12]: Access = 204923, Miss = 11420, Miss_rate = 0.056, Pending_hits = 1968, Reservation_fails = 28
L2_cache_bank[13]: Access = 205297, Miss = 11396, Miss_rate = 0.056, Pending_hits = 1999, Reservation_fails = 26
L2_cache_bank[14]: Access = 204654, Miss = 11357, Miss_rate = 0.055, Pending_hits = 1945, Reservation_fails = 9
L2_cache_bank[15]: Access = 205078, Miss = 11240, Miss_rate = 0.055, Pending_hits = 1946, Reservation_fails = 20
L2_cache_bank[16]: Access = 233916, Miss = 11334, Miss_rate = 0.048, Pending_hits = 2168, Reservation_fails = 15
L2_cache_bank[17]: Access = 204248, Miss = 11178, Miss_rate = 0.055, Pending_hits = 1927, Reservation_fails = 16
L2_cache_bank[18]: Access = 203028, Miss = 11257, Miss_rate = 0.055, Pending_hits = 1941, Reservation_fails = 18
L2_cache_bank[19]: Access = 202820, Miss = 11160, Miss_rate = 0.055, Pending_hits = 1932, Reservation_fails = 21
L2_cache_bank[20]: Access = 202456, Miss = 11202, Miss_rate = 0.055, Pending_hits = 1941, Reservation_fails = 22
L2_cache_bank[21]: Access = 203679, Miss = 11261, Miss_rate = 0.055, Pending_hits = 2004, Reservation_fails = 18
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 247760
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 44082
L2_total_cache_reservation_fails = 396
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3136557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 205403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1095481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 390
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.4702
	minimum = 6
	maximum = 1730
Network latency average = 35.3585
	minimum = 6
	maximum = 1134
Slowest packet = 6659337
Flit latency average = 29.2719
	minimum = 6
	maximum = 1134
Slowest flit = 13567446
Fragmentation average = 0.0187571
	minimum = 0
	maximum = 667
Injected packet rate average = 0.0241343
	minimum = 0.0208768 (at node 2)
	maximum = 0.0277387 (at node 33)
Accepted packet rate average = 0.0241343
	minimum = 0.0208768 (at node 2)
	maximum = 0.0277387 (at node 33)
Injected flit rate average = 0.0421392
	minimum = 0.0221593 (at node 2)
	maximum = 0.0674906 (at node 33)
Accepted flit rate average= 0.0421392
	minimum = 0.0286951 (at node 48)
	maximum = 0.0552178 (at node 7)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.1464 (17 samples)
	minimum = 6 (17 samples)
	maximum = 519.176 (17 samples)
Network latency average = 20.532 (17 samples)
	minimum = 6 (17 samples)
	maximum = 381.471 (17 samples)
Flit latency average = 21.3562 (17 samples)
	minimum = 6 (17 samples)
	maximum = 380.824 (17 samples)
Fragmentation average = 0.00608049 (17 samples)
	minimum = 0 (17 samples)
	maximum = 96.8824 (17 samples)
Injected packet rate average = 0.0246339 (17 samples)
	minimum = 0.0197885 (17 samples)
	maximum = 0.0821291 (17 samples)
Accepted packet rate average = 0.0246339 (17 samples)
	minimum = 0.0197885 (17 samples)
	maximum = 0.0821291 (17 samples)
Injected flit rate average = 0.0380379 (17 samples)
	minimum = 0.0256689 (17 samples)
	maximum = 0.101977 (17 samples)
Accepted flit rate average = 0.0380379 (17 samples)
	minimum = 0.0269521 (17 samples)
	maximum = 0.15415 (17 samples)
Injected packet size average = 1.54413 (17 samples)
Accepted packet size average = 1.54413 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 45 sec (9105 sec)
gpgpu_simulation_rate = 12223 (inst/sec)
gpgpu_simulation_rate = 1249 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 39660
gpu_sim_insn = 4532584
gpu_ipc =     114.2860
gpu_tot_sim_cycle = 11639361
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =       9.9516
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 2812894
gpu_stall_icnt2sh    = 11024061
partiton_reqs_in_parallel = 872393
partiton_reqs_in_parallel_total    = 163460813
partiton_level_parallism =      21.9968
partiton_level_parallism_total  =      14.1187
partiton_reqs_in_parallel_util = 872393
partiton_reqs_in_parallel_util_total    = 163460813
gpu_sim_cycle_parition_util = 39660
gpu_tot_sim_cycle_parition_util    = 7549955
partiton_level_parallism_util =      21.9968
partiton_level_parallism_util_total  =      21.6524
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =      70.4618 GB/Sec
L2_BW_total  =      37.0802 GB/Sec
gpu_total_sim_rate=12641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6754, 7023, 6880, 6745, 6901, 6811, 6500, 7484, 6304, 6589, 7087, 7303, 6833, 6876, 6905, 6533, 5770, 5521, 6246, 6088, 5905, 5939, 5787, 6020, 6084, 5756, 6194, 5638, 6287, 5978, 5740, 5768, 5225, 5639, 5234, 5302, 5766, 5472, 5522, 5622, 5775, 5263, 5715, 6048, 5065, 5616, 5948, 5224, 4938, 4392, 4641, 4742, 5082, 4694, 4615, 5078, 4484, 4954, 4858, 4522, 4781, 4617, 5245, 4993, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 10617318
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10491315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 121117
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11269286	W0_Idle:151465554	W0_Scoreboard:246773102	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2740 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 11639360 
mrq_lat_table:145121 	4418 	6348 	37282 	21584 	19354 	27330 	36961 	35439 	11857 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3498909 	853832 	45862 	21275 	8260 	4704 	19041 	17304 	13672 	26092 	43722 	563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1358164 	342720 	1243314 	599845 	418644 	384417 	58147 	8797 	7920 	6598 	4702 	19023 	17209 	13530 	26101 	43963 	309 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	887782 	788028 	1361937 	302765 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	732896 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3552 	347 	106 	58 	60 	53 	70 	66 	65 	63 	48 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        43        45        45        42        16        16        16        21        35        34        70        67        70        70        46        47 
dram[1]:        41        49        24        43        19        16        17        16        28        35        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        45 
dram[3]:        45        47        43        45        17        16        16        16        31        36        71        69        69        71        48        46 
dram[4]:        43        50        44        47        17        17        16        16        35        33        68        55        65        70        47        47 
dram[5]:        46        45        45        45        17        16        16        16        30        40        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        39        39        60        60        62        62        48        46 
dram[7]:        47        46        43        28        16        23        16        16        39        39        59        57        64        64        43        45 
dram[8]:        45        45        34        43        16        16        17        16        28        28        61        57        83        40        45        43 
dram[9]:        46        45        45        45        16        16        16        16        39        40        65        64        66        71        44        48 
dram[10]:        44        43        45        46        17        16        16        20        44        41        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    225430    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    225703    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    220427    273981    336633    262807    219740    294957    371486    356935    275627    229135    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    228228    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    220901 
dram[4]:    346862    383020    374010    472773    221438    219774    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    237690    230765    376647    534302    358050    498286    570711    573999    565702    304374    237089    264985    277501    334492    471366    361875 
dram[6]:    219808    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    251938    421221    418110    509686    320940 
dram[7]:    553729    235710    239249    372102    220552    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    231648    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    227179    243570    335491    471074    291452    227532    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    229815    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.297479  3.334483  3.249551  3.475000  2.975649  2.965679  2.867834  2.998293  2.833842  2.804598  3.236975  3.113846  3.181818  3.144907  2.910714  2.930388 
dram[1]:  3.218700  3.222403  3.277372  3.212014  2.978369  2.863430  2.897351  2.974441  2.984568  2.863112  3.259450  3.069173  3.184127  3.148748  2.924451  2.898684 
dram[2]:  3.252874  3.156452  3.238007  3.285458  2.965798  2.899536  2.806854  2.903427  2.854676  2.918960  3.116535  3.102009  3.122542  3.068641  2.905533  2.856774 
dram[3]:  3.188710  3.275862  3.156729  3.184255  2.946708  2.872146  2.946932  2.882540  2.867559  2.820513  3.164615  3.276771  3.215133  3.066474  2.950887  2.924033 
dram[4]:  3.352431  3.373030  3.167521  3.266892  2.913447  2.874224  2.844095  2.845917  2.865022  2.845113  3.156589  2.983871  3.143895  2.942779  2.919178  2.934492 
dram[5]:  3.170968  3.272277  3.187826  3.221071  2.790274  2.894155  2.788254  2.861538  2.836795  2.880419  3.131200  3.070783  3.113737  3.116519  2.917223  2.986339 
dram[6]:  3.133132  3.143079  3.170530  3.269097  2.885039  2.809449  2.854985  2.762737  2.847262  2.904335  3.038292  3.039039  3.061429  3.171092  2.979452  2.933422 
dram[7]:  3.212272  3.238562  3.077544  3.206349  2.877489  3.003185  2.828006  2.867528  2.725652  2.790598  3.172742  3.108896  3.099424  3.147761  2.976808  2.937413 
dram[8]:  3.200323  3.170968  3.219131  3.422719  2.929713  2.996633  2.893891  2.916404  2.761087  2.840237  3.179845  3.078864  3.633824  3.150456  3.058074  2.977369 
dram[9]:  3.389565  3.242525  3.225045  3.390196  2.890390  2.870570  2.950081  2.937700  2.818316  2.896241  3.016692  3.231908  3.089209  3.096542  2.936828  2.913162 
dram[10]:  3.275168  3.219472  3.242908  3.194958  2.912762  2.958124  2.798179  2.980165  2.755747  2.883408  3.150707  3.045662  3.112927  3.029126  2.956284  2.963014 
average row locality = 346085/114103 = 3.033093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1449      1432      1369      1379      1374      1416      1354      1333      1327      1381      1322      1367      1525      1531      1506      1546 
dram[1]:      1477      1473      1366      1376      1360      1397      1328      1366      1366      1374      1313      1383      1436      1499      1521      1552 
dram[2]:      1469      1441      1347      1381      1378      1402      1352      1377      1369      1359      1361      1377      1455      1570      1523      1564 
dram[3]:      1473      1423      1403      1411      1405      1389      1337      1349      1354      1340      1401      1371      1514      1487      1526      1513 
dram[4]:      1451      1434      1389      1436      1391      1388      1343      1363      1368      1345      1383      1381      1503      1495      1516      1548 
dram[5]:      1456      1456      1376      1390      1375      1368      1351      1380      1358      1340      1344      1379      1478      1497      1541      1555 
dram[6]:      1517      1491      1423      1403      1359      1350      1391      1403      1381      1372      1406      1397      1495      1518      1533      1555 
dram[7]:      1432      1461      1425      1376      1401      1398      1363      1345      1387      1375      1375      1387      1510      1476      1548      1504 
dram[8]:      1461      1463      1404      1393      1377      1347      1339      1373      1373      1356      1396      1342      1522      1480      1541      1509 
dram[9]:      1451      1441      1348      1322      1416      1393      1372      1357      1336      1359      1364      1346      1511      1514      1545      1518 
dram[10]:      1449      1445      1386      1418      1362      1352      1376      1362      1349      1364      1376      1357      1464      1516      1526      1531 
total reads: 249656
bank skew: 1570/1313 = 1.20
chip skew: 22994/22587 = 1.02
number of total write accesses:
dram[0]:       513       502       441       428       459       485       447       424       532       571       604       657       645       661       613       643 
dram[1]:       554       512       430       442       430       490       422       496       568       613       584       658       570       639       608       651 
dram[2]:       512       516       408       449       443       474       450       487       615       550       618       630       609       710       630       650 
dram[3]:       504       477       450       490       475       498       440       467       573       530       656       618       653       635       637       604 
dram[4]:       480       492       464       498       494       463       463       484       606       547       653       654       660       665       615       647 
dram[5]:       510       527       457       475       461       464       453       480       554       587       613       660       630       616       644       631 
dram[6]:       554       530       492       480       473       434       499       495       595       571       657       627       648       632       642       648 
dram[7]:       505       521       480       442       478       488       495       430       600       584       627       640       641       633       634       608 
dram[8]:       520       503       447       445       457       433       461       476       557       564       655       610       949       593       618       596 
dram[9]:       498       511       429       407       509       470       460       482       572       567       624       619       636       635       640       629 
dram[10]:       503       506       443       483       441       414       468       441       569       565       631       644       631       668       638       632 
total reads: 96429
bank skew: 949/407 = 2.33
chip skew: 8977/8625 = 1.04
average mf latency per bank:
dram[0]:      34201     33376     50739     48552     43978     42738     40277     41643     36403     34947     33157     31691     29423     29505     29343     29627
dram[1]:      32983     33255     47739     48875     47485     45382     41573     38545     35718     33614     33949     31013     30371     29183     29586     29010
dram[2]:      32852     33239     48025     47471     46078     46369     39267     39751     34669     35843     31865     32502     30122     28185     29357     29059
dram[3]:      32901     34346     50322     46600     42599     44263     40126     40341     33588     34780     30771     32706     28478     28822     28870     29958
dram[4]:      32854     33184     47711     47735     46564     43423     39574     37918     34359     34578     31283     31939     29305     28267     30221     28880
dram[5]:      33035     33332     48345     46993     44774     44434     40142     38283     36042     32822     31690     31006     28091     29498     29243     29566
dram[6]:      33220     32491     45941     48224     45749     45298     39644     39409     34562     33976     31259     31734     28786     29253     30035     28750
dram[7]:      33272     33040     47519     49217     44349     44024     38780     40636     33668     32955     31815     31333     28341     28715     29065     30245
dram[8]:      33670     33939     46911     49249     46102     47526     39840     40463     34898     34671     31192     31917     29313     30216     29539     29714
dram[9]:      34842     33751     48545     53668     44078     43550     39189     40828     35291     34631     32887     31111     28677     28829     29075     28224
dram[10]:      33765     33703     48292     47129     46099     46317     40645     40280     34109     35742     31941     31150     27946     27533     29793     29668
maximum mf latency per bank:
dram[0]:     306791    287582    295019    323024    296562    288375    262344    262371    261975    262215    255059    233837    323052    328962    262106    262133
dram[1]:     322905    288864    271538    275697    296227    296897    322817    322848    262345    322645    248804    340500    234207    253672    261811    262414
dram[2]:     322752    262387    296238    296889    288121    323118    262069    262277    261857    322745    234618    234166    322726    323065    262028    323055
dram[3]:     262792    270083    322631    297258    288077    288125    262036    262047    262084    262346    234249    234194    234599    233887    262183    323025
dram[4]:     262322    322852    322893    295401    322651    288083    261935    262172    262330    262261    254958    234353    254823    234151    262044    262146
dram[5]:     289942    351968    322805    296297    296891    288251    262248    322943    262115    262332    234053    322940    234078    328859    262025    262221
dram[6]:     322838    286168    290943    322739    322535    297324    262301    262314    322705    322845    233981    292642    233962    254987    262012    262108
dram[7]:     287580    290179    294587    294515    322901    288341    262407    262395    262478    262319    254995    248157    254784    233805    323041    262079
dram[8]:     268050    322729    296499    297557    295442    288205    262216    292677    262398    292675    254997    234203    234149    254831    262437    262701
dram[9]:     322931    288912    293288    297113    288394    288375    262084    262032    261873    306569    234063    322864    234176    234801    298402    322681
dram[10]:     288833    286859    322682    296114    292384    296563    262100    262203    322850    262206    234333    234345    234221    233802    262042    262079
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13976222 n_act=10175 n_pre=10159 n_req=31236 n_rd=90444 n_write=20511 bw_util=0.01573
n_activity=437538 dram_eff=0.5072
bk0: 5796a 14003984i bk1: 5728a 14007807i bk2: 5476a 14011553i bk3: 5516a 14010355i bk4: 5496a 14004266i bk5: 5664a 14000705i bk6: 5416a 14007660i bk7: 5332a 14012415i bk8: 5308a 14006311i bk9: 5524a 14002083i bk10: 5288a 14006987i bk11: 5468a 14002042i bk12: 6100a 13996320i bk13: 6124a 13996978i bk14: 6024a 13996273i bk15: 6184a 13993202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975966 n_act=10237 n_pre=10221 n_req=31254 n_rd=90348 n_write=20739 bw_util=0.01575
n_activity=435626 dram_eff=0.51
bk0: 5908a 14000473i bk1: 5892a 13999422i bk2: 5464a 14011268i bk3: 5504a 14005734i bk4: 5440a 14005488i bk5: 5588a 13998756i bk6: 5312a 14009907i bk7: 5464a 14005436i bk8: 5464a 14007282i bk9: 5496a 14001498i bk10: 5252a 14002540i bk11: 5532a 13998197i bk12: 5744a 14001520i bk13: 5996a 13996059i bk14: 6084a 13999543i bk15: 6208a 13988545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13974815 n_act=10424 n_pre=10408 n_req=31476 n_rd=90900 n_write=20964 bw_util=0.01586
n_activity=445050 dram_eff=0.5027
bk0: 5876a 14005936i bk1: 5764a 14002823i bk2: 5388a 14013078i bk3: 5524a 14010022i bk4: 5512a 14005112i bk5: 5608a 14003807i bk6: 5408a 14007035i bk7: 5508a 14004280i bk8: 5476a 14004164i bk9: 5436a 14004402i bk10: 5444a 14004495i bk11: 5508a 14000365i bk12: 5820a 13997146i bk13: 6280a 13989189i bk14: 6092a 13995801i bk15: 6256a 13990327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975253 n_act=10327 n_pre=10311 n_req=31403 n_rd=90784 n_write=20836 bw_util=0.01582
n_activity=442855 dram_eff=0.5041
bk0: 5892a 14006579i bk1: 5692a 14003301i bk2: 5612a 14006624i bk3: 5644a 14001950i bk4: 5620a 14004911i bk5: 5556a 13997331i bk6: 5348a 14006023i bk7: 5396a 14002225i bk8: 5416a 13999815i bk9: 5360a 14003992i bk10: 5604a 14003933i bk11: 5484a 13999529i bk12: 6056a 13994553i bk13: 5948a 13999532i bk14: 6104a 13992911i bk15: 6052a 13994510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13974466 n_act=10480 n_pre=10464 n_req=31619 n_rd=90936 n_write=21165 bw_util=0.01589
n_activity=443982 dram_eff=0.505
bk0: 5804a 14007537i bk1: 5736a 14009523i bk2: 5556a 14006856i bk3: 5744a 14003119i bk4: 5564a 14004525i bk5: 5552a 14001483i bk6: 5372a 14007275i bk7: 5452a 14000240i bk8: 5472a 13992885i bk9: 5380a 14001197i bk10: 5532a 13999926i bk11: 5524a 13998732i bk12: 6012a 14001004i bk13: 5980a 13995318i bk14: 6064a 13995469i bk15: 6192a 13991831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975074 n_act=10436 n_pre=10420 n_req=31406 n_rd=90576 n_write=21005 bw_util=0.01582
n_activity=443180 dram_eff=0.5035
bk0: 5824a 14003891i bk1: 5824a 14001542i bk2: 5504a 14006685i bk3: 5560a 14003948i bk4: 5500a 14008907i bk5: 5472a 14004722i bk6: 5404a 14005959i bk7: 5520a 14005057i bk8: 5432a 14001244i bk9: 5360a 14000860i bk10: 5376a 14002473i bk11: 5516a 13998564i bk12: 5912a 13997339i bk13: 5988a 14000950i bk14: 6164a 13991466i bk15: 6220a 13992127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13972691 n_act=10670 n_pre=10654 n_req=31971 n_rd=91976 n_write=21520 bw_util=0.01609
n_activity=451691 dram_eff=0.5025
bk0: 6068a 14002461i bk1: 5964a 14002357i bk2: 5692a 14007358i bk3: 5612a 14004386i bk4: 5436a 14005900i bk5: 5400a 14003488i bk6: 5564a 14004227i bk7: 5612a 14001083i bk8: 5524a 14003627i bk9: 5488a 14001640i bk10: 5624a 13999395i bk11: 5588a 14000870i bk12: 5980a 14000389i bk13: 6072a 13998818i bk14: 6132a 13994961i bk15: 6220a 13994858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386823
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13974390 n_act=10488 n_pre=10472 n_req=31569 n_rd=91052 n_write=21109 bw_util=0.0159
n_activity=444693 dram_eff=0.5044
bk0: 5728a 14009791i bk1: 5844a 14005584i bk2: 5700a 14006307i bk3: 5504a 14008876i bk4: 5604a 14005570i bk5: 5592a 13999643i bk6: 5452a 14005530i bk7: 5380a 14014193i bk8: 5548a 14001105i bk9: 5500a 14003707i bk10: 5500a 14001651i bk11: 5548a 14001189i bk12: 6040a 13995353i bk13: 5904a 14000320i bk14: 6192a 13996957i bk15: 6016a 13992267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381296
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975454 n_act=10232 n_pre=10216 n_req=31560 n_rd=90704 n_write=20905 bw_util=0.01582
n_activity=439848 dram_eff=0.5075
bk0: 5844a 14003454i bk1: 5852a 14003431i bk2: 5616a 14008869i bk3: 5572a 14004997i bk4: 5508a 14004892i bk5: 5388a 14005837i bk6: 5356a 14002857i bk7: 5492a 14007676i bk8: 5492a 14004322i bk9: 5424a 14005522i bk10: 5584a 14000122i bk11: 5368a 13996192i bk12: 6088a 13997194i bk13: 5920a 13997220i bk14: 6164a 13996089i bk15: 6036a 13993422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381701
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975807 n_act=10279 n_pre=10263 n_req=31281 n_rd=90372 n_write=20790 bw_util=0.01576
n_activity=439680 dram_eff=0.5056
bk0: 5804a 14010865i bk1: 5764a 14005727i bk2: 5392a 14011253i bk3: 5288a 14012289i bk4: 5664a 14002731i bk5: 5572a 14006103i bk6: 5488a 14004656i bk7: 5428a 14005551i bk8: 5344a 14003494i bk9: 5436a 14002052i bk10: 5456a 14002378i bk11: 5384a 14001733i bk12: 6044a 13999549i bk13: 6056a 13992770i bk14: 6180a 13999401i bk15: 6072a 13996585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382484
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14107511 n_nop=13975573 n_act=10356 n_pre=10340 n_req=31310 n_rd=90532 n_write=20710 bw_util=0.01577
n_activity=442642 dram_eff=0.5026
bk0: 5796a 14007104i bk1: 5780a 14003989i bk2: 5544a 14005081i bk3: 5672a 14006087i bk4: 5448a 14006748i bk5: 5408a 14006700i bk6: 5504a 14006488i bk7: 5448a 14008094i bk8: 5396a 14005911i bk9: 5456a 14001608i bk10: 5504a 14003497i bk11: 5428a 14001318i bk12: 5856a 13998423i bk13: 6064a 13990704i bk14: 6104a 13994873i bk15: 6124a 13993647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11226, Miss_rate = 0.055, Pending_hits = 2133, Reservation_fails = 21
L2_cache_bank[1]: Access = 205937, Miss = 11385, Miss_rate = 0.055, Pending_hits = 2143, Reservation_fails = 19
L2_cache_bank[2]: Access = 205029, Miss = 11167, Miss_rate = 0.054, Pending_hits = 2107, Reservation_fails = 21
L2_cache_bank[3]: Access = 205636, Miss = 11420, Miss_rate = 0.056, Pending_hits = 2183, Reservation_fails = 19
L2_cache_bank[4]: Access = 205010, Miss = 11254, Miss_rate = 0.055, Pending_hits = 2076, Reservation_fails = 13
L2_cache_bank[5]: Access = 206107, Miss = 11471, Miss_rate = 0.056, Pending_hits = 2121, Reservation_fails = 25
L2_cache_bank[6]: Access = 206240, Miss = 11413, Miss_rate = 0.055, Pending_hits = 2119, Reservation_fails = 14
L2_cache_bank[7]: Access = 205089, Miss = 11283, Miss_rate = 0.055, Pending_hits = 2093, Reservation_fails = 18
L2_cache_bank[8]: Access = 205876, Miss = 11344, Miss_rate = 0.055, Pending_hits = 2204, Reservation_fails = 24
L2_cache_bank[9]: Access = 205691, Miss = 11390, Miss_rate = 0.055, Pending_hits = 2086, Reservation_fails = 16
L2_cache_bank[10]: Access = 205863, Miss = 11279, Miss_rate = 0.055, Pending_hits = 2034, Reservation_fails = 33
L2_cache_bank[11]: Access = 205901, Miss = 11365, Miss_rate = 0.055, Pending_hits = 2125, Reservation_fails = 13
L2_cache_bank[12]: Access = 206031, Miss = 11505, Miss_rate = 0.056, Pending_hits = 2065, Reservation_fails = 30
L2_cache_bank[13]: Access = 206398, Miss = 11489, Miss_rate = 0.056, Pending_hits = 2101, Reservation_fails = 32
L2_cache_bank[14]: Access = 205748, Miss = 11441, Miss_rate = 0.056, Pending_hits = 2038, Reservation_fails = 13
L2_cache_bank[15]: Access = 206195, Miss = 11322, Miss_rate = 0.055, Pending_hits = 2041, Reservation_fails = 21
L2_cache_bank[16]: Access = 240327, Miss = 11413, Miss_rate = 0.047, Pending_hits = 2318, Reservation_fails = 18
L2_cache_bank[17]: Access = 205364, Miss = 11263, Miss_rate = 0.055, Pending_hits = 2008, Reservation_fails = 21
L2_cache_bank[18]: Access = 204106, Miss = 11343, Miss_rate = 0.056, Pending_hits = 2025, Reservation_fails = 19
L2_cache_bank[19]: Access = 203935, Miss = 11250, Miss_rate = 0.055, Pending_hits = 2030, Reservation_fails = 26
L2_cache_bank[20]: Access = 203542, Miss = 11288, Miss_rate = 0.055, Pending_hits = 2036, Reservation_fails = 26
L2_cache_bank[21]: Access = 204790, Miss = 11345, Miss_rate = 0.055, Pending_hits = 2088, Reservation_fails = 18
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 249656
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 46174
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3144250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 205607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1113283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.1439
	minimum = 6
	maximum = 806
Network latency average = 37.5058
	minimum = 6
	maximum = 558
Slowest packet = 9050526
Flit latency average = 44.4995
	minimum = 6
	maximum = 557
Slowest flit = 15631041
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148683
	minimum = 0.0119519 (at node 6)
	maximum = 0.0808265 (at node 44)
Accepted packet rate average = 0.0148683
	minimum = 0.0119519 (at node 6)
	maximum = 0.0808265 (at node 44)
Injected flit rate average = 0.0223024
	minimum = 0.0182178 (at node 37)
	maximum = 0.0855039 (at node 44)
Accepted flit rate average= 0.0223024
	minimum = 0.0153811 (at node 6)
	maximum = 0.156976 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0907 (18 samples)
	minimum = 6 (18 samples)
	maximum = 535.111 (18 samples)
Network latency average = 21.475 (18 samples)
	minimum = 6 (18 samples)
	maximum = 391.278 (18 samples)
Flit latency average = 22.6419 (18 samples)
	minimum = 6 (18 samples)
	maximum = 390.611 (18 samples)
Fragmentation average = 0.00574269 (18 samples)
	minimum = 0 (18 samples)
	maximum = 91.5 (18 samples)
Injected packet rate average = 0.0240914 (18 samples)
	minimum = 0.0193531 (18 samples)
	maximum = 0.0820568 (18 samples)
Accepted packet rate average = 0.0240914 (18 samples)
	minimum = 0.0193531 (18 samples)
	maximum = 0.0820568 (18 samples)
Injected flit rate average = 0.0371637 (18 samples)
	minimum = 0.0252549 (18 samples)
	maximum = 0.101062 (18 samples)
Accepted flit rate average = 0.0371637 (18 samples)
	minimum = 0.0263092 (18 samples)
	maximum = 0.154307 (18 samples)
Injected packet size average = 1.54261 (18 samples)
Accepted packet size average = 1.54261 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 32 min, 43 sec (9163 sec)
gpgpu_simulation_rate = 12641 (inst/sec)
gpgpu_simulation_rate = 1270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1337097
gpu_sim_insn = 5569050
gpu_ipc =       4.1650
gpu_tot_sim_cycle = 13203680
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.1944
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 2813708
gpu_stall_icnt2sh    = 11027204
partiton_reqs_in_parallel = 29415320
partiton_reqs_in_parallel_total    = 164333206
partiton_level_parallism =      21.9994
partiton_level_parallism_total  =      14.6738
partiton_reqs_in_parallel_util = 29415320
partiton_reqs_in_parallel_util_total    = 164333206
gpu_sim_cycle_parition_util = 1337097
gpu_tot_sim_cycle_parition_util    = 7589615
partiton_level_parallism_util =      21.9994
partiton_level_parallism_util_total  =      21.7044
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       6.8008 GB/Sec
L2_BW_total  =      33.3758 GB/Sec
gpu_total_sim_rate=11542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7317, 7431, 7488, 7353, 7194, 7404, 6918, 7777, 6827, 7096, 7525, 7795, 7386, 7658, 7468, 6896, 6117, 5768, 6608, 6380, 6067, 6216, 6149, 6381, 6446, 6193, 6501, 5944, 6479, 6210, 6162, 6185, 5487, 6061, 5581, 5609, 6058, 5649, 5854, 5999, 6097, 5525, 6077, 6280, 5372, 6008, 6125, 5601, 5270, 4713, 4948, 4959, 5274, 4985, 5082, 5500, 4821, 5261, 5120, 5089, 5043, 4909, 5562, 5170, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 10640726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10514507
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 121333
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11296005	W0_Idle:168400708	W0_Scoreboard:304139018	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2888 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 13201325 
mrq_lat_table:152088 	4714 	6745 	38202 	23310 	21323 	29670 	38931 	36578 	11939 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3579662 	860039 	46566 	21275 	8644 	5041 	19393 	18702 	15266 	27358 	46312 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1438279 	344230 	1243378 	599849 	424612 	384420 	58147 	8797 	7920 	6982 	5039 	19375 	18607 	15124 	27367 	46553 	662 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	969816 	795222 	1363285 	302773 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	738250 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3805 	349 	107 	59 	62 	61 	84 	83 	76 	71 	51 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        45        42        16        16        16        21        35        34        70        67        70        70        46        47 
dram[1]:        43        49        24        43        19        16        17        16        36        35        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        45 
dram[3]:        45        47        43        45        17        16        16        16        31        36        71        69        69        71        48        46 
dram[4]:        43        50        44        47        17        17        16        16        35        33        68        55        65        70        47        47 
dram[5]:        46        45        45        45        17        16        16        16        30        40        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        39        39        60        60        62        62        48        46 
dram[7]:        47        46        43        28        16        23        16        16        39        39        59        57        64        64        46        45 
dram[8]:        45        45        34        43        16        16        17        16        34        28        61        57        83        46        45        43 
dram[9]:        46        45        45        45        16        16        16        16        39        40        65        64        66        71        44        48 
dram[10]:        44        45        45        46        17        16        16        20        44        41        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    239026    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    239174    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    239243    273981    336633    262807    239179    294957    371486    356935    275627    239163    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    239249    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    239161 
dram[4]:    346862    383020    374010    472773    238948    239188    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    239240    239130    376647    534302    358050    498286    570711    573999    565702    304374    259608    264985    277501    334492    471366    361875 
dram[6]:    238961    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    259458    421221    418110    509686    320940 
dram[7]:    553729    239245    239249    372102    239189    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    261992    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    239249    332469    335491    471074    291452    239050    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    239231    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.269716  3.334975  3.220339  3.437613  2.939486  2.938686  2.858647  2.914196  2.797721  2.761194  3.161189  3.053009  3.156510  3.084677  2.900262  2.913815 
dram[1]:  3.197015  3.180153  3.222034  3.192953  2.953416  2.823864  2.859784  2.905465  2.953556  2.832425  3.187302  3.018362  3.157186  3.127630  2.899478  2.886250 
dram[2]:  3.218798  3.161290  3.207972  3.232715  2.909502  2.869501  2.786647  2.857351  2.818428  2.854077  3.063798  3.052099  3.121083  3.048656  2.881163  2.816850 
dram[3]:  3.178354  3.251224  3.140323  3.149371  2.879185  2.848138  2.908669  2.829882  2.836339  2.798571  3.127721  3.215170  3.192686  3.037139  2.941860  2.922369 
dram[4]:  3.317073  3.308703  3.119808  3.231746  2.896199  2.848175  2.818448  2.785612  2.810298  2.798037  3.084892  2.932600  3.109290  2.909091  2.888889  2.915924 
dram[5]:  3.144597  3.233177  3.110211  3.201653  2.779685  2.878519  2.752518  2.830925  2.807531  2.857550  3.116139  3.031339  3.070248  3.103208  2.872340  2.980494 
dram[6]:  3.096728  3.131772  3.147516  3.234910  2.850440  2.769118  2.823197  2.740489  2.838535  2.861304  3.004121  3.009887  3.018767  3.131944  2.935733  2.925032 
dram[7]:  3.129032  3.190184  3.032258  3.167488  2.823782  2.988006  2.772404  2.850679  2.713731  2.750332  3.136228  3.028409  3.084022  3.113960  2.962240  2.922369 
dram[8]:  3.164384  3.144817  3.181818  3.355903  2.884903  2.977671  2.842262  2.849854  2.722296  2.807531  3.120234  3.035556  3.581818  3.123209  3.013441  2.960000 
dram[9]:  3.356678  3.187500  3.163575  3.371058  2.848527  2.816881  2.911677  2.901198  2.793629  2.859353  2.970213  3.175926  3.076712  3.077341  2.913706  2.880769 
dram[10]:  3.214173  3.179724  3.237374  3.166400  2.890244  2.933754  2.760168  2.907550  2.756098  2.829847  3.115214  2.987124  3.089386  3.013227  2.918054  2.945312 
average row locality = 363891/121378 = 2.997998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1548      1522      1449      1467      1463      1512      1437      1423      1407      1448      1400      1448      1618      1619      1590      1638 
dram[1]:      1577      1558      1459      1451      1452      1479      1412      1452      1443      1447      1398      1463      1523      1581      1601      1647 
dram[2]:      1566      1537      1435      1458      1463      1470      1449      1459      1442      1425      1427      1461      1563      1659      1627      1641 
dram[3]:      1570      1506      1492      1500      1483      1475      1421      1427      1447      1414      1480      1439      1603      1561      1623      1606 
dram[4]:      1551      1512      1475      1529      1474      1472      1442      1433      1445      1427      1466      1456      1597      1588      1605      1632 
dram[5]:      1546      1530      1450      1458      1465      1461      1438      1461      1440      1406      1435      1454      1577      1592      1630      1648 
dram[6]:      1610      1600      1523      1494      1451      1432      1477      1502      1473      1464      1495      1483      1581      1606      1619      1641 
dram[7]:      1516      1548      1487      1474      1477      1488      1432      1440      1474      1459      1455      1463      1589      1545      1628      1595 
dram[8]:      1549      1552      1472      1476      1458      1425      1432      1455      1458      1431      1460      1421      1601      1571      1611      1609 
dram[9]:      1551      1519      1435      1404      1504      1479      1464      1442      1424      1442      1448      1425      1594      1612      1639      1603 
dram[10]:      1525      1551      1474      1493      1442      1432      1476      1430      1442      1440      1459      1424      1562      1597      1623      1614 
total reads: 264627
bank skew: 1659/1398 = 1.19
chip skew: 24451/23943 = 1.02
number of total write accesses:
dram[0]:       525       509       451       434       480       501       464       445       557       587       620       683       661       676       620       661 
dram[1]:       565       525       442       452       450       509       444       515       592       632       610       674       586       649       620       662 
dram[2]:       523       521       416       459       466       487       471       504       638       570       638       648       628       722       652       666 
dram[3]:       515       487       455       503       495       513       458       486       598       545       675       638       667       647       654       615 
dram[4]:       489       503       478       507       507       479       483       503       629       568       678       676       679       684       631       657 
dram[5]:       520       536       469       479       478       482       475       498       573       600       631       674       652       633       665       644 
dram[6]:       567       539       504       489       493       451       519       515       619       599       692       648       671       649       665       661 
dram[7]:       521       532       487       455       494       505       517       450       621       612       640       669       650       641       647       626 
dram[8]:       530       511       453       457       472       442       478       500       581       582       668       628       960       609       631       611 
dram[9]:       510       521       441       413       527       490       481       496       593       591       646       633       652       656       657       644 
dram[10]:       516       519       449       486       454       428       492       457       592       589       650       664       650       681       656       648 
total reads: 99264
bank skew: 960/413 = 2.32
chip skew: 9281/8874 = 1.05
average mf latency per bank:
dram[0]:      35375     35160     50617     49659     43812     43237     41236     41640     37271     36123     33720     32539     30281     31082     31293     31062
dram[1]:      34297     33729     47226     49496     47545     45413     42306     39519     36015     34621     35078     32520     31585     29766     31394     30733
dram[2]:      34735     35341     48023     47349     45741     46931     39879     39382     34848     36368     32845     33372     31541     29956     31164     30524
dram[3]:      34887     35406     50783     46721     43101     44555     40130     40931     34238     35730     31492     32896     29273     30076     30577     31155
dram[4]:      33956     33986     47160     48559     47255     43552     40098     38212     34730     35864     32464     32385     30583     29375     31365     30599
dram[5]:      34489     34040     48557     47216     44890     44812     40686     38870     36890     33169     32400     32051     28864     31147     31156     31282
dram[6]:      33903     33409     47086     47923     46366     45640     40837     39462     35578     35070     32454     33652     29184     30833     31491     30398
dram[7]:      34180     34555     47305     48845     44317     43635     39530     41677     34721     33978     32949     32651     30038     30064     29745     31564
dram[8]:      35347     35329     47486     49125     46112     47979     40787     40467     35624     36152     31801     33586     30264     31887     30624     31058
dram[9]:      35562     34815     49029     52633     44308     42956     39938     40768     36407     35615     33508     32181     29719     30468     30292     29693
dram[10]:      34056     35033     48239     47133     46052     46577     40629     40563     35321     36267     32383     31816     29544     28372     31533     31771
maximum mf latency per bank:
dram[0]:     342725    334062    334108    334110    334077    334075    334163    333961    261975    334009    259480    259450    342847    342708    342742    342747
dram[1]:     342638    334057    334091    333990    333973    333980    334018    334077    333987    334124    259464    340500    342735    259647    342735    342763
dram[2]:     334050    334088    334073    334063    334086    334073    334091    262277    333941    322745    254271    259446    342686    342712    342706    342721
dram[3]:     334030    334082    334070    297258    334003    334015    262036    334013    334000    262346    259538    259544    259722    342696    342752    342684
dram[4]:     342659    334036    334042    334052    334032    334021    333963    334003    334056    334052    269081    259505    342651    342701    342729    342679
dram[5]:     334114    351968    334034    334051    334065    334033    334050    334000    262115    262332    259427    322940    342669    342693    342705    342775
dram[6]:     334065    342653    334021    334022    334066    334055    334069    333936    322705    334108    259865    292642    259897    342741    342730    342722
dram[7]:     342787    334015    334042    334021    334012    333984    333995    334033    334037    317278    259542    259409    342777    342710    342746    342762
dram[8]:     334049    342737    334021    334003    334014    333990    334125    334053    334031    334079    259537    259501    342687    342687    342714    342727
dram[9]:     322931    342702    334031    297113    334020    334002    334039    334022    261873    333954    259464    322864    342673    342665    342787    342672
dram[10]:     288833    342740    334014    333972    333987    334033    333995    334011    334063    333977    259468    259477    342670    259507    342744    342741
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16451192 n_act=10832 n_pre=10816 n_req=32863 n_rd=95956 n_write=21507 bw_util=0.01416
n_activity=456913 dram_eff=0.5142
bk0: 6192a 16480606i bk1: 6088a 16484824i bk2: 5796a 16489177i bk3: 5868a 16487027i bk4: 5852a 16480895i bk5: 6048a 16476961i bk6: 5748a 16484809i bk7: 5692a 16488276i bk8: 5628a 16481739i bk9: 5792a 16478470i bk10: 5600a 16484236i bk11: 5792a 16477285i bk12: 6472a 16472499i bk13: 6476a 16473400i bk14: 6360a 16474250i bk15: 6552a 16469023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450982 n_act=10893 n_pre=10877 n_req=32870 n_rd=95772 n_write=21779 bw_util=0.01417
n_activity=454276 dram_eff=0.5175
bk0: 6308a 16478396i bk1: 6232a 16476723i bk2: 5836a 16487928i bk3: 5804a 16483815i bk4: 5808a 16481866i bk5: 5916a 16474203i bk6: 5648a 16484967i bk7: 5808a 16482217i bk8: 5772a 16483363i bk9: 5788a 16477699i bk10: 5592a 16479033i bk11: 5852a 16475371i bk12: 6092a 16477262i bk13: 6324a 16472926i bk14: 6404a 16476247i bk15: 6588a 16465002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16449826 n_act=11086 n_pre=11070 n_req=33091 n_rd=96328 n_write=21993 bw_util=0.01426
n_activity=463394 dram_eff=0.5107
bk0: 6264a 16482913i bk1: 6148a 16480181i bk2: 5740a 16490906i bk3: 5832a 16487286i bk4: 5852a 16481466i bk5: 5880a 16481258i bk6: 5796a 16484125i bk7: 5836a 16481443i bk8: 5768a 16480432i bk9: 5700a 16480874i bk10: 5708a 16481035i bk11: 5844a 16476500i bk12: 6252a 16473394i bk13: 6636a 16465395i bk14: 6508a 16470943i bk15: 6564a 16466674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339661
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450399 n_act=10960 n_pre=10944 n_req=32998 n_rd=96188 n_write=21812 bw_util=0.01423
n_activity=461336 dram_eff=0.5116
bk0: 6280a 16483598i bk1: 6024a 16480013i bk2: 5968a 16485000i bk3: 6000a 16478298i bk4: 5932a 16481511i bk5: 5900a 16474451i bk6: 5684a 16483045i bk7: 5708a 16477935i bk8: 5788a 16475252i bk9: 5656a 16481486i bk10: 5920a 16480634i bk11: 5756a 16475795i bk12: 6412a 16470836i bk13: 6244a 16476350i bk14: 6492a 16469452i bk15: 6424a 16471908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16449330 n_act=11172 n_pre=11156 n_req=33255 n_rd=96416 n_write=22229 bw_util=0.0143
n_activity=463435 dram_eff=0.512
bk0: 6204a 16485058i bk1: 6048a 16487556i bk2: 5900a 16484032i bk3: 6116a 16480690i bk4: 5896a 16481589i bk5: 5888a 16478895i bk6: 5768a 16483711i bk7: 5732a 16476751i bk8: 5780a 16469959i bk9: 5708a 16477039i bk10: 5864a 16476012i bk11: 5824a 16475011i bk12: 6388a 16477156i bk13: 6352a 16470768i bk14: 6420a 16471600i bk15: 6528a 16469178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450214 n_act=11074 n_pre=11058 n_req=33000 n_rd=95964 n_write=21993 bw_util=0.01422
n_activity=461682 dram_eff=0.511
bk0: 6184a 16481724i bk1: 6120a 16478961i bk2: 5800a 16483915i bk3: 5832a 16482920i bk4: 5860a 16486593i bk5: 5844a 16480938i bk6: 5752a 16482385i bk7: 5844a 16481538i bk8: 5760a 16477672i bk9: 5624a 16478346i bk10: 5740a 16479039i bk11: 5816a 16475327i bk12: 6308a 16473226i bk13: 6368a 16477232i bk14: 6520a 16467053i bk15: 6592a 16468631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16447033 n_act=11373 n_pre=11357 n_req=33732 n_rd=97804 n_write=22736 bw_util=0.01453
n_activity=471593 dram_eff=0.5112
bk0: 6440a 16478234i bk1: 6400a 16479198i bk2: 6092a 16483979i bk3: 5976a 16481983i bk4: 5804a 16481659i bk5: 5728a 16479578i bk6: 5908a 16479822i bk7: 6008a 16476134i bk8: 5892a 16480180i bk9: 5856a 16476288i bk10: 5980a 16473510i bk11: 5932a 16476537i bk12: 6324a 16476392i bk13: 6424a 16474848i bk14: 6476a 16470127i bk15: 6564a 16472031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34404
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16449592 n_act=11147 n_pre=11131 n_req=33137 n_rd=96280 n_write=22153 bw_util=0.01428
n_activity=463417 dram_eff=0.5111
bk0: 6064a 16485794i bk1: 6192a 16482703i bk2: 5948a 16484715i bk3: 5896a 16485208i bk4: 5908a 16483162i bk5: 5952a 16476289i bk6: 5728a 16482086i bk7: 5760a 16490280i bk8: 5896a 16477956i bk9: 5836a 16479084i bk10: 5820a 16478303i bk11: 5852a 16476926i bk12: 6356a 16473303i bk13: 6180a 16478463i bk14: 6512a 16474895i bk15: 6380a 16468869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450818 n_act=10878 n_pre=10862 n_req=33094 n_rd=95924 n_write=21821 bw_util=0.01419
n_activity=457576 dram_eff=0.5146
bk0: 6196a 16480515i bk1: 6208a 16481283i bk2: 5888a 16487270i bk3: 5904a 16481897i bk4: 5832a 16481726i bk5: 5700a 16482840i bk6: 5728a 16480076i bk7: 5820a 16484094i bk8: 5832a 16479693i bk9: 5724a 16482158i bk10: 5840a 16477319i bk11: 5684a 16472861i bk12: 6404a 16474583i bk13: 6284a 16473967i bk14: 6444a 16473478i bk15: 6436a 16470003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450630 n_act=10955 n_pre=10939 n_req=32936 n_rd=95940 n_write=21839 bw_util=0.0142
n_activity=459012 dram_eff=0.5132
bk0: 6204a 16487910i bk1: 6076a 16481968i bk2: 5740a 16487775i bk3: 5616a 16490433i bk4: 6016a 16479084i bk5: 5916a 16482045i bk6: 5856a 16479993i bk7: 5768a 16481544i bk8: 5696a 16478881i bk9: 5768a 16478107i bk10: 5792a 16477704i bk11: 5700a 16478251i bk12: 6376a 16476029i bk13: 6448a 16468778i bk14: 6556a 16474955i bk15: 6412a 16472837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16590303 n_nop=16450642 n_act=11009 n_pre=10993 n_req=32915 n_rd=95936 n_write=21723 bw_util=0.01418
n_activity=461398 dram_eff=0.51
bk0: 6100a 16483807i bk1: 6204a 16480039i bk2: 5896a 16483098i bk3: 5972a 16484986i bk4: 5768a 16484975i bk5: 5728a 16483113i bk6: 5904a 16481925i bk7: 5720a 16483905i bk8: 5768a 16482247i bk9: 5760a 16476994i bk10: 5836a 16479616i bk11: 5696a 16478085i bk12: 6248a 16474275i bk13: 6388a 16467339i bk14: 6492a 16470316i bk15: 6456a 16470715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11912, Miss_rate = 0.057, Pending_hits = 2145, Reservation_fails = 21
L2_cache_bank[1]: Access = 210322, Miss = 12077, Miss_rate = 0.057, Pending_hits = 2156, Reservation_fails = 19
L2_cache_bank[2]: Access = 209466, Miss = 11865, Miss_rate = 0.057, Pending_hits = 2113, Reservation_fails = 21
L2_cache_bank[3]: Access = 209934, Miss = 12078, Miss_rate = 0.058, Pending_hits = 2192, Reservation_fails = 19
L2_cache_bank[4]: Access = 209540, Miss = 11972, Miss_rate = 0.057, Pending_hits = 2084, Reservation_fails = 13
L2_cache_bank[5]: Access = 210392, Miss = 12110, Miss_rate = 0.058, Pending_hits = 2129, Reservation_fails = 25
L2_cache_bank[6]: Access = 210689, Miss = 12119, Miss_rate = 0.058, Pending_hits = 2122, Reservation_fails = 14
L2_cache_bank[7]: Access = 209302, Miss = 11928, Miss_rate = 0.057, Pending_hits = 2098, Reservation_fails = 18
L2_cache_bank[8]: Access = 210327, Miss = 12055, Miss_rate = 0.057, Pending_hits = 2208, Reservation_fails = 24
L2_cache_bank[9]: Access = 209957, Miss = 12049, Miss_rate = 0.057, Pending_hits = 2093, Reservation_fails = 16
L2_cache_bank[10]: Access = 210261, Miss = 11981, Miss_rate = 0.057, Pending_hits = 2039, Reservation_fails = 33
L2_cache_bank[11]: Access = 210055, Miss = 12010, Miss_rate = 0.057, Pending_hits = 2126, Reservation_fails = 13
L2_cache_bank[12]: Access = 210465, Miss = 12229, Miss_rate = 0.058, Pending_hits = 2077, Reservation_fails = 30
L2_cache_bank[13]: Access = 210869, Miss = 12222, Miss_rate = 0.058, Pending_hits = 2108, Reservation_fails = 32
L2_cache_bank[14]: Access = 209940, Miss = 12058, Miss_rate = 0.057, Pending_hits = 2039, Reservation_fails = 13
L2_cache_bank[15]: Access = 210618, Miss = 12012, Miss_rate = 0.057, Pending_hits = 2048, Reservation_fails = 21
L2_cache_bank[16]: Access = 244634, Miss = 12041, Miss_rate = 0.049, Pending_hits = 2319, Reservation_fails = 18
L2_cache_bank[17]: Access = 209736, Miss = 11940, Miss_rate = 0.057, Pending_hits = 2014, Reservation_fails = 21
L2_cache_bank[18]: Access = 208560, Miss = 12059, Miss_rate = 0.058, Pending_hits = 2047, Reservation_fails = 19
L2_cache_bank[19]: Access = 208272, Miss = 11926, Miss_rate = 0.057, Pending_hits = 2033, Reservation_fails = 26
L2_cache_bank[20]: Access = 208064, Miss = 12003, Miss_rate = 0.058, Pending_hits = 2045, Reservation_fails = 26
L2_cache_bank[21]: Access = 209003, Miss = 11981, Miss_rate = 0.057, Pending_hits = 2092, Reservation_fails = 18
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 264627
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 46327
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3219713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1118634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5007
	minimum = 6
	maximum = 82
Network latency average = 8.19321
	minimum = 6
	maximum = 64
Slowest packet = 9202807
Flit latency average = 7.7248
	minimum = 6
	maximum = 64
Slowest flit = 15874720
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00143502
	minimum = 0.00117232 (at node 21)
	maximum = 0.00169397 (at node 32)
Accepted packet rate average = 0.00143502
	minimum = 0.00117232 (at node 21)
	maximum = 0.00169397 (at node 32)
Injected flit rate average = 0.00222735
	minimum = 0.00123813 (at node 21)
	maximum = 0.00346983 (at node 32)
Accepted flit rate average= 0.00222735
	minimum = 0.00164237 (at node 39)
	maximum = 0.00301848 (at node 7)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.6913 (19 samples)
	minimum = 6 (19 samples)
	maximum = 511.263 (19 samples)
Network latency average = 20.776 (19 samples)
	minimum = 6 (19 samples)
	maximum = 374.053 (19 samples)
Flit latency average = 21.8568 (19 samples)
	minimum = 6 (19 samples)
	maximum = 373.421 (19 samples)
Fragmentation average = 0.00544044 (19 samples)
	minimum = 0 (19 samples)
	maximum = 86.6842 (19 samples)
Injected packet rate average = 0.0228989 (19 samples)
	minimum = 0.0183962 (19 samples)
	maximum = 0.0778272 (19 samples)
Accepted packet rate average = 0.0228989 (19 samples)
	minimum = 0.0183962 (19 samples)
	maximum = 0.0778272 (19 samples)
Injected flit rate average = 0.0353249 (19 samples)
	minimum = 0.0239909 (19 samples)
	maximum = 0.0959256 (19 samples)
Accepted flit rate average = 0.0353249 (19 samples)
	minimum = 0.025011 (19 samples)
	maximum = 0.146345 (19 samples)
Injected packet size average = 1.54264 (19 samples)
Accepted packet size average = 1.54264 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 55 min, 18 sec (10518 sec)
gpgpu_simulation_rate = 11542 (inst/sec)
gpgpu_simulation_rate = 1255 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3440
gpu_sim_insn = 4446854
gpu_ipc =    1292.6901
gpu_tot_sim_cycle = 13429270
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =       9.3711
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 2813708
gpu_stall_icnt2sh    = 11027465
partiton_reqs_in_parallel = 75680
partiton_reqs_in_parallel_total    = 193748526
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.4330
partiton_reqs_in_parallel_util = 75680
partiton_reqs_in_parallel_util_total    = 193748526
gpu_sim_cycle_parition_util = 3440
gpu_tot_sim_cycle_parition_util    = 8926712
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7045
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     225.6906 GB/Sec
L2_BW_total  =      32.8729 GB/Sec
gpu_total_sim_rate=11948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7422, 7536, 7593, 7458, 7299, 7509, 7023, 7882, 6932, 7201, 7630, 7900, 7491, 7763, 7573, 7001, 6222, 5873, 6713, 6485, 6172, 6321, 6254, 6486, 6551, 6298, 6606, 6049, 6584, 6315, 6267, 6290, 5571, 6145, 5665, 5693, 6142, 5733, 5938, 6083, 6181, 5609, 6161, 6364, 5456, 6092, 6209, 5685, 5354, 4797, 5032, 5043, 5358, 5069, 5166, 5584, 4905, 5345, 5204, 5173, 5127, 4993, 5646, 5254, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 10640726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10514507
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 121333
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11312792	W0_Idle:168401911	W0_Scoreboard:304178530	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2884 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 13429269 
mrq_lat_table:152742 	4759 	6764 	38236 	23345 	21331 	29670 	38931 	36578 	11939 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3585753 	862139 	46566 	21275 	8644 	5041 	19393 	18702 	15266 	27358 	46312 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1440041 	344357 	1243379 	599849 	430913 	384420 	58147 	8797 	7920 	6982 	5039 	19375 	18607 	15124 	27367 	46553 	662 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	976655 	796373 	1363466 	302773 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	738270 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3812 	349 	107 	59 	62 	61 	84 	83 	76 	71 	51 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        45        42        16        16        16        21        35        34        70        67        70        70        46        47 
dram[1]:        43        49        24        43        19        16        17        16        36        35        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        45 
dram[3]:        45        47        43        45        17        16        16        16        31        36        71        69        69        71        48        46 
dram[4]:        43        50        44        47        17        17        16        16        35        33        68        55        65        70        47        47 
dram[5]:        46        45        45        45        17        16        16        16        30        40        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        39        39        60        60        62        62        48        46 
dram[7]:        47        46        43        28        16        23        16        16        39        39        59        57        64        64        46        45 
dram[8]:        45        45        34        43        16        16        17        16        34        28        61        57        83        46        45        43 
dram[9]:        46        45        45        45        16        16        16        16        39        40        65        64        66        71        44        48 
dram[10]:        44        45        45        46        17        16        16        20        44        41        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    239026    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    239174    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    239243    273981    336633    262807    239179    294957    371486    356935    275627    239163    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    239249    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    239161 
dram[4]:    346862    383020    374010    472773    238948    239188    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    239240    239130    376647    534302    358050    498286    570711    573999    565702    304374    259608    264985    277501    334492    471366    361875 
dram[6]:    238961    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    259458    421221    418110    509686    320940 
dram[7]:    553729    239245    239249    372102    239189    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    261992    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    239249    332469    335491    471074    291452    239050    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    239231    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.269716  3.334975  3.220339  3.437613  2.944109  2.941691  2.858859  2.921997  2.795745  2.759134  3.159126  3.048433  3.154483  3.092618  2.901704  2.920253 
dram[1]:  3.197015  3.180153  3.222034  3.192953  2.961180  2.822695  2.861538  2.912851  2.950867  2.832653  3.171115  3.005610  3.165919  3.127451  2.906005  2.891386 
dram[2]:  3.218798  3.161290  3.207972  3.232715  2.920181  2.869693  2.792754  2.860465  2.811321  2.848011  3.065185  3.052023  3.130497  3.051151  2.886364  2.826618 
dram[3]:  3.178354  3.251224  3.140323  3.149371  2.882096  2.848355  2.913447  2.830133  2.830579  2.796296  3.130435  3.206471  3.195225  3.037037  2.952196  2.925099 
dram[4]:  3.317073  3.308703  3.119808  3.231746  2.899270  2.849854  2.823099  2.785919  2.808367  2.797486  3.074286  2.936813  3.111717  2.914322  2.894194  2.917303 
dram[5]:  3.144597  3.233177  3.110211  3.201653  2.785714  2.890370  2.759712  2.834055  2.805556  2.854908  3.109445  3.028450  3.083906  3.106945  2.878750  2.984416 
dram[6]:  3.096728  3.131772  3.147516  3.234910  2.855051  2.775000  2.831683  2.743555  2.846884  2.860690  3.012346  2.998597  3.021362  3.137309  2.944730  2.927665 
dram[7]:  3.129032  3.190184  3.032258  3.167488  2.828080  2.991018  2.778094  2.858434  2.706564  2.752318  3.133034  3.032624  3.086658  3.119488  2.966190  2.934297 
dram[8]:  3.164384  3.144817  3.181818  3.355903  2.886567  2.977707  2.843982  2.857351  2.722075  2.802778  3.117130  3.029499  3.584379  3.128940  3.021505  2.973333 
dram[9]:  3.356678  3.187500  3.163575  3.371058  2.854137  2.822604  2.914798  2.899851  2.791724  2.853147  2.974504  3.174114  3.080711  3.086721  2.920051  2.879642 
dram[10]:  3.214173  3.179724  3.237374  3.166400  2.894977  2.929245  2.764706  2.907692  2.754386  2.829167  3.108664  2.985735  3.071823  3.011889  2.921995  2.945384 
average row locality = 364686/121586 = 2.999408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1548      1522      1449      1467      1469      1517      1440      1428      1413      1451      1404      1455      1624      1625      1593      1643 
dram[1]:      1577      1558      1459      1451      1457      1481      1416      1457      1449      1450      1407      1467      1529      1583      1605      1652 
dram[2]:      1566      1537      1435      1458      1473      1473      1456      1464      1446      1432      1431      1464      1573      1663      1634      1646 
dram[3]:      1570      1506      1492      1500      1485      1478      1427      1430      1455      1417      1485      1442      1607      1564      1629      1609 
dram[4]:      1551      1512      1475      1529      1479      1476      1448      1436      1451      1433      1472      1461      1604      1593      1611      1635 
dram[5]:      1546      1530      1450      1458      1472      1469      1443      1466      1446      1407      1441      1455      1585      1600      1635      1653 
dram[6]:      1610      1600      1523      1494      1457      1436      1483      1507      1481      1473      1504      1488      1589      1611      1625      1646 
dram[7]:      1516      1548      1487      1474      1480      1493      1436      1448      1480      1465      1456      1469      1592      1550      1632      1603 
dram[8]:      1549      1552      1472      1476      1462      1428      1436      1463      1465      1435      1461      1425      1606      1575      1615      1617 
dram[9]:      1551      1519      1435      1404      1508      1483      1469      1444      1430      1447      1454      1427      1599      1619      1644      1605 
dram[10]:      1525      1551      1474      1493      1448      1434      1482      1433      1448      1447      1465      1428      1568      1599      1628      1617 
total reads: 265286
bank skew: 1663/1404 = 1.18
chip skew: 24527/23998 = 1.02
number of total write accesses:
dram[0]:       525       509       451       434       480       501       464       445       558       588       621       685       663       679       621       664 
dram[1]:       565       525       442       452       450       509       444       515       593       632       613       676       589       650       621       664 
dram[2]:       523       521       416       459       466       487       471       504       640       573       638       648       634       723       652       669 
dram[3]:       515       487       455       503       495       513       458       486       600       546       675       639       668       650       656       617 
dram[4]:       489       503       478       507       507       479       483       503       630       570       680       677       680       686       632       658 
dram[5]:       520       536       469       479       478       482       475       498       574       600       633       674       657       637       668       645 
dram[6]:       567       539       504       489       493       451       519       515       620       601       692       650       674       651       666       661 
dram[7]:       521       532       487       455       494       505       517       450       623       613       640       669       652       643       649       630 
dram[8]:       530       511       453       457       472       442       478       500       582       583       668       629       964       609       633       613 
dram[9]:       510       521       441       413       527       490       481       496       594       593       646       633       653       659       657       644 
dram[10]:       516       519       449       486       454       429       492       457       593       590       652       665       656       681       657       648 
total reads: 99400
bank skew: 964/413 = 2.33
chip skew: 9292/8888 = 1.05
average mf latency per bank:
dram[0]:      35375     35160     50617     49659     43684     43136     41179     41537     37148     36060     33644     32409     30183     30968     31244     30961
dram[1]:      34297     33729     47226     49496     47426     45372     42223     39426     35899     34578     34878     32436     31458     29733     31331     30647
dram[2]:      34735     35341     48023     47349     45512     46864     39742     39289     34755     36195     32790     33332     31320     29900     31076     30426
dram[3]:      34887     35406     50783     46721     43062     44493     40011     40874     34080     35665     31427     32840     29215     30001     30478     31092
dram[4]:      33956     33986     47160     48559     47141     43469     39981     38160     34621     35729     32351     32302     30483     29292     31275     30553
dram[5]:      34489     34040     48557     47216     44736     44635     40588     38779     36771     33160     32283     32043     28704     30987     31055     31207
dram[6]:      33903     33409     47086     47923     46230     45549     40722     39371     35435     34893     32329     33549     29050     30744     31402     30339
dram[7]:      34180     34555     47305     48845     44255     43531     39456     41509     34597     33872     32940     32567     29978     29975     29674     31402
dram[8]:      35347     35329     47486     49125     46022     47908     40709     40310     35493     36070     31793     33512     30164     31836     30550     30926
dram[9]:      35562     34815     49029     52633     44226     42874     39844     40733     36290     35500     33420     32156     29647     30341     30233     29673
dram[10]:      34056     35033     48239     47133     45913     46508     40514     40506     35208     36133     32268     31747     29392     28353     31458     31735
maximum mf latency per bank:
dram[0]:     342725    334062    334108    334110    334077    334075    334163    333961    261975    334009    259480    259450    342847    342708    342742    342747
dram[1]:     342638    334057    334091    333990    333973    333980    334018    334077    333987    334124    259464    340500    342735    259647    342735    342763
dram[2]:     334050    334088    334073    334063    334086    334073    334091    262277    333941    322745    254271    259446    342686    342712    342706    342721
dram[3]:     334030    334082    334070    297258    334003    334015    262036    334013    334000    262346    259538    259544    259722    342696    342752    342684
dram[4]:     342659    334036    334042    334052    334032    334021    333963    334003    334056    334052    269081    259505    342651    342701    342729    342679
dram[5]:     334114    351968    334034    334051    334065    334033    334050    334000    262115    262332    259427    322940    342669    342693    342705    342775
dram[6]:     334065    342653    334021    334022    334066    334055    334069    333936    322705    334108    259865    292642    259897    342741    342730    342722
dram[7]:     342787    334015    334042    334021    334012    333984    333995    334033    334037    317278    259542    259409    342777    342710    342746    342762
dram[8]:     334049    342737    334021    334003    334014    333990    334125    334053    334031    334079    259537    259501    342687    342687    342714    342727
dram[9]:     322931    342702    334031    297113    334020    334002    334039    334022    261873    333954    259464    322864    342673    342665    342787    342672
dram[10]:     288833    342740    334014    333972    333987    334033    333995    334011    334063    333977    259468    259477    342670    259507    342744    342741
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16457246 n_act=10852 n_pre=10836 n_req=32936 n_rd=96192 n_write=21563 bw_util=0.01419
n_activity=458276 dram_eff=0.5139
bk0: 6192a 16486989i bk1: 6088a 16491208i bk2: 5796a 16495561i bk3: 5868a 16493413i bk4: 5876a 16487205i bk5: 6068a 16483220i bk6: 5760a 16491142i bk7: 5712a 16494629i bk8: 5652a 16488007i bk9: 5804a 16484777i bk10: 5616a 16490542i bk11: 5820a 16483513i bk12: 6496a 16478667i bk13: 6500a 16479608i bk14: 6372a 16480550i bk15: 6572a 16475298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16457054 n_act=10914 n_pre=10898 n_req=32938 n_rd=95992 n_write=21831 bw_util=0.0142
n_activity=455704 dram_eff=0.5171
bk0: 6308a 16484781i bk1: 6232a 16483108i bk2: 5836a 16494314i bk3: 5804a 16490201i bk4: 5828a 16488216i bk5: 5924a 16480551i bk6: 5664a 16491301i bk7: 5828a 16488550i bk8: 5796a 16489634i bk9: 5800a 16484040i bk10: 5628a 16485166i bk11: 5868a 16481564i bk12: 6116a 16483538i bk13: 6332a 16479241i bk14: 6420a 16482572i bk15: 6608a 16471286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16455836 n_act=11106 n_pre=11090 n_req=33175 n_rd=96604 n_write=22053 bw_util=0.0143
n_activity=465066 dram_eff=0.5103
bk0: 6264a 16489297i bk1: 6148a 16486566i bk2: 5740a 16497291i bk3: 5832a 16493671i bk4: 5892a 16487752i bk5: 5892a 16487549i bk6: 5824a 16490437i bk7: 5856a 16487768i bk8: 5784a 16486689i bk9: 5728a 16487049i bk10: 5724a 16487363i bk11: 5856a 16482841i bk12: 6292a 16479471i bk13: 6652a 16471598i bk14: 6536a 16477252i bk15: 6584a 16472943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339571
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16456505 n_act=10978 n_pre=10962 n_req=33059 n_rd=96384 n_write=21860 bw_util=0.01425
n_activity=462570 dram_eff=0.5112
bk0: 6280a 16489980i bk1: 6024a 16486399i bk2: 5968a 16491386i bk3: 6000a 16484687i bk4: 5940a 16487885i bk5: 5912a 16480792i bk6: 5708a 16489364i bk7: 5720a 16484265i bk8: 5820a 16481435i bk9: 5668a 16487796i bk10: 5940a 16486956i bk11: 5768a 16482074i bk12: 6428a 16477123i bk13: 6256a 16482615i bk14: 6516a 16475760i bk15: 6436a 16478191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339625
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16455382 n_act=11193 n_pre=11177 n_req=33328 n_rd=96664 n_write=22273 bw_util=0.01433
n_activity=464893 dram_eff=0.5117
bk0: 6204a 16491442i bk1: 6048a 16493941i bk2: 5900a 16490418i bk3: 6116a 16487077i bk4: 5916a 16487908i bk5: 5904a 16485213i bk6: 5792a 16490029i bk7: 5744a 16483078i bk8: 5804a 16476227i bk9: 5732a 16483277i bk10: 5888a 16482208i bk11: 5844a 16481327i bk12: 6416a 16483405i bk13: 6372a 16476978i bk14: 6444a 16477894i bk15: 6540a 16475506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16456242 n_act=11091 n_pre=11075 n_req=33081 n_rd=96224 n_write=22057 bw_util=0.01425
n_activity=463130 dram_eff=0.5108
bk0: 6184a 16488105i bk1: 6120a 16485344i bk2: 5800a 16490299i bk3: 5832a 16489308i bk4: 5888a 16492886i bk5: 5876a 16487185i bk6: 5772a 16488711i bk7: 5864a 16487860i bk8: 5784a 16483944i bk9: 5628a 16484701i bk10: 5764a 16485280i bk11: 5820a 16481679i bk12: 6340a 16479371i bk13: 6400a 16483340i bk14: 6540a 16473318i bk15: 6612a 16474942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16453035 n_act=11391 n_pre=11375 n_req=33819 n_rd=98108 n_write=22780 bw_util=0.01457
n_activity=473253 dram_eff=0.5109
bk0: 6440a 16484615i bk1: 6400a 16485585i bk2: 6092a 16490366i bk3: 5976a 16488372i bk4: 5828a 16487977i bk5: 5744a 16485910i bk6: 5932a 16486170i bk7: 6028a 16482455i bk8: 5924a 16486473i bk9: 5892a 16482489i bk10: 6016a 16479795i bk11: 5952a 16482728i bk12: 6356a 16482551i bk13: 6444a 16481089i bk14: 6500a 16476439i bk15: 6584a 16478337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343918
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16455660 n_act=11162 n_pre=11146 n_req=33209 n_rd=96516 n_write=22205 bw_util=0.01431
n_activity=464707 dram_eff=0.5109
bk0: 6064a 16492175i bk1: 6192a 16489087i bk2: 5948a 16491100i bk3: 5896a 16491594i bk4: 5920a 16489503i bk5: 5972a 16482615i bk6: 5744a 16488438i bk7: 5792a 16496582i bk8: 5920a 16484127i bk9: 5860a 16485356i bk10: 5824a 16484652i bk11: 5876a 16483244i bk12: 6368a 16479628i bk13: 6200a 16484743i bk14: 6528a 16481190i bk15: 6412a 16475092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16456907 n_act=10894 n_pre=10878 n_req=33161 n_rd=96148 n_write=21862 bw_util=0.01422
n_activity=458950 dram_eff=0.5143
bk0: 6196a 16486902i bk1: 6208a 16487671i bk2: 5888a 16493659i bk3: 5904a 16488286i bk4: 5848a 16488062i bk5: 5712a 16489179i bk6: 5744a 16486403i bk7: 5852a 16490391i bk8: 5860a 16485954i bk9: 5740a 16488427i bk10: 5844a 16483668i bk11: 5700a 16479120i bk12: 6424a 16480780i bk13: 6300a 16480317i bk14: 6460a 16479793i bk15: 6468a 16476255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16456748 n_act=10969 n_pre=10953 n_req=32996 n_rd=96152 n_write=21867 bw_util=0.01422
n_activity=460110 dram_eff=0.513
bk0: 6204a 16494294i bk1: 6076a 16488354i bk2: 5740a 16494162i bk3: 5616a 16496820i bk4: 6032a 16485442i bk5: 5932a 16488402i bk6: 5876a 16486324i bk7: 5776a 16487894i bk8: 5720a 16485135i bk9: 5788a 16484337i bk10: 5816a 16484016i bk11: 5708a 16484589i bk12: 6396a 16482335i bk13: 6476a 16475040i bk14: 6576a 16481303i bk15: 6420a 16479183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16596689 n_nop=16456696 n_act=11037 n_pre=11021 n_req=32984 n_rd=96160 n_write=21775 bw_util=0.01421
n_activity=462910 dram_eff=0.5095
bk0: 6100a 16490192i bk1: 6204a 16486426i bk2: 5896a 16489487i bk3: 5972a 16491376i bk4: 5792a 16491292i bk5: 5736a 16489385i bk6: 5928a 16488244i bk7: 5732a 16490230i bk8: 5792a 16488513i bk9: 5788a 16483242i bk10: 5860a 16485822i bk11: 5712a 16484387i bk12: 6272a 16480323i bk13: 6396a 16473676i bk14: 6512a 16476631i bk15: 6468a 16477047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11940, Miss_rate = 0.057, Pending_hits = 2229, Reservation_fails = 21
L2_cache_bank[1]: Access = 210694, Miss = 12108, Miss_rate = 0.057, Pending_hits = 2249, Reservation_fails = 19
L2_cache_bank[2]: Access = 209838, Miss = 11899, Miss_rate = 0.057, Pending_hits = 2215, Reservation_fails = 21
L2_cache_bank[3]: Access = 210306, Miss = 12099, Miss_rate = 0.058, Pending_hits = 2255, Reservation_fails = 19
L2_cache_bank[4]: Access = 209912, Miss = 12014, Miss_rate = 0.057, Pending_hits = 2210, Reservation_fails = 13
L2_cache_bank[5]: Access = 210764, Miss = 12137, Miss_rate = 0.058, Pending_hits = 2210, Reservation_fails = 25
L2_cache_bank[6]: Access = 211062, Miss = 12150, Miss_rate = 0.058, Pending_hits = 2215, Reservation_fails = 14
L2_cache_bank[7]: Access = 209674, Miss = 11946, Miss_rate = 0.057, Pending_hits = 2152, Reservation_fails = 18
L2_cache_bank[8]: Access = 210700, Miss = 12091, Miss_rate = 0.057, Pending_hits = 2316, Reservation_fails = 24
L2_cache_bank[9]: Access = 210329, Miss = 12075, Miss_rate = 0.057, Pending_hits = 2171, Reservation_fails = 16
L2_cache_bank[10]: Access = 210637, Miss = 12018, Miss_rate = 0.057, Pending_hits = 2150, Reservation_fails = 33
L2_cache_bank[11]: Access = 210428, Miss = 12038, Miss_rate = 0.057, Pending_hits = 2210, Reservation_fails = 13
L2_cache_bank[12]: Access = 210840, Miss = 12272, Miss_rate = 0.058, Pending_hits = 2206, Reservation_fails = 30
L2_cache_bank[13]: Access = 211242, Miss = 12255, Miss_rate = 0.058, Pending_hits = 2207, Reservation_fails = 32
L2_cache_bank[14]: Access = 210315, Miss = 12079, Miss_rate = 0.057, Pending_hits = 2100, Reservation_fails = 13
L2_cache_bank[15]: Access = 210991, Miss = 12050, Miss_rate = 0.057, Pending_hits = 2161, Reservation_fails = 21
L2_cache_bank[16]: Access = 245010, Miss = 12066, Miss_rate = 0.049, Pending_hits = 2391, Reservation_fails = 18
L2_cache_bank[17]: Access = 210104, Miss = 11971, Miss_rate = 0.057, Pending_hits = 2106, Reservation_fails = 21
L2_cache_bank[18]: Access = 208928, Miss = 12090, Miss_rate = 0.058, Pending_hits = 2140, Reservation_fails = 19
L2_cache_bank[19]: Access = 208640, Miss = 11948, Miss_rate = 0.057, Pending_hits = 2099, Reservation_fails = 26
L2_cache_bank[20]: Access = 208436, Miss = 12038, Miss_rate = 0.058, Pending_hits = 2150, Reservation_fails = 26
L2_cache_bank[21]: Access = 209375, Miss = 12002, Miss_rate = 0.057, Pending_hits = 2155, Reservation_fails = 18
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 265286
L2_total_cache_miss_rate = 0.0570
L2_total_cache_pending_hits = 48297
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3225256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 221233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1118653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61854
	minimum = 6
	maximum = 54
Network latency average = 8.33189
	minimum = 6
	maximum = 47
Slowest packet = 9299205
Flit latency average = 8.1813
	minimum = 6
	maximum = 46
Slowest flit = 16033835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0476359
	minimum = 0.0418726 (at node 0)
	maximum = 0.0546671 (at node 38)
Accepted packet rate average = 0.0476359
	minimum = 0.0418726 (at node 0)
	maximum = 0.0546671 (at node 38)
Injected flit rate average = 0.0714539
	minimum = 0.0418726 (at node 0)
	maximum = 0.108753 (at node 38)
Accepted flit rate average= 0.0714539
	minimum = 0.0535039 (at node 45)
	maximum = 0.0889794 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4376 (20 samples)
	minimum = 6 (20 samples)
	maximum = 488.4 (20 samples)
Network latency average = 20.1538 (20 samples)
	minimum = 6 (20 samples)
	maximum = 357.7 (20 samples)
Flit latency average = 21.173 (20 samples)
	minimum = 6 (20 samples)
	maximum = 357.05 (20 samples)
Fragmentation average = 0.00516842 (20 samples)
	minimum = 0 (20 samples)
	maximum = 82.35 (20 samples)
Injected packet rate average = 0.0241358 (20 samples)
	minimum = 0.01957 (20 samples)
	maximum = 0.0766692 (20 samples)
Accepted packet rate average = 0.0241358 (20 samples)
	minimum = 0.01957 (20 samples)
	maximum = 0.0766692 (20 samples)
Injected flit rate average = 0.0371314 (20 samples)
	minimum = 0.024885 (20 samples)
	maximum = 0.0965669 (20 samples)
Accepted flit rate average = 0.0371314 (20 samples)
	minimum = 0.0264356 (20 samples)
	maximum = 0.143476 (20 samples)
Injected packet size average = 1.53844 (20 samples)
Accepted packet size average = 1.53844 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 55 min, 32 sec (10532 sec)
gpgpu_simulation_rate = 11948 (inst/sec)
gpgpu_simulation_rate = 1275 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 35580
gpu_sim_insn = 4970317
gpu_ipc =     139.6941
gpu_tot_sim_cycle = 13692072
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =       9.5542
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 2813708
gpu_stall_icnt2sh    = 11027468
partiton_reqs_in_parallel = 782760
partiton_reqs_in_parallel_total    = 193824206
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.2131
partiton_reqs_in_parallel_util = 782760
partiton_reqs_in_parallel_util_total    = 193824206
gpu_sim_cycle_parition_util = 35580
gpu_tot_sim_cycle_parition_util    = 8930152
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7056
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      21.8765 GB/Sec
L2_BW_total  =      32.2988 GB/Sec
gpu_total_sim_rate=12375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7560, 7674, 7731, 7596, 7437, 7647, 7161, 8020, 7070, 7339, 7768, 8038, 7629, 7901, 7711, 7139, 6337, 5988, 6828, 6600, 6287, 6436, 6369, 6601, 6666, 6413, 6721, 6164, 6699, 6430, 6382, 6405, 5663, 6237, 5757, 5785, 6234, 5825, 6030, 6175, 6273, 5701, 6253, 6456, 5548, 6184, 6301, 5777, 5446, 4889, 5124, 5135, 5450, 5161, 5258, 5676, 4997, 5437, 5296, 5265, 5219, 5085, 5738, 5346, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 10640726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10514507
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 121333
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11334665	W0_Idle:170111333	W0_Scoreboard:304247402	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2878 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 13681407 
mrq_lat_table:152913 	4767 	6764 	38245 	23345 	21331 	29670 	38931 	36578 	11939 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3593695 	862405 	46566 	21275 	8645 	5042 	19395 	18702 	15266 	27358 	46312 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1445343 	344378 	1243379 	599849 	433798 	384420 	58147 	8797 	7920 	6983 	5040 	19377 	18607 	15124 	27367 	46553 	662 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	984325 	796894 	1363482 	302773 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3829 	350 	107 	60 	63 	63 	84 	83 	76 	71 	51 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        45        42        16        16        16        21        35        34        70        67        70        70        46        47 
dram[1]:        43        49        24        43        19        16        17        16        36        35        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        45 
dram[3]:        45        47        43        45        17        16        16        16        31        36        71        69        69        71        48        46 
dram[4]:        43        50        44        47        17        17        16        16        35        33        68        55        65        70        47        47 
dram[5]:        46        45        45        45        17        16        16        16        30        40        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        39        39        60        60        62        62        48        46 
dram[7]:        47        46        43        28        16        23        16        16        39        39        59        57        64        64        46        45 
dram[8]:        45        45        34        43        16        16        17        16        34        28        61        57        83        46        45        43 
dram[9]:        46        45        45        45        16        16        16        16        39        40        65        64        66        71        44        48 
dram[10]:        44        45        45        46        17        16        16        20        44        41        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    239026    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    239174    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    239243    273981    336633    262807    239179    294957    371486    356935    275627    239163    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    239249    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    239161 
dram[4]:    346862    383020    374010    472773    238948    239188    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    239240    239130    376647    534302    358050    498286    570711    573999    565702    304374    259608    264985    277501    334492    471366    361875 
dram[6]:    238961    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    259458    421221    418110    509686    320940 
dram[7]:    553729    239245    239249    372102    239189    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    261992    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    239249    332469    335491    471074    291452    239050    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    239231    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.269716  3.334975  3.220339  3.437613  2.944109  2.941691  2.858859  2.921997  2.797451  2.761840  3.165367  3.049787  3.151515  3.089812  2.901704  2.920253 
dram[1]:  3.197015  3.180153  3.222034  3.192953  2.961180  2.822695  2.861538  2.912851  2.953824  2.832880  3.178683  3.005602  3.165919  3.127451  2.906005  2.891386 
dram[2]:  3.218798  3.161290  3.207972  3.232715  2.920181  2.869693  2.790159  2.860465  2.810484  2.855114  3.063609  3.050505  3.127479  3.048531  2.886364  2.826618 
dram[3]:  3.178354  3.251224  3.140323  3.149371  2.882096  2.848355  2.910494  2.830133  2.834938  2.797721  3.131693  3.203077  3.195225  3.038409  2.949677  2.925099 
dram[4]:  3.317073  3.308703  3.119808  3.231746  2.899270  2.849854  2.823099  2.785919  2.808625  2.803073  3.077033  2.943681  3.108844  2.914322  2.894194  2.917303 
dram[5]:  3.144597  3.233177  3.110211  3.201653  2.785714  2.887574  2.759712  2.834055  2.807212  2.854908  3.116941  3.025568  3.083906  3.104022  2.878750  2.984416 
dram[6]:  3.096728  3.131772  3.147516  3.234910  2.855051  2.775000  2.831683  2.743555  2.855014  2.868966  3.016438  3.001400  3.020000  3.137309  2.944730  2.925222 
dram[7]:  3.129032  3.190184  3.032258  3.167488  2.828080  2.991018  2.778094  2.858434  2.708226  2.756614  3.129851  3.035411  3.086658  3.119488  2.966190  2.934297 
dram[8]:  3.164384  3.144817  3.181818  3.355903  2.886567  2.977707  2.843982  2.857351  2.723772  2.803051  3.114035  3.030928  3.584379  3.128940  3.021505  2.973333 
dram[9]:  3.356678  3.187500  3.163575  3.371058  2.854137  2.822604  2.914798  2.899851  2.793388  2.858741  2.977369  3.172308  3.080711  3.086721  2.920051  2.879642 
dram[10]:  3.210692  3.179724  3.237374  3.166400  2.894977  2.929245  2.764706  2.907692  2.757412  2.829640  3.109971  2.984330  3.073103  3.011889  2.921995  2.945384 
average row locality = 364874/121635 = 2.999745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1548      1522      1449      1467      1469      1517      1440      1428      1417      1453      1408      1459      1625      1626      1593      1643 
dram[1]:      1577      1558      1459      1451      1457      1481      1416      1457      1454      1453      1415      1470      1529      1583      1605      1652 
dram[2]:      1566      1537      1435      1458      1473      1473      1457      1464      1451      1437      1433      1466      1574      1664      1634      1646 
dram[3]:      1570      1506      1492      1500      1485      1478      1428      1430      1461      1418      1489      1443      1607      1565      1630      1609 
dram[4]:      1551      1512      1475      1529      1479      1476      1448      1436      1454      1437      1477      1466      1605      1593      1611      1635 
dram[5]:      1546      1530      1450      1458      1472      1470      1443      1466      1450      1407      1446      1456      1585      1601      1635      1653 
dram[6]:      1610      1600      1523      1494      1457      1436      1483      1507      1487      1479      1510      1493      1591      1611      1625      1647 
dram[7]:      1516      1548      1487      1474      1480      1493      1436      1448      1484      1471      1457      1474      1592      1550      1632      1603 
dram[8]:      1549      1552      1472      1476      1462      1428      1436      1463      1469      1438      1462      1429      1606      1575      1615      1617 
dram[9]:      1551      1519      1435      1404      1508      1483      1469      1444      1434      1451      1459      1429      1599      1619      1644      1605 
dram[10]:      1526      1551      1474      1493      1448      1434      1482      1433      1453      1453      1469      1430      1572      1599      1628      1617 
total reads: 265474
bank skew: 1664/1404 = 1.19
chip skew: 24553/24017 = 1.02
number of total write accesses:
dram[0]:       525       509       451       434       480       501       464       445       558       588       621       685       663       679       621       664 
dram[1]:       565       525       442       452       450       509       444       515       593       632       613       676       589       650       621       664 
dram[2]:       523       521       416       459       466       487       471       504       640       573       638       648       634       723       652       669 
dram[3]:       515       487       455       503       495       513       458       486       600       546       675       639       668       650       656       617 
dram[4]:       489       503       478       507       507       479       483       503       630       570       680       677       680       686       632       658 
dram[5]:       520       536       469       479       478       482       475       498       574       600       633       674       657       637       668       645 
dram[6]:       567       539       504       489       493       451       519       515       620       601       692       650       674       651       666       661 
dram[7]:       521       532       487       455       494       505       517       450       623       613       640       669       652       643       649       630 
dram[8]:       530       511       453       457       472       442       478       500       582       583       668       629       964       609       633       613 
dram[9]:       510       521       441       413       527       490       481       496       594       593       646       633       653       659       657       644 
dram[10]:       516       519       449       486       454       429       492       457       593       590       652       665       656       681       657       648 
total reads: 99400
bank skew: 964/413 = 2.33
chip skew: 9292/8888 = 1.05
average mf latency per bank:
dram[0]:      35386     35165     50623     49665     43685     43137     41179     41537     37076     36028     33583     32354     30174     30958     31249     30966
dram[1]:      34302     33734     47231     49501     47427     45373     42223     39426     35816     34532     34747     32396     31463     29737     31336     30652
dram[2]:      34740     35346     48029     47355     45514     46866     39722     39289     34678     36109     32763     33305     31311     29891     31081     30431
dram[3]:      34892     35412     50788     46726     43064     44495     39990     40874     33985     35650     31374     32829     29220     29992     30470     31097
dram[4]:      33962     33991     47166     48564     47143     43470     39981     38160     34575     35662     32281     32231     30475     29296     31280     30558
dram[5]:      34494     34045     48562     47222     44737     44614     40588     38779     36702     33163     32211     32032     28709     30978     31060     31212
dram[6]:      33908     33414     47091     47929     46231     45550     40722     39371     35338     34796     32246     33476     29028     30749     31407     30337
dram[7]:      34186     34561     47311     48851     44256     43532     39456     41509     34535     33778     32929     32496     29982     29980     29679     31407
dram[8]:      35353     35334     47492     49130     46023     47908     40709     40310     35427     36020     31783     33452     30168     31840     30555     30931
dram[9]:      35568     34820     49035     52638     44227     42875     39844     40733     36222     35435     33346     32130     29652     30346     30238     29679
dram[10]:      34047     35038     48244     47139     45914     46509     40514     40506     35126     36031     32213     31722     29345     28358     31463     31741
maximum mf latency per bank:
dram[0]:     342725    334062    334108    334110    334077    334075    334163    333961    261975    334009    259480    259450    342847    342708    342742    342747
dram[1]:     342638    334057    334091    333990    333973    333980    334018    334077    333987    334124    259464    340500    342735    259647    342735    342763
dram[2]:     334050    334088    334073    334063    334086    334073    334091    262277    333941    322745    254271    259446    342686    342712    342706    342721
dram[3]:     334030    334082    334070    297258    334003    334015    262036    334013    334000    262346    259538    259544    259722    342696    342752    342684
dram[4]:     342659    334036    334042    334052    334032    334021    333963    334003    334056    334052    269081    259505    342651    342701    342729    342679
dram[5]:     334114    351968    334034    334051    334065    334033    334050    334000    262115    262332    259427    322940    342669    342693    342705    342775
dram[6]:     334065    342653    334021    334022    334066    334055    334069    333936    322705    334108    259865    292642    259897    342741    342730    342722
dram[7]:     342787    334015    334042    334021    334012    333984    333995    334033    334037    317278    259542    259409    342777    342710    342746    342762
dram[8]:     334049    342737    334021    334003    334014    333990    334125    334053    334031    334079    259537    259501    342687    342687    342714    342727
dram[9]:     322931    342702    334031    297113    334020    334002    334039    334022    261873    333954    259464    322864    342673    342665    342787    342672
dram[10]:     288833    342740    334014    333972    333987    334033    333995    334011    334063    333977    259468    259477    342670    259507    342744    342741
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16523239 n_act=10856 n_pre=10840 n_req=32952 n_rd=96256 n_write=21563 bw_util=0.01414
n_activity=458623 dram_eff=0.5138
bk0: 6192a 16553053i bk1: 6088a 16557272i bk2: 5796a 16561625i bk3: 5868a 16559478i bk4: 5876a 16553270i bk5: 6068a 16549286i bk6: 5760a 16557208i bk7: 5712a 16560696i bk8: 5668a 16554021i bk9: 5812a 16550828i bk10: 5632a 16556580i bk11: 5836a 16549525i bk12: 6500a 16544698i bk13: 6504a 16545639i bk14: 6372a 16546613i bk15: 6572a 16541362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16523035 n_act=10918 n_pre=10902 n_req=32957 n_rd=96068 n_write=21831 bw_util=0.01415
n_activity=456087 dram_eff=0.517
bk0: 6308a 16550846i bk1: 6232a 16549173i bk2: 5836a 16560379i bk3: 5804a 16556266i bk4: 5828a 16554282i bk5: 5924a 16546617i bk6: 5664a 16557367i bk7: 5828a 16554617i bk8: 5816a 16555640i bk9: 5812a 16550060i bk10: 5660a 16551149i bk11: 5880a 16547565i bk12: 6116a 16549600i bk13: 6332a 16545304i bk14: 6420a 16548637i bk15: 6608a 16537351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16521819 n_act=11113 n_pre=11097 n_req=33192 n_rd=96672 n_write=22053 bw_util=0.01425
n_activity=465507 dram_eff=0.5101
bk0: 6264a 16555361i bk1: 6148a 16552631i bk2: 5740a 16563356i bk3: 5832a 16559736i bk4: 5892a 16553819i bk5: 5892a 16553617i bk6: 5828a 16556473i bk7: 5856a 16553834i bk8: 5804a 16552669i bk9: 5748a 16553061i bk10: 5732a 16553389i bk11: 5864a 16548866i bk12: 6296a 16545502i bk13: 6656a 16537630i bk14: 6536a 16543315i bk15: 6584a 16539007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16522500 n_act=10983 n_pre=10967 n_req=33074 n_rd=96444 n_write=21860 bw_util=0.0142
n_activity=462963 dram_eff=0.5111
bk0: 6280a 16556044i bk1: 6024a 16552464i bk2: 5968a 16557451i bk3: 6000a 16550752i bk4: 5940a 16553950i bk5: 5912a 16546858i bk6: 5712a 16555399i bk7: 5720a 16550330i bk8: 5844a 16547431i bk9: 5672a 16553855i bk10: 5956a 16552970i bk11: 5772a 16548107i bk12: 6428a 16543186i bk13: 6260a 16548672i bk14: 6520a 16541792i bk15: 6436a 16544254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16521369 n_act=11196 n_pre=11180 n_req=33346 n_rd=96736 n_write=22273 bw_util=0.01428
n_activity=465281 dram_eff=0.5116
bk0: 6204a 16557506i bk1: 6048a 16560006i bk2: 5900a 16556484i bk3: 6116a 16553143i bk4: 5916a 16553974i bk5: 5904a 16551279i bk6: 5792a 16556095i bk7: 5744a 16549144i bk8: 5816a 16542247i bk9: 5748a 16549313i bk10: 5908a 16548214i bk11: 5864a 16547350i bk12: 6420a 16549438i bk13: 6372a 16543041i bk14: 6444a 16543957i bk15: 6540a 16541569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337519
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16522251 n_act=11095 n_pre=11079 n_req=33093 n_rd=96272 n_write=22057 bw_util=0.0142
n_activity=463464 dram_eff=0.5106
bk0: 6184a 16554169i bk1: 6120a 16551409i bk2: 5800a 16556364i bk3: 5832a 16555373i bk4: 5888a 16558952i bk5: 5880a 16553219i bk6: 5772a 16554776i bk7: 5864a 16553926i bk8: 5800a 16549957i bk9: 5628a 16550766i bk10: 5784a 16551310i bk11: 5824a 16547712i bk12: 6340a 16545435i bk13: 6404a 16549373i bk14: 6540a 16539381i bk15: 6612a 16541006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330753
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16518988 n_act=11395 n_pre=11379 n_req=33845 n_rd=98212 n_write=22780 bw_util=0.01452
n_activity=473773 dram_eff=0.5108
bk0: 6440a 16550677i bk1: 6400a 16551649i bk2: 6092a 16556431i bk3: 5976a 16554437i bk4: 5828a 16554042i bk5: 5744a 16551976i bk6: 5932a 16552236i bk7: 6028a 16548521i bk8: 5948a 16552498i bk9: 5916a 16548511i bk10: 6040a 16545795i bk11: 5972a 16548728i bk12: 6364a 16548577i bk13: 6444a 16547152i bk14: 6500a 16542502i bk15: 6588a 16544369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342555
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16521653 n_act=11166 n_pre=11150 n_req=33225 n_rd=96580 n_write=22205 bw_util=0.01426
n_activity=465045 dram_eff=0.5109
bk0: 6064a 16558238i bk1: 6192a 16555152i bk2: 5948a 16557165i bk3: 5896a 16557661i bk4: 5920a 16555570i bk5: 5972a 16548682i bk6: 5744a 16554505i bk7: 5792a 16562649i bk8: 5936a 16550142i bk9: 5884a 16551355i bk10: 5828a 16550685i bk11: 5896a 16549248i bk12: 6368a 16545689i bk13: 6200a 16550805i bk14: 6528a 16547252i bk15: 6412a 16541154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16522916 n_act=10898 n_pre=10882 n_req=33173 n_rd=96196 n_write=21862 bw_util=0.01417
n_activity=459241 dram_eff=0.5141
bk0: 6196a 16552967i bk1: 6208a 16553736i bk2: 5888a 16559724i bk3: 5904a 16554352i bk4: 5848a 16554128i bk5: 5712a 16555245i bk6: 5744a 16552470i bk7: 5852a 16556458i bk8: 5876a 16551968i bk9: 5752a 16554446i bk10: 5848a 16549700i bk11: 5716a 16545131i bk12: 6424a 16546843i bk13: 6300a 16546380i bk14: 6460a 16545856i bk15: 6468a 16542319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33352
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16522747 n_act=10972 n_pre=10956 n_req=33011 n_rd=96212 n_write=21867 bw_util=0.01417
n_activity=460411 dram_eff=0.5129
bk0: 6204a 16560359i bk1: 6076a 16554419i bk2: 5740a 16560227i bk3: 5616a 16562885i bk4: 6032a 16551507i bk5: 5932a 16554467i bk6: 5876a 16552390i bk7: 5776a 16553961i bk8: 5736a 16551148i bk9: 5804a 16550373i bk10: 5836a 16550021i bk11: 5716a 16550612i bk12: 6396a 16548398i bk13: 6476a 16541103i bk14: 6576a 16547367i bk15: 6420a 16545247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16662754 n_nop=16522659 n_act=11044 n_pre=11028 n_req=33006 n_rd=96248 n_write=21775 bw_util=0.01417
n_activity=463421 dram_eff=0.5094
bk0: 6104a 16556224i bk1: 6204a 16552489i bk2: 5896a 16555550i bk3: 5972a 16557441i bk4: 5792a 16557357i bk5: 5736a 16555450i bk6: 5928a 16554309i bk7: 5732a 16556297i bk8: 5812a 16554520i bk9: 5812a 16549216i bk10: 5876a 16551833i bk11: 5720a 16550413i bk12: 6288a 16546334i bk13: 6396a 16539739i bk14: 6512a 16542695i bk15: 6468a 16543111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11949, Miss_rate = 0.057, Pending_hits = 2245, Reservation_fails = 21
L2_cache_bank[1]: Access = 211067, Miss = 12115, Miss_rate = 0.057, Pending_hits = 2260, Reservation_fails = 19
L2_cache_bank[2]: Access = 210211, Miss = 11912, Miss_rate = 0.057, Pending_hits = 2237, Reservation_fails = 21
L2_cache_bank[3]: Access = 210680, Miss = 12105, Miss_rate = 0.057, Pending_hits = 2265, Reservation_fails = 19
L2_cache_bank[4]: Access = 210288, Miss = 12023, Miss_rate = 0.057, Pending_hits = 2224, Reservation_fails = 13
L2_cache_bank[5]: Access = 211136, Miss = 12145, Miss_rate = 0.058, Pending_hits = 2225, Reservation_fails = 25
L2_cache_bank[6]: Access = 211440, Miss = 12162, Miss_rate = 0.058, Pending_hits = 2237, Reservation_fails = 14
L2_cache_bank[7]: Access = 210047, Miss = 11949, Miss_rate = 0.057, Pending_hits = 2155, Reservation_fails = 18
L2_cache_bank[8]: Access = 211072, Miss = 12100, Miss_rate = 0.057, Pending_hits = 2334, Reservation_fails = 24
L2_cache_bank[9]: Access = 210701, Miss = 12084, Miss_rate = 0.057, Pending_hits = 2188, Reservation_fails = 16
L2_cache_bank[10]: Access = 211012, Miss = 12027, Miss_rate = 0.057, Pending_hits = 2168, Reservation_fails = 33
L2_cache_bank[11]: Access = 210803, Miss = 12041, Miss_rate = 0.057, Pending_hits = 2212, Reservation_fails = 13
L2_cache_bank[12]: Access = 211213, Miss = 12286, Miss_rate = 0.058, Pending_hits = 2234, Reservation_fails = 30
L2_cache_bank[13]: Access = 211616, Miss = 12267, Miss_rate = 0.058, Pending_hits = 2224, Reservation_fails = 32
L2_cache_bank[14]: Access = 210687, Miss = 12084, Miss_rate = 0.057, Pending_hits = 2111, Reservation_fails = 13
L2_cache_bank[15]: Access = 211362, Miss = 12061, Miss_rate = 0.057, Pending_hits = 2178, Reservation_fails = 21
L2_cache_bank[16]: Access = 245379, Miss = 12071, Miss_rate = 0.049, Pending_hits = 2402, Reservation_fails = 18
L2_cache_bank[17]: Access = 210474, Miss = 11978, Miss_rate = 0.057, Pending_hits = 2116, Reservation_fails = 21
L2_cache_bank[18]: Access = 209302, Miss = 12099, Miss_rate = 0.058, Pending_hits = 2162, Reservation_fails = 19
L2_cache_bank[19]: Access = 209012, Miss = 11954, Miss_rate = 0.057, Pending_hits = 2114, Reservation_fails = 26
L2_cache_bank[20]: Access = 208811, Miss = 12052, Miss_rate = 0.058, Pending_hits = 2170, Reservation_fails = 26
L2_cache_bank[21]: Access = 209749, Miss = 12010, Miss_rate = 0.057, Pending_hits = 2171, Reservation_fails = 18
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 265474
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 48632
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3232940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 221421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1118658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56533
	minimum = 6
	maximum = 38
Network latency average = 7.52088
	minimum = 6
	maximum = 33
Slowest packet = 9316924
Flit latency average = 7.21525
	minimum = 6
	maximum = 32
Slowest flit = 16039192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00461621
	minimum = 0.00404733 (at node 1)
	maximum = 0.00531212 (at node 34)
Accepted packet rate average = 0.00461621
	minimum = 0.00404733 (at node 1)
	maximum = 0.00531212 (at node 34)
Injected flit rate average = 0.00692431
	minimum = 0.00404733 (at node 1)
	maximum = 0.0106102 (at node 34)
Accepted flit rate average= 0.00692431
	minimum = 0.00518564 (at node 44)
	maximum = 0.00854437 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2532 (21 samples)
	minimum = 6 (21 samples)
	maximum = 466.952 (21 samples)
Network latency average = 19.5522 (21 samples)
	minimum = 6 (21 samples)
	maximum = 342.238 (21 samples)
Flit latency average = 20.5084 (21 samples)
	minimum = 6 (21 samples)
	maximum = 341.571 (21 samples)
Fragmentation average = 0.00492231 (21 samples)
	minimum = 0 (21 samples)
	maximum = 78.4286 (21 samples)
Injected packet rate average = 0.0232063 (21 samples)
	minimum = 0.0188309 (21 samples)
	maximum = 0.0732712 (21 samples)
Accepted packet rate average = 0.0232063 (21 samples)
	minimum = 0.0188309 (21 samples)
	maximum = 0.0732712 (21 samples)
Injected flit rate average = 0.0356929 (21 samples)
	minimum = 0.0238927 (21 samples)
	maximum = 0.0924737 (21 samples)
Accepted flit rate average = 0.0356929 (21 samples)
	minimum = 0.0254237 (21 samples)
	maximum = 0.137051 (21 samples)
Injected packet size average = 1.53807 (21 samples)
Accepted packet size average = 1.53807 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 56 min, 11 sec (10571 sec)
gpgpu_simulation_rate = 12375 (inst/sec)
gpgpu_simulation_rate = 1295 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3214
gpu_sim_insn = 4446804
gpu_ipc =    1383.5731
gpu_tot_sim_cycle = 13917436
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =       9.7190
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 2813708
gpu_stall_icnt2sh    = 11027897
partiton_reqs_in_parallel = 70708
partiton_reqs_in_parallel_total    = 194606966
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.9880
partiton_reqs_in_parallel_util = 70708
partiton_reqs_in_parallel_util_total    = 194606966
gpu_sim_cycle_parition_util = 3214
gpu_tot_sim_cycle_parition_util    = 8965732
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7057
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     240.9708 GB/Sec
L2_BW_total  =      31.8315 GB/Sec
gpu_total_sim_rate=12778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7665, 7779, 7836, 7701, 7542, 7752, 7266, 8125, 7175, 7444, 7873, 8143, 7734, 8006, 7816, 7244, 6442, 6093, 6933, 6705, 6392, 6541, 6474, 6706, 6771, 6518, 6826, 6269, 6804, 6535, 6487, 6510, 5747, 6321, 5841, 5869, 6318, 5909, 6114, 6259, 6357, 5785, 6337, 6540, 5632, 6268, 6385, 5861, 5530, 4973, 5208, 5219, 5534, 5245, 5342, 5760, 5081, 5521, 5380, 5349, 5303, 5169, 5822, 5430, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 10640726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10514507
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 121333
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11351314	W0_Idle:170113316	W0_Scoreboard:304279795	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1701 
maxdqlatency = 0 
maxmflatency = 351968 
averagemflatency = 2874 
max_icnt2mem_latency = 351716 
max_icnt2sh_latency = 13681407 
mrq_lat_table:152913 	4767 	6764 	38245 	23345 	21331 	29670 	38931 	36578 	11939 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3601846 	862425 	46566 	21275 	8645 	5042 	19395 	18702 	15266 	27358 	46312 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1448571 	344582 	1243379 	599849 	438537 	384420 	58147 	8797 	7920 	6983 	5040 	19377 	18607 	15124 	27367 	46553 	662 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	990585 	798575 	1363712 	302773 	46352 	1263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	425325 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3836 	350 	107 	60 	63 	63 	84 	83 	76 	71 	51 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        45        42        16        16        16        21        35        34        70        67        70        70        46        47 
dram[1]:        43        49        24        43        19        16        17        16        36        35        71        68        68        45        48        42 
dram[2]:        43        38        43        44        20        16        16        16        37        32        73        66        65        69        46        45 
dram[3]:        45        47        43        45        17        16        16        16        31        36        71        69        69        71        48        46 
dram[4]:        43        50        44        47        17        17        16        16        35        33        68        55        65        70        47        47 
dram[5]:        46        45        45        45        17        16        16        16        30        40        63        58        44        66        46        49 
dram[6]:        43        46        35        44        16        20        18        16        39        39        60        60        62        62        48        46 
dram[7]:        47        46        43        28        16        23        16        16        39        39        59        57        64        64        46        45 
dram[8]:        45        45        34        43        16        16        17        16        34        28        61        57        83        46        45        43 
dram[9]:        46        45        45        45        16        16        16        16        39        40        65        64        66        71        44        48 
dram[10]:        44        45        45        46        17        16        16        20        44        41        63        67        63        67        46        48 
maximum service time to same row:
dram[0]:    304916    321955    555007    403510    257471    239026    468563    343168    278201    431495    332834    513748    339316    300917    504040    617062 
dram[1]:    462666    358874    299030    430418    323919    265297    370286    272744    239174    299724    919958    619052    457400    460753    627640    822152 
dram[2]:    428347    239243    273981    336633    262807    239179    294957    371486    356935    275627    239163    250113    284274    478046    485654    823286 
dram[3]:    340167    324373    239249    643539    269719    321837    354392    261958    372666    268952    551436    595264    566271    499050    823636    239161 
dram[4]:    346862    383020    374010    472773    238948    239188    248233    353392    403964    357345    289887    446124    443131    323177    301002    324169 
dram[5]:    239240    239130    376647    534302    358050    498286    570711    573999    565702    304374    259608    264985    277501    334492    471366    361875 
dram[6]:    238961    467391    322515    334146    310304    329934    312820    310214    263137    435877    261108    259458    421221    418110    509686    320940 
dram[7]:    553729    239245    239249    372102    239189    324376    464461    298266    483280    590977    468045    398640    627730    526178    265322    367558 
dram[8]:    313036    303215    315106    325309    374658    267354    313254    309295    261992    591215    595947    372331    369055    371786    330899    321723 
dram[9]:    263477    257862    239249    332469    335491    471074    291452    239050    516484    572495    324776    503333    598032    496868    493711    314472 
dram[10]:    443420    239231    370566    250975    416755    335529    301832    289556    318505    290418    363068    301149    370700    425252    473219    548809 
average row accesses per activate:
dram[0]:  3.269716  3.334975  3.220339  3.437613  2.944109  2.941691  2.858859  2.921997  2.797451  2.761840  3.165367  3.049787  3.151515  3.089812  2.901704  2.920253 
dram[1]:  3.197015  3.180153  3.222034  3.192953  2.961180  2.822695  2.861538  2.912851  2.953824  2.832880  3.178683  3.005602  3.165919  3.127451  2.906005  2.891386 
dram[2]:  3.218798  3.161290  3.207972  3.232715  2.920181  2.869693  2.790159  2.860465  2.810484  2.855114  3.063609  3.050505  3.127479  3.048531  2.886364  2.826618 
dram[3]:  3.178354  3.251224  3.140323  3.149371  2.882096  2.848355  2.910494  2.830133  2.834938  2.797721  3.131693  3.203077  3.195225  3.038409  2.949677  2.925099 
dram[4]:  3.317073  3.308703  3.119808  3.231746  2.899270  2.849854  2.823099  2.785919  2.808625  2.803073  3.077033  2.943681  3.108844  2.914322  2.894194  2.917303 
dram[5]:  3.144597  3.233177  3.110211  3.201653  2.785714  2.887574  2.759712  2.834055  2.807212  2.854908  3.116941  3.025568  3.083906  3.104022  2.878750  2.984416 
dram[6]:  3.096728  3.131772  3.147516  3.234910  2.855051  2.775000  2.831683  2.743555  2.855014  2.868966  3.016438  3.001400  3.020000  3.137309  2.944730  2.925222 
dram[7]:  3.129032  3.190184  3.032258  3.167488  2.828080  2.991018  2.778094  2.858434  2.708226  2.756614  3.129851  3.035411  3.086658  3.119488  2.966190  2.934297 
dram[8]:  3.164384  3.144817  3.181818  3.355903  2.886567  2.977707  2.843982  2.857351  2.723772  2.803051  3.114035  3.030928  3.584379  3.128940  3.021505  2.973333 
dram[9]:  3.356678  3.187500  3.163575  3.371058  2.854137  2.822604  2.914798  2.899851  2.793388  2.858741  2.977369  3.172308  3.080711  3.086721  2.920051  2.879642 
dram[10]:  3.210692  3.179724  3.237374  3.166400  2.894977  2.929245  2.764706  2.907692  2.757412  2.829640  3.109971  2.984330  3.073103  3.011889  2.921995  2.945384 
average row locality = 364874/121635 = 2.999745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1548      1522      1449      1467      1469      1517      1440      1428      1417      1453      1408      1459      1625      1626      1593      1643 
dram[1]:      1577      1558      1459      1451      1457      1481      1416      1457      1454      1453      1415      1470      1529      1583      1605      1652 
dram[2]:      1566      1537      1435      1458      1473      1473      1457      1464      1451      1437      1433      1466      1574      1664      1634      1646 
dram[3]:      1570      1506      1492      1500      1485      1478      1428      1430      1461      1418      1489      1443      1607      1565      1630      1609 
dram[4]:      1551      1512      1475      1529      1479      1476      1448      1436      1454      1437      1477      1466      1605      1593      1611      1635 
dram[5]:      1546      1530      1450      1458      1472      1470      1443      1466      1450      1407      1446      1456      1585      1601      1635      1653 
dram[6]:      1610      1600      1523      1494      1457      1436      1483      1507      1487      1479      1510      1493      1591      1611      1625      1647 
dram[7]:      1516      1548      1487      1474      1480      1493      1436      1448      1484      1471      1457      1474      1592      1550      1632      1603 
dram[8]:      1549      1552      1472      1476      1462      1428      1436      1463      1469      1438      1462      1429      1606      1575      1615      1617 
dram[9]:      1551      1519      1435      1404      1508      1483      1469      1444      1434      1451      1459      1429      1599      1619      1644      1605 
dram[10]:      1526      1551      1474      1493      1448      1434      1482      1433      1453      1453      1469      1430      1572      1599      1628      1617 
total reads: 265474
bank skew: 1664/1404 = 1.19
chip skew: 24553/24017 = 1.02
number of total write accesses:
dram[0]:       525       509       451       434       480       501       464       445       558       588       621       685       663       679       621       664 
dram[1]:       565       525       442       452       450       509       444       515       593       632       613       676       589       650       621       664 
dram[2]:       523       521       416       459       466       487       471       504       640       573       638       648       634       723       652       669 
dram[3]:       515       487       455       503       495       513       458       486       600       546       675       639       668       650       656       617 
dram[4]:       489       503       478       507       507       479       483       503       630       570       680       677       680       686       632       658 
dram[5]:       520       536       469       479       478       482       475       498       574       600       633       674       657       637       668       645 
dram[6]:       567       539       504       489       493       451       519       515       620       601       692       650       674       651       666       661 
dram[7]:       521       532       487       455       494       505       517       450       623       613       640       669       652       643       649       630 
dram[8]:       530       511       453       457       472       442       478       500       582       583       668       629       964       609       633       613 
dram[9]:       510       521       441       413       527       490       481       496       594       593       646       633       653       659       657       644 
dram[10]:       516       519       449       486       454       429       492       457       593       590       652       665       656       681       657       648 
total reads: 99400
bank skew: 964/413 = 2.33
chip skew: 9292/8888 = 1.05
average mf latency per bank:
dram[0]:      35386     35165     50623     49665     43689     43142     41185     41543     37083     36035     33590     32360     30179     30963     31255     30971
dram[1]:      34302     33734     47231     49501     47433     45378     42230     39432     35822     34538     34753     32401     31469     29742     31342     30657
dram[2]:      34740     35346     48029     47355     45518     46870     39729     39296     34684     36115     32769     33311     31316     29897     31086     30436
dram[3]:      34892     35412     50788     46726     43068     44499     39997     40881     33991     35656     31380     32835     29226     29998     30475     31102
dram[4]:      33962     33991     47166     48564     47147     43474     39988     38167     34581     35668     32287     32237     30481     29302     31286     30563
dram[5]:      34494     34045     48562     47222     44742     44619     40595     38785     36709     33170     32217     32038     28715     30983     31066     31217
dram[6]:      33908     33414     47091     47929     46236     45555     40728     39377     35344     34802     32252     33481     29034     30754     31413     30342
dram[7]:      34186     34561     47311     48851     44261     43537     39463     41516     34541     33784     32936     32501     29988     29985     29684     31413
dram[8]:      35353     35334     47492     49130     46028     47913     40716     40316     35433     36026     31789     33458     30172     31845     30561     30937
dram[9]:      35568     34820     49035     52638     44232     42880     39850     40739     36229     35441     33352     32136     29657     30351     30243     29683
dram[10]:      34047     35038     48244     47139     45919     46514     40520     40513     35133     36038     32219     31728     29350     28363     31468     31746
maximum mf latency per bank:
dram[0]:     342725    334062    334108    334110    334077    334075    334163    333961    261975    334009    259480    259450    342847    342708    342742    342747
dram[1]:     342638    334057    334091    333990    333973    333980    334018    334077    333987    334124    259464    340500    342735    259647    342735    342763
dram[2]:     334050    334088    334073    334063    334086    334073    334091    262277    333941    322745    254271    259446    342686    342712    342706    342721
dram[3]:     334030    334082    334070    297258    334003    334015    262036    334013    334000    262346    259538    259544    259722    342696    342752    342684
dram[4]:     342659    334036    334042    334052    334032    334021    333963    334003    334056    334052    269081    259505    342651    342701    342729    342679
dram[5]:     334114    351968    334034    334051    334065    334033    334050    334000    262115    262332    259427    322940    342669    342693    342705    342775
dram[6]:     334065    342653    334021    334022    334066    334055    334069    333936    322705    334108    259865    292642    259897    342741    342730    342722
dram[7]:     342787    334015    334042    334021    334012    333984    333995    334033    334037    317278    259542    259409    342777    342710    342746    342762
dram[8]:     334049    342737    334021    334003    334014    333990    334125    334053    334031    334079    259537    259501    342687    342687    342714    342727
dram[9]:     322931    342702    334031    297113    334020    334002    334039    334022    261873    333954    259464    322864    342673    342665    342787    342672
dram[10]:     288833    342740    334014    333972    333987    334033    333995    334011    334063    333977    259468    259477    342670    259507    342744    342741
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16529206 n_act=10856 n_pre=10840 n_req=32952 n_rd=96256 n_write=21563 bw_util=0.01414
n_activity=458623 dram_eff=0.5138
bk0: 6192a 16559020i bk1: 6088a 16563239i bk2: 5796a 16567592i bk3: 5868a 16565445i bk4: 5876a 16559237i bk5: 6068a 16555253i bk6: 5760a 16563175i bk7: 5712a 16566663i bk8: 5668a 16559988i bk9: 5812a 16556795i bk10: 5632a 16562547i bk11: 5836a 16555492i bk12: 6500a 16550665i bk13: 6504a 16551606i bk14: 6372a 16552580i bk15: 6572a 16547329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16529002 n_act=10918 n_pre=10902 n_req=32957 n_rd=96068 n_write=21831 bw_util=0.01415
n_activity=456087 dram_eff=0.517
bk0: 6308a 16556813i bk1: 6232a 16555140i bk2: 5836a 16566346i bk3: 5804a 16562233i bk4: 5828a 16560249i bk5: 5924a 16552584i bk6: 5664a 16563334i bk7: 5828a 16560584i bk8: 5816a 16561607i bk9: 5812a 16556027i bk10: 5660a 16557116i bk11: 5880a 16553532i bk12: 6116a 16555567i bk13: 6332a 16551271i bk14: 6420a 16554604i bk15: 6608a 16543318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16527786 n_act=11113 n_pre=11097 n_req=33192 n_rd=96672 n_write=22053 bw_util=0.01425
n_activity=465507 dram_eff=0.5101
bk0: 6264a 16561328i bk1: 6148a 16558598i bk2: 5740a 16569323i bk3: 5832a 16565703i bk4: 5892a 16559786i bk5: 5892a 16559584i bk6: 5828a 16562440i bk7: 5856a 16559801i bk8: 5804a 16558636i bk9: 5748a 16559028i bk10: 5732a 16559356i bk11: 5864a 16554833i bk12: 6296a 16551469i bk13: 6656a 16543597i bk14: 6536a 16549282i bk15: 6584a 16544974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16528467 n_act=10983 n_pre=10967 n_req=33074 n_rd=96444 n_write=21860 bw_util=0.01419
n_activity=462963 dram_eff=0.5111
bk0: 6280a 16562011i bk1: 6024a 16558431i bk2: 5968a 16563418i bk3: 6000a 16556719i bk4: 5940a 16559917i bk5: 5912a 16552825i bk6: 5712a 16561366i bk7: 5720a 16556297i bk8: 5844a 16553398i bk9: 5672a 16559822i bk10: 5956a 16558937i bk11: 5772a 16554074i bk12: 6428a 16549153i bk13: 6260a 16554639i bk14: 6520a 16547759i bk15: 6436a 16550221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16527336 n_act=11196 n_pre=11180 n_req=33346 n_rd=96736 n_write=22273 bw_util=0.01428
n_activity=465281 dram_eff=0.5116
bk0: 6204a 16563473i bk1: 6048a 16565973i bk2: 5900a 16562451i bk3: 6116a 16559110i bk4: 5916a 16559941i bk5: 5904a 16557246i bk6: 5792a 16562062i bk7: 5744a 16555111i bk8: 5816a 16548214i bk9: 5748a 16555280i bk10: 5908a 16554181i bk11: 5864a 16553317i bk12: 6420a 16555405i bk13: 6372a 16549008i bk14: 6444a 16549924i bk15: 6540a 16547536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16528218 n_act=11095 n_pre=11079 n_req=33093 n_rd=96272 n_write=22057 bw_util=0.0142
n_activity=463464 dram_eff=0.5106
bk0: 6184a 16560136i bk1: 6120a 16557376i bk2: 5800a 16562331i bk3: 5832a 16561340i bk4: 5888a 16564919i bk5: 5880a 16559186i bk6: 5772a 16560743i bk7: 5864a 16559893i bk8: 5800a 16555924i bk9: 5628a 16556733i bk10: 5784a 16557277i bk11: 5824a 16553679i bk12: 6340a 16551402i bk13: 6404a 16555340i bk14: 6540a 16545348i bk15: 6612a 16546973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330635
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16524955 n_act=11395 n_pre=11379 n_req=33845 n_rd=98212 n_write=22780 bw_util=0.01452
n_activity=473773 dram_eff=0.5108
bk0: 6440a 16556644i bk1: 6400a 16557616i bk2: 6092a 16562398i bk3: 5976a 16560404i bk4: 5828a 16560009i bk5: 5744a 16557943i bk6: 5932a 16558203i bk7: 6028a 16554488i bk8: 5948a 16558465i bk9: 5916a 16554478i bk10: 6040a 16551762i bk11: 5972a 16554695i bk12: 6364a 16554544i bk13: 6444a 16553119i bk14: 6500a 16548469i bk15: 6588a 16550336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342432
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16527620 n_act=11166 n_pre=11150 n_req=33225 n_rd=96580 n_write=22205 bw_util=0.01425
n_activity=465045 dram_eff=0.5109
bk0: 6064a 16564205i bk1: 6192a 16561119i bk2: 5948a 16563132i bk3: 5896a 16563628i bk4: 5920a 16561537i bk5: 5972a 16554649i bk6: 5744a 16560472i bk7: 5792a 16568616i bk8: 5936a 16556109i bk9: 5884a 16557322i bk10: 5828a 16556652i bk11: 5896a 16555215i bk12: 6368a 16551656i bk13: 6200a 16556772i bk14: 6528a 16553219i bk15: 6412a 16547121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16528883 n_act=10898 n_pre=10882 n_req=33173 n_rd=96196 n_write=21862 bw_util=0.01417
n_activity=459241 dram_eff=0.5141
bk0: 6196a 16558934i bk1: 6208a 16559703i bk2: 5888a 16565691i bk3: 5904a 16560319i bk4: 5848a 16560095i bk5: 5712a 16561212i bk6: 5744a 16558437i bk7: 5852a 16562425i bk8: 5876a 16557935i bk9: 5752a 16560413i bk10: 5848a 16555667i bk11: 5716a 16551098i bk12: 6424a 16552810i bk13: 6300a 16552347i bk14: 6460a 16551823i bk15: 6468a 16548286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16528714 n_act=10972 n_pre=10956 n_req=33011 n_rd=96212 n_write=21867 bw_util=0.01417
n_activity=460411 dram_eff=0.5129
bk0: 6204a 16566326i bk1: 6076a 16560386i bk2: 5740a 16566194i bk3: 5616a 16568852i bk4: 6032a 16557474i bk5: 5932a 16560434i bk6: 5876a 16558357i bk7: 5776a 16559928i bk8: 5736a 16557115i bk9: 5804a 16556340i bk10: 5836a 16555988i bk11: 5716a 16556579i bk12: 6396a 16554365i bk13: 6476a 16547070i bk14: 6576a 16553334i bk15: 6420a 16551214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337351
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16668721 n_nop=16528626 n_act=11044 n_pre=11028 n_req=33006 n_rd=96248 n_write=21775 bw_util=0.01416
n_activity=463421 dram_eff=0.5094
bk0: 6104a 16562191i bk1: 6204a 16558456i bk2: 5896a 16561517i bk3: 5972a 16563408i bk4: 5792a 16563324i bk5: 5736a 16561417i bk6: 5928a 16560276i bk7: 5732a 16562264i bk8: 5812a 16560487i bk9: 5812a 16555183i bk10: 5876a 16557800i bk11: 5720a 16556380i bk12: 6288a 16552301i bk13: 6396a 16545706i bk14: 6512a 16548662i bk15: 6468a 16549078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11949, Miss_rate = 0.057, Pending_hits = 2245, Reservation_fails = 21
L2_cache_bank[1]: Access = 211439, Miss = 12115, Miss_rate = 0.057, Pending_hits = 2260, Reservation_fails = 19
L2_cache_bank[2]: Access = 210583, Miss = 11912, Miss_rate = 0.057, Pending_hits = 2237, Reservation_fails = 21
L2_cache_bank[3]: Access = 211052, Miss = 12105, Miss_rate = 0.057, Pending_hits = 2265, Reservation_fails = 19
L2_cache_bank[4]: Access = 210660, Miss = 12023, Miss_rate = 0.057, Pending_hits = 2224, Reservation_fails = 13
L2_cache_bank[5]: Access = 211508, Miss = 12145, Miss_rate = 0.057, Pending_hits = 2225, Reservation_fails = 25
L2_cache_bank[6]: Access = 211812, Miss = 12162, Miss_rate = 0.057, Pending_hits = 2237, Reservation_fails = 14
L2_cache_bank[7]: Access = 210419, Miss = 11949, Miss_rate = 0.057, Pending_hits = 2155, Reservation_fails = 18
L2_cache_bank[8]: Access = 211444, Miss = 12100, Miss_rate = 0.057, Pending_hits = 2334, Reservation_fails = 24
L2_cache_bank[9]: Access = 211073, Miss = 12084, Miss_rate = 0.057, Pending_hits = 2188, Reservation_fails = 16
L2_cache_bank[10]: Access = 211384, Miss = 12027, Miss_rate = 0.057, Pending_hits = 2168, Reservation_fails = 33
L2_cache_bank[11]: Access = 211175, Miss = 12041, Miss_rate = 0.057, Pending_hits = 2212, Reservation_fails = 13
L2_cache_bank[12]: Access = 211585, Miss = 12286, Miss_rate = 0.058, Pending_hits = 2234, Reservation_fails = 30
L2_cache_bank[13]: Access = 211988, Miss = 12267, Miss_rate = 0.058, Pending_hits = 2224, Reservation_fails = 32
L2_cache_bank[14]: Access = 211059, Miss = 12084, Miss_rate = 0.057, Pending_hits = 2111, Reservation_fails = 13
L2_cache_bank[15]: Access = 211734, Miss = 12061, Miss_rate = 0.057, Pending_hits = 2178, Reservation_fails = 21
L2_cache_bank[16]: Access = 245750, Miss = 12071, Miss_rate = 0.049, Pending_hits = 2402, Reservation_fails = 18
L2_cache_bank[17]: Access = 210842, Miss = 11978, Miss_rate = 0.057, Pending_hits = 2116, Reservation_fails = 21
L2_cache_bank[18]: Access = 209670, Miss = 12099, Miss_rate = 0.058, Pending_hits = 2162, Reservation_fails = 19
L2_cache_bank[19]: Access = 209380, Miss = 11954, Miss_rate = 0.057, Pending_hits = 2114, Reservation_fails = 26
L2_cache_bank[20]: Access = 209183, Miss = 12052, Miss_rate = 0.058, Pending_hits = 2170, Reservation_fails = 26
L2_cache_bank[21]: Access = 210121, Miss = 12010, Miss_rate = 0.057, Pending_hits = 2171, Reservation_fails = 18
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 265474
L2_total_cache_miss_rate = 0.0568
L2_total_cache_pending_hits = 48632
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 221421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1118658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.2452
	minimum = 6
	maximum = 55
Network latency average = 8.91225
	minimum = 6
	maximum = 41
Slowest packet = 9331981
Flit latency average = 8.86746
	minimum = 6
	maximum = 40
Slowest flit = 16063963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0508621
	minimum = 0.0448179 (at node 0)
	maximum = 0.0578898 (at node 28)
Accepted packet rate average = 0.0508621
	minimum = 0.0448179 (at node 0)
	maximum = 0.0578898 (at node 28)
Injected flit rate average = 0.0762932
	minimum = 0.0448179 (at node 0)
	maximum = 0.11578 (at node 28)
Accepted flit rate average= 0.0762932
	minimum = 0.0572674 (at node 45)
	maximum = 0.0946156 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2529 (22 samples)
	minimum = 6 (22 samples)
	maximum = 448.227 (22 samples)
Network latency average = 19.0686 (22 samples)
	minimum = 6 (22 samples)
	maximum = 328.545 (22 samples)
Flit latency average = 19.9793 (22 samples)
	minimum = 6 (22 samples)
	maximum = 327.864 (22 samples)
Fragmentation average = 0.00469856 (22 samples)
	minimum = 0 (22 samples)
	maximum = 74.8636 (22 samples)
Injected packet rate average = 0.0244634 (22 samples)
	minimum = 0.0200121 (22 samples)
	maximum = 0.072572 (22 samples)
Accepted packet rate average = 0.0244634 (22 samples)
	minimum = 0.0200121 (22 samples)
	maximum = 0.072572 (22 samples)
Injected flit rate average = 0.0375384 (22 samples)
	minimum = 0.0248439 (22 samples)
	maximum = 0.0935331 (22 samples)
Accepted flit rate average = 0.0375384 (22 samples)
	minimum = 0.0268712 (22 samples)
	maximum = 0.135122 (22 samples)
Injected packet size average = 1.53447 (22 samples)
Accepted packet size average = 1.53447 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 56 min, 25 sec (10585 sec)
gpgpu_simulation_rate = 12778 (inst/sec)
gpgpu_simulation_rate = 1314 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 166197 Tlb_hit: 156258 Tlb_miss: 9939 Tlb_hit_rate: 0.940197
Shader1: Tlb_access: 165994 Tlb_hit: 156096 Tlb_miss: 9898 Tlb_hit_rate: 0.940371
Shader2: Tlb_access: 166833 Tlb_hit: 156888 Tlb_miss: 9945 Tlb_hit_rate: 0.940390
Shader3: Tlb_access: 168724 Tlb_hit: 158978 Tlb_miss: 9746 Tlb_hit_rate: 0.942237
Shader4: Tlb_access: 169164 Tlb_hit: 159298 Tlb_miss: 9866 Tlb_hit_rate: 0.941678
Shader5: Tlb_access: 168337 Tlb_hit: 158401 Tlb_miss: 9936 Tlb_hit_rate: 0.940976
Shader6: Tlb_access: 168739 Tlb_hit: 158859 Tlb_miss: 9880 Tlb_hit_rate: 0.941448
Shader7: Tlb_access: 169271 Tlb_hit: 159392 Tlb_miss: 9879 Tlb_hit_rate: 0.941638
Shader8: Tlb_access: 167633 Tlb_hit: 157884 Tlb_miss: 9749 Tlb_hit_rate: 0.941843
Shader9: Tlb_access: 165313 Tlb_hit: 155400 Tlb_miss: 9913 Tlb_hit_rate: 0.940035
Shader10: Tlb_access: 164311 Tlb_hit: 154433 Tlb_miss: 9878 Tlb_hit_rate: 0.939882
Shader11: Tlb_access: 159442 Tlb_hit: 149937 Tlb_miss: 9505 Tlb_hit_rate: 0.940386
Shader12: Tlb_access: 162867 Tlb_hit: 153146 Tlb_miss: 9721 Tlb_hit_rate: 0.940313
Shader13: Tlb_access: 160497 Tlb_hit: 151056 Tlb_miss: 9441 Tlb_hit_rate: 0.941176
Shader14: Tlb_access: 164625 Tlb_hit: 155070 Tlb_miss: 9555 Tlb_hit_rate: 0.941959
Shader15: Tlb_access: 158721 Tlb_hit: 149242 Tlb_miss: 9479 Tlb_hit_rate: 0.940279
Shader16: Tlb_access: 162504 Tlb_hit: 153174 Tlb_miss: 9330 Tlb_hit_rate: 0.942586
Shader17: Tlb_access: 164676 Tlb_hit: 155078 Tlb_miss: 9598 Tlb_hit_rate: 0.941716
Shader18: Tlb_access: 163015 Tlb_hit: 153282 Tlb_miss: 9733 Tlb_hit_rate: 0.940294
Shader19: Tlb_access: 163977 Tlb_hit: 154215 Tlb_miss: 9762 Tlb_hit_rate: 0.940467
Shader20: Tlb_access: 165745 Tlb_hit: 155879 Tlb_miss: 9866 Tlb_hit_rate: 0.940475
Shader21: Tlb_access: 168166 Tlb_hit: 158294 Tlb_miss: 9872 Tlb_hit_rate: 0.941296
Shader22: Tlb_access: 166350 Tlb_hit: 156642 Tlb_miss: 9708 Tlb_hit_rate: 0.941641
Shader23: Tlb_access: 167604 Tlb_hit: 157733 Tlb_miss: 9871 Tlb_hit_rate: 0.941105
Shader24: Tlb_access: 167332 Tlb_hit: 157427 Tlb_miss: 9905 Tlb_hit_rate: 0.940806
Shader25: Tlb_access: 167940 Tlb_hit: 158204 Tlb_miss: 9736 Tlb_hit_rate: 0.942027
Shader26: Tlb_access: 165502 Tlb_hit: 155688 Tlb_miss: 9814 Tlb_hit_rate: 0.940702
Shader27: Tlb_access: 169692 Tlb_hit: 160061 Tlb_miss: 9631 Tlb_hit_rate: 0.943244
Tlb_tot_access: 4639171 Tlb_tot_hit: 4366015, Tlb_tot_miss: 273156, Tlb_tot_hit_rate: 0.941120
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1226 Tlb_invalidate: 1161 Tlb_evict: 0 Tlb_page_evict: 1161
Shader1: Tlb_validate: 1215 Tlb_invalidate: 1154 Tlb_evict: 0 Tlb_page_evict: 1154
Shader2: Tlb_validate: 1219 Tlb_invalidate: 1155 Tlb_evict: 0 Tlb_page_evict: 1155
Shader3: Tlb_validate: 1200 Tlb_invalidate: 1140 Tlb_evict: 0 Tlb_page_evict: 1140
Shader4: Tlb_validate: 1220 Tlb_invalidate: 1157 Tlb_evict: 0 Tlb_page_evict: 1157
Shader5: Tlb_validate: 1224 Tlb_invalidate: 1162 Tlb_evict: 0 Tlb_page_evict: 1162
Shader6: Tlb_validate: 1211 Tlb_invalidate: 1149 Tlb_evict: 0 Tlb_page_evict: 1149
Shader7: Tlb_validate: 1221 Tlb_invalidate: 1160 Tlb_evict: 0 Tlb_page_evict: 1160
Shader8: Tlb_validate: 1201 Tlb_invalidate: 1142 Tlb_evict: 0 Tlb_page_evict: 1142
Shader9: Tlb_validate: 1238 Tlb_invalidate: 1172 Tlb_evict: 0 Tlb_page_evict: 1172
Shader10: Tlb_validate: 1223 Tlb_invalidate: 1156 Tlb_evict: 0 Tlb_page_evict: 1156
Shader11: Tlb_validate: 1186 Tlb_invalidate: 1123 Tlb_evict: 0 Tlb_page_evict: 1123
Shader12: Tlb_validate: 1208 Tlb_invalidate: 1142 Tlb_evict: 0 Tlb_page_evict: 1142
Shader13: Tlb_validate: 1207 Tlb_invalidate: 1148 Tlb_evict: 0 Tlb_page_evict: 1148
Shader14: Tlb_validate: 1220 Tlb_invalidate: 1163 Tlb_evict: 0 Tlb_page_evict: 1163
Shader15: Tlb_validate: 1205 Tlb_invalidate: 1145 Tlb_evict: 0 Tlb_page_evict: 1145
Shader16: Tlb_validate: 1183 Tlb_invalidate: 1124 Tlb_evict: 0 Tlb_page_evict: 1124
Shader17: Tlb_validate: 1197 Tlb_invalidate: 1142 Tlb_evict: 0 Tlb_page_evict: 1142
Shader18: Tlb_validate: 1197 Tlb_invalidate: 1139 Tlb_evict: 0 Tlb_page_evict: 1139
Shader19: Tlb_validate: 1188 Tlb_invalidate: 1129 Tlb_evict: 0 Tlb_page_evict: 1129
Shader20: Tlb_validate: 1203 Tlb_invalidate: 1143 Tlb_evict: 0 Tlb_page_evict: 1143
Shader21: Tlb_validate: 1209 Tlb_invalidate: 1151 Tlb_evict: 0 Tlb_page_evict: 1151
Shader22: Tlb_validate: 1185 Tlb_invalidate: 1127 Tlb_evict: 0 Tlb_page_evict: 1127
Shader23: Tlb_validate: 1211 Tlb_invalidate: 1148 Tlb_evict: 0 Tlb_page_evict: 1148
Shader24: Tlb_validate: 1195 Tlb_invalidate: 1133 Tlb_evict: 0 Tlb_page_evict: 1133
Shader25: Tlb_validate: 1205 Tlb_invalidate: 1145 Tlb_evict: 0 Tlb_page_evict: 1145
Shader26: Tlb_validate: 1200 Tlb_invalidate: 1138 Tlb_evict: 0 Tlb_page_evict: 1138
Shader27: Tlb_validate: 1191 Tlb_invalidate: 1130 Tlb_evict: 0 Tlb_page_evict: 1130
Tlb_tot_valiate: 33788 Tlb_invalidate: 32078, Tlb_tot_evict: 0, Tlb_tot_evict page: 32078
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786456 Trashed: 1 | Page: 786484 Trashed: 1 | Page: 786512 Trashed: 1 | Page: 786540 Trashed: 1 | Page: 786820 Trashed: 1 | Page: 786832 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 5 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 5 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 5 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 5 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 6 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 6 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787001 Trashed: 5 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 2 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787679 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787883 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 399
Shader1: Page: 786457 Trashed: 1 | Page: 786485 Trashed: 1 | Page: 786513 Trashed: 1 | Page: 786541 Trashed: 1 | Page: 786821 Trashed: 1 | Page: 786833 Trashed: 1 | Page: 786861 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 5 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 5 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 5 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 5 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 5 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 6 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 5 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787379 Trashed: 2 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787682 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787802 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 396
Shader2: Page: 786458 Trashed: 1 | Page: 786486 Trashed: 1 | Page: 786514 Trashed: 1 | Page: 786542 Trashed: 1 | Page: 786822 Trashed: 1 | Page: 786834 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 6 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 5 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 2 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787720 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788055 Trashed: 2 | Page: 788056 Trashed: 2 | Page: 788057 Trashed: 2 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 395
Shader3: Page: 786459 Trashed: 1 | Page: 786487 Trashed: 1 | Page: 786515 Trashed: 1 | Page: 786543 Trashed: 1 | Page: 786823 Trashed: 1 | Page: 786835 Trashed: 1 | Page: 786863 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 3 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 6 | Page: 786992 Trashed: 3 | Page: 786994 Trashed: 6 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 6 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787470 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787891 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788058 Trashed: 2 | Page: 788059 Trashed: 1 | Page: 788060 Trashed: 2 | Page: 788141 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Total 384
Shader4: Page: 786432 Trashed: 1 | Page: 786460 Trashed: 1 | Page: 786488 Trashed: 1 | Page: 786516 Trashed: 1 | Page: 786544 Trashed: 1 | Page: 786824 Trashed: 1 | Page: 786836 Trashed: 1 | Page: 786864 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 5 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 5 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 5 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 5 | Page: 786975 Trashed: 5 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 5 | Page: 786982 Trashed: 4 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 6 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 5 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 5 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 5 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787304 Trashed: 2 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 2 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787691 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787725 Trashed: 2 | Page: 787726 Trashed: 2 | Page: 787727 Trashed: 2 | Page: 787728 Trashed: 2 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788061 Trashed: 2 | Page: 788062 Trashed: 2 | Page: 788063 Trashed: 2 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Total 406
Shader5: Page: 786433 Trashed: 1 | Page: 786461 Trashed: 1 | Page: 786489 Trashed: 1 | Page: 786517 Trashed: 1 | Page: 786545 Trashed: 1 | Page: 786825 Trashed: 1 | Page: 786865 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 5 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 5 | Page: 786961 Trashed: 5 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 5 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 3 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 5 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 4 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 2 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787393 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787560 Trashed: 2 | Page: 787561 Trashed: 2 | Page: 787562 Trashed: 2 | Page: 787644 Trashed: 2 | Page: 787645 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787693 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 2 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 2 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788438 Trashed: 2 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788910 Trashed: 1 | Total 407
Shader6: Page: 786434 Trashed: 1 | Page: 786462 Trashed: 1 | Page: 786490 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786546 Trashed: 1 | Page: 786686 Trashed: 1 | Page: 786826 Trashed: 1 | Page: 786838 Trashed: 1 | Page: 786866 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 6 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 4 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 5 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 5 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 2 | Page: 787310 Trashed: 2 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 2 | Page: 787481 Trashed: 2 | Page: 787563 Trashed: 2 | Page: 787564 Trashed: 2 | Page: 787565 Trashed: 2 | Page: 787647 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787899 Trashed: 2 | Page: 787900 Trashed: 2 | Page: 787901 Trashed: 2 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787986 Trashed: 2 | Page: 788067 Trashed: 1 | Page: 788068 Trashed: 2 | Page: 788069 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 401
Shader7: Page: 786435 Trashed: 1 | Page: 786463 Trashed: 1 | Page: 786491 Trashed: 1 | Page: 786519 Trashed: 1 | Page: 786547 Trashed: 1 | Page: 786827 Trashed: 1 | Page: 786839 Trashed: 1 | Page: 786867 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 4 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 6 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 5 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 5 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 2 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 2 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787989 Trashed: 2 | Page: 788057 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 2 | Page: 788072 Trashed: 2 | Page: 788153 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 395
Shader8: Page: 786436 Trashed: 1 | Page: 786464 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786520 Trashed: 1 | Page: 786548 Trashed: 1 | Page: 786828 Trashed: 1 | Page: 786840 Trashed: 1 | Page: 786868 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 5 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 5 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 5 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 6 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 4 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 6 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 2 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 2 | Page: 787904 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788072 Trashed: 2 | Page: 788073 Trashed: 2 | Page: 788074 Trashed: 3 | Page: 788075 Trashed: 3 | Page: 788156 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788884 Trashed: 1 | Total 393
Shader9: Page: 786437 Trashed: 1 | Page: 786465 Trashed: 1 | Page: 786493 Trashed: 1 | Page: 786521 Trashed: 1 | Page: 786549 Trashed: 1 | Page: 786829 Trashed: 1 | Page: 786841 Trashed: 1 | Page: 786869 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 5 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 5 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 5 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 5 | Page: 786981 Trashed: 5 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 4 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 6 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 5 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 2 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787394 Trashed: 2 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788076 Trashed: 2 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 2 | Page: 788159 Trashed: 2 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 2 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788924 Trashed: 1 | Total 407
Shader10: Page: 786438 Trashed: 1 | Page: 786466 Trashed: 1 | Page: 786494 Trashed: 1 | Page: 786522 Trashed: 1 | Page: 786550 Trashed: 1 | Page: 786662 Trashed: 1 | Page: 786830 Trashed: 1 | Page: 786842 Trashed: 1 | Page: 786870 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 4 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 3 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 5 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 5 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 6 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 5 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 2 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787827 Trashed: 2 | Page: 787828 Trashed: 1 | Page: 787829 Trashed: 2 | Page: 787830 Trashed: 2 | Page: 787910 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 2 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 2 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788294 Trashed: 2 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 399
Shader11: Page: 786439 Trashed: 1 | Page: 786467 Trashed: 1 | Page: 786495 Trashed: 1 | Page: 786523 Trashed: 1 | Page: 786551 Trashed: 1 | Page: 786831 Trashed: 1 | Page: 786843 Trashed: 1 | Page: 786871 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 3 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 5 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 4 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 5 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 5 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 2 | Page: 787025 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788165 Trashed: 2 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 2 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Total 373
Shader12: Page: 786440 Trashed: 1 | Page: 786468 Trashed: 1 | Page: 786496 Trashed: 1 | Page: 786524 Trashed: 1 | Page: 786552 Trashed: 1 | Page: 786844 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 5 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 5 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 5 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 5 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 5 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 5 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 2 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 2 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 2 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787716 Trashed: 2 | Page: 787737 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 2 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 2 | Page: 787916 Trashed: 1 | Page: 787917 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Total 387
Shader13: Page: 786441 Trashed: 1 | Page: 786469 Trashed: 1 | Page: 786497 Trashed: 1 | Page: 786525 Trashed: 1 | Page: 786553 Trashed: 1 | Page: 786845 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 5 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 5 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 5 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 5 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 4 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 5 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 2 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787839 Trashed: 2 | Page: 787920 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788222 Trashed: 2 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 390
Shader14: Page: 786442 Trashed: 1 | Page: 786470 Trashed: 1 | Page: 786498 Trashed: 1 | Page: 786526 Trashed: 1 | Page: 786554 Trashed: 1 | Page: 786846 Trashed: 1 | Page: 786874 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 4 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 6 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 6 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 5 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 2 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 2 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787673 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787720 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787841 Trashed: 1 | Page: 787842 Trashed: 2 | Page: 787923 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 388
Shader15: Page: 786443 Trashed: 1 | Page: 786471 Trashed: 1 | Page: 786499 Trashed: 1 | Page: 786527 Trashed: 1 | Page: 786555 Trashed: 1 | Page: 786683 Trashed: 1 | Page: 786847 Trashed: 1 | Page: 786875 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 3 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 5 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 5 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 1 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 5 | Page: 786992 Trashed: 5 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 5 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787421 Trashed: 2 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787843 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787845 Trashed: 2 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787927 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Total 398
Shader16: Page: 786444 Trashed: 1 | Page: 786472 Trashed: 1 | Page: 786500 Trashed: 1 | Page: 786528 Trashed: 1 | Page: 786556 Trashed: 1 | Page: 786876 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 5 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 5 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 4 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 5 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 6 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 2 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 2 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 2 | Page: 787677 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787679 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787728 Trashed: 2 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787847 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 2 | Page: 788085 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Total 371
Shader17: Page: 786445 Trashed: 1 | Page: 786473 Trashed: 1 | Page: 786501 Trashed: 1 | Page: 786529 Trashed: 1 | Page: 786557 Trashed: 1 | Page: 786824 Trashed: 1 | Page: 786849 Trashed: 1 | Page: 786877 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 5 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 5 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 4 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 5 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 5 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 5 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 2 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787682 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 2 | Page: 787764 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787848 Trashed: 2 | Page: 787849 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787851 Trashed: 2 | Page: 787920 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787932 Trashed: 2 | Page: 787933 Trashed: 2 | Page: 787934 Trashed: 2 | Page: 787935 Trashed: 2 | Page: 788015 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 393
Shader18: Page: 786446 Trashed: 1 | Page: 786474 Trashed: 1 | Page: 786502 Trashed: 1 | Page: 786530 Trashed: 1 | Page: 786558 Trashed: 1 | Page: 786850 Trashed: 1 | Page: 786878 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 4 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 4 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 6 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 6 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 5 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 6 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787346 Trashed: 2 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787937 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Total 385
Shader19: Page: 786447 Trashed: 1 | Page: 786475 Trashed: 1 | Page: 786503 Trashed: 1 | Page: 786531 Trashed: 1 | Page: 786559 Trashed: 1 | Page: 786851 Trashed: 1 | Page: 786879 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 3 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 3 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 5 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 6 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 5 | Page: 787001 Trashed: 5 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 2 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 2 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 2 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 379
Shader20: Page: 786448 Trashed: 1 | Page: 786476 Trashed: 1 | Page: 786504 Trashed: 1 | Page: 786532 Trashed: 1 | Page: 786852 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 5 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 5 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 5 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 6 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 6 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 2 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787691 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 383
Shader21: Page: 786449 Trashed: 1 | Page: 786477 Trashed: 1 | Page: 786505 Trashed: 1 | Page: 786533 Trashed: 1 | Page: 786825 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 5 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 5 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 4 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 6 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 6 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 6 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 5 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 2 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787692 Trashed: 2 | Page: 787693 Trashed: 2 | Page: 787694 Trashed: 2 | Page: 787695 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 2 | Page: 788027 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788243 Trashed: 2 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 392
Shader22: Page: 786450 Trashed: 1 | Page: 786478 Trashed: 1 | Page: 786506 Trashed: 1 | Page: 786534 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 7 | Page: 786984 Trashed: 4 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 5 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 6 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 5 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 2 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Total 374
Shader23: Page: 786451 Trashed: 1 | Page: 786479 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786535 Trashed: 1 | Page: 786827 Trashed: 1 | Page: 786855 Trashed: 1 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 3 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 4 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 6 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 6 | Page: 786991 Trashed: 5 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 6 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 5 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 2 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 2 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788249 Trashed: 2 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 2 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 2 | Page: 788877 Trashed: 1 | Total 385
Shader24: Page: 786452 Trashed: 1 | Page: 786480 Trashed: 1 | Page: 786508 Trashed: 1 | Page: 786536 Trashed: 1 | Page: 786816 Trashed: 1 | Page: 786828 Trashed: 1 | Page: 786856 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 5 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 5 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 5 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 4 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 5 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 4 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 5 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 6 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 2 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 2 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 2 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 2 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788037 Trashed: 2 | Page: 788038 Trashed: 2 | Page: 788039 Trashed: 2 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 389
Shader25: Page: 786453 Trashed: 1 | Page: 786481 Trashed: 1 | Page: 786509 Trashed: 1 | Page: 786537 Trashed: 1 | Page: 786817 Trashed: 1 | Page: 786829 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 5 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 6 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 4 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 5 | Page: 787004 Trashed: 6 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 2 | Page: 787452 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787874 Trashed: 1 | Page: 787875 Trashed: 2 | Page: 787955 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 2 | Page: 788210 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Total 390
Shader26: Page: 786454 Trashed: 1 | Page: 786482 Trashed: 1 | Page: 786510 Trashed: 1 | Page: 786538 Trashed: 1 | Page: 786818 Trashed: 1 | Page: 786830 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 4 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 4 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 5 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 3 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 4 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 6 | Page: 786997 Trashed: 6 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 2 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 2 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787370 Trashed: 2 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787444 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787454 Trashed: 2 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787625 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787673 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Total 378
Shader27: Page: 786455 Trashed: 1 | Page: 786483 Trashed: 1 | Page: 786511 Trashed: 1 | Page: 786539 Trashed: 1 | Page: 786819 Trashed: 1 | Page: 786831 Trashed: 1 | Page: 786859 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 3 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 2 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 4 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 5 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 5 | Page: 786982 Trashed: 1 | Page: 786984 Trashed: 5 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 4 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 2 | Page: 787013 Trashed: 2 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 2 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 2 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 2 | Page: 787020 Trashed: 2 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 2 | Page: 787023 Trashed: 2 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787093 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787100 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787457 Trashed: 2 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787962 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788838 Trashed: 2 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788921 Trashed: 1 | Total 379
Tlb_tot_thrash: 10916
========================================Page fault statistics==============================
Shader0: Page_table_access:9939 Page_hit: 5237 Page_miss: 4702 Page_hit_rate: 0.526914
Shader1: Page_table_access:9898 Page_hit: 5284 Page_miss: 4614 Page_hit_rate: 0.533845
Shader2: Page_table_access:9945 Page_hit: 5351 Page_miss: 4594 Page_hit_rate: 0.538059
Shader3: Page_table_access:9746 Page_hit: 5098 Page_miss: 4648 Page_hit_rate: 0.523086
Shader4: Page_table_access:9866 Page_hit: 5229 Page_miss: 4637 Page_hit_rate: 0.530002
Shader5: Page_table_access:9936 Page_hit: 5338 Page_miss: 4598 Page_hit_rate: 0.537238
Shader6: Page_table_access:9880 Page_hit: 5157 Page_miss: 4723 Page_hit_rate: 0.521964
Shader7: Page_table_access:9879 Page_hit: 5067 Page_miss: 4812 Page_hit_rate: 0.512906
Shader8: Page_table_access:9749 Page_hit: 4989 Page_miss: 4760 Page_hit_rate: 0.511745
Shader9: Page_table_access:9913 Page_hit: 5293 Page_miss: 4620 Page_hit_rate: 0.533945
Shader10: Page_table_access:9878 Page_hit: 5310 Page_miss: 4568 Page_hit_rate: 0.537558
Shader11: Page_table_access:9505 Page_hit: 4911 Page_miss: 4594 Page_hit_rate: 0.516675
Shader12: Page_table_access:9721 Page_hit: 5175 Page_miss: 4546 Page_hit_rate: 0.532353
Shader13: Page_table_access:9441 Page_hit: 5089 Page_miss: 4352 Page_hit_rate: 0.539032
Shader14: Page_table_access:9555 Page_hit: 5351 Page_miss: 4204 Page_hit_rate: 0.560021
Shader15: Page_table_access:9479 Page_hit: 5227 Page_miss: 4252 Page_hit_rate: 0.551429
Shader16: Page_table_access:9330 Page_hit: 5054 Page_miss: 4276 Page_hit_rate: 0.541693
Shader17: Page_table_access:9598 Page_hit: 5338 Page_miss: 4260 Page_hit_rate: 0.556158
Shader18: Page_table_access:9733 Page_hit: 5306 Page_miss: 4427 Page_hit_rate: 0.545156
Shader19: Page_table_access:9762 Page_hit: 5253 Page_miss: 4509 Page_hit_rate: 0.538107
Shader20: Page_table_access:9866 Page_hit: 5428 Page_miss: 4438 Page_hit_rate: 0.550172
Shader21: Page_table_access:9872 Page_hit: 5240 Page_miss: 4632 Page_hit_rate: 0.530794
Shader22: Page_table_access:9708 Page_hit: 5224 Page_miss: 4484 Page_hit_rate: 0.538113
Shader23: Page_table_access:9871 Page_hit: 5322 Page_miss: 4549 Page_hit_rate: 0.539155
Shader24: Page_table_access:9905 Page_hit: 5302 Page_miss: 4603 Page_hit_rate: 0.535285
Shader25: Page_table_access:9736 Page_hit: 5103 Page_miss: 4633 Page_hit_rate: 0.524137
Shader26: Page_table_access:9814 Page_hit: 5228 Page_miss: 4586 Page_hit_rate: 0.532708
Shader27: Page_table_access:9631 Page_hit: 4996 Page_miss: 4635 Page_hit_rate: 0.518742
Page_table_tot_access: 273156 Page_tot_hit: 145900, Page_tot_miss 127256, Page_tot_hit_rate: 0.534127 Page_tot_fault: 245 Page_tot_pending: 127011
Total_memory_access_page_fault: 245, Average_latency: 11381203.000000
========================================Page thrashing statistics==============================
Page_validate: 14368 Page_evict_dirty: 837 Page_evict_not_dirty: 12027
Page: 786432 Thrashed: 1
Page: 786433 Thrashed: 1
Page: 786434 Thrashed: 1
Page: 786435 Thrashed: 1
Page: 786436 Thrashed: 1
Page: 786437 Thrashed: 1
Page: 786438 Thrashed: 1
Page: 786439 Thrashed: 1
Page: 786440 Thrashed: 1
Page: 786441 Thrashed: 1
Page: 786442 Thrashed: 1
Page: 786443 Thrashed: 1
Page: 786444 Thrashed: 1
Page: 786445 Thrashed: 1
Page: 786446 Thrashed: 1
Page: 786447 Thrashed: 1
Page: 786448 Thrashed: 1
Page: 786449 Thrashed: 1
Page: 786450 Thrashed: 1
Page: 786451 Thrashed: 1
Page: 786452 Thrashed: 1
Page: 786453 Thrashed: 1
Page: 786454 Thrashed: 1
Page: 786455 Thrashed: 1
Page: 786456 Thrashed: 1
Page: 786457 Thrashed: 1
Page: 786458 Thrashed: 1
Page: 786459 Thrashed: 1
Page: 786460 Thrashed: 1
Page: 786461 Thrashed: 1
Page: 786462 Thrashed: 1
Page: 786463 Thrashed: 1
Page: 786464 Thrashed: 1
Page: 786465 Thrashed: 1
Page: 786466 Thrashed: 1
Page: 786467 Thrashed: 1
Page: 786468 Thrashed: 1
Page: 786469 Thrashed: 1
Page: 786470 Thrashed: 1
Page: 786471 Thrashed: 1
Page: 786472 Thrashed: 1
Page: 786473 Thrashed: 1
Page: 786474 Thrashed: 1
Page: 786475 Thrashed: 1
Page: 786476 Thrashed: 1
Page: 786477 Thrashed: 1
Page: 786478 Thrashed: 1
Page: 786479 Thrashed: 1
Page: 786480 Thrashed: 1
Page: 786481 Thrashed: 1
Page: 786482 Thrashed: 1
Page: 786483 Thrashed: 1
Page: 786484 Thrashed: 1
Page: 786485 Thrashed: 1
Page: 786486 Thrashed: 1
Page: 786487 Thrashed: 1
Page: 786488 Thrashed: 1
Page: 786489 Thrashed: 1
Page: 786490 Thrashed: 1
Page: 786491 Thrashed: 1
Page: 786492 Thrashed: 1
Page: 786493 Thrashed: 1
Page: 786494 Thrashed: 1
Page: 786495 Thrashed: 1
Page: 786496 Thrashed: 1
Page: 786497 Thrashed: 1
Page: 786498 Thrashed: 1
Page: 786499 Thrashed: 1
Page: 786500 Thrashed: 1
Page: 786501 Thrashed: 1
Page: 786502 Thrashed: 1
Page: 786503 Thrashed: 1
Page: 786504 Thrashed: 1
Page: 786505 Thrashed: 1
Page: 786506 Thrashed: 1
Page: 786507 Thrashed: 1
Page: 786508 Thrashed: 1
Page: 786509 Thrashed: 1
Page: 786510 Thrashed: 1
Page: 786511 Thrashed: 1
Page: 786512 Thrashed: 1
Page: 786513 Thrashed: 1
Page: 786514 Thrashed: 1
Page: 786515 Thrashed: 1
Page: 786516 Thrashed: 1
Page: 786517 Thrashed: 1
Page: 786518 Thrashed: 1
Page: 786519 Thrashed: 1
Page: 786520 Thrashed: 1
Page: 786521 Thrashed: 1
Page: 786522 Thrashed: 1
Page: 786523 Thrashed: 1
Page: 786524 Thrashed: 1
Page: 786525 Thrashed: 1
Page: 786526 Thrashed: 1
Page: 786527 Thrashed: 1
Page: 786528 Thrashed: 1
Page: 786529 Thrashed: 1
Page: 786530 Thrashed: 1
Page: 786531 Thrashed: 1
Page: 786532 Thrashed: 1
Page: 786533 Thrashed: 1
Page: 786534 Thrashed: 1
Page: 786535 Thrashed: 1
Page: 786536 Thrashed: 1
Page: 786537 Thrashed: 1
Page: 786538 Thrashed: 1
Page: 786539 Thrashed: 1
Page: 786540 Thrashed: 1
Page: 786541 Thrashed: 1
Page: 786542 Thrashed: 1
Page: 786543 Thrashed: 1
Page: 786544 Thrashed: 1
Page: 786545 Thrashed: 1
Page: 786546 Thrashed: 1
Page: 786547 Thrashed: 1
Page: 786548 Thrashed: 1
Page: 786549 Thrashed: 1
Page: 786550 Thrashed: 1
Page: 786551 Thrashed: 1
Page: 786552 Thrashed: 1
Page: 786553 Thrashed: 1
Page: 786554 Thrashed: 1
Page: 786555 Thrashed: 1
Page: 786556 Thrashed: 1
Page: 786557 Thrashed: 1
Page: 786558 Thrashed: 1
Page: 786559 Thrashed: 1
Page: 786656 Thrashed: 1
Page: 786657 Thrashed: 1
Page: 786658 Thrashed: 1
Page: 786659 Thrashed: 1
Page: 786660 Thrashed: 1
Page: 786661 Thrashed: 1
Page: 786662 Thrashed: 1
Page: 786663 Thrashed: 1
Page: 786664 Thrashed: 1
Page: 786665 Thrashed: 1
Page: 786666 Thrashed: 1
Page: 786667 Thrashed: 1
Page: 786668 Thrashed: 1
Page: 786669 Thrashed: 1
Page: 786670 Thrashed: 1
Page: 786671 Thrashed: 1
Page: 786672 Thrashed: 1
Page: 786673 Thrashed: 1
Page: 786674 Thrashed: 1
Page: 786675 Thrashed: 1
Page: 786676 Thrashed: 1
Page: 786677 Thrashed: 1
Page: 786678 Thrashed: 1
Page: 786679 Thrashed: 1
Page: 786680 Thrashed: 1
Page: 786681 Thrashed: 1
Page: 786682 Thrashed: 1
Page: 786683 Thrashed: 1
Page: 786684 Thrashed: 1
Page: 786685 Thrashed: 1
Page: 786686 Thrashed: 1
Page: 786687 Thrashed: 1
Page: 786816 Thrashed: 2
Page: 786817 Thrashed: 2
Page: 786818 Thrashed: 2
Page: 786819 Thrashed: 2
Page: 786820 Thrashed: 2
Page: 786821 Thrashed: 2
Page: 786822 Thrashed: 2
Page: 786823 Thrashed: 2
Page: 786824 Thrashed: 2
Page: 786825 Thrashed: 2
Page: 786826 Thrashed: 2
Page: 786827 Thrashed: 2
Page: 786828 Thrashed: 2
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 2
Page: 786831 Thrashed: 2
Page: 786832 Thrashed: 1
Page: 786833 Thrashed: 1
Page: 786834 Thrashed: 1
Page: 786835 Thrashed: 1
Page: 786836 Thrashed: 1
Page: 786837 Thrashed: 1
Page: 786838 Thrashed: 1
Page: 786839 Thrashed: 1
Page: 786840 Thrashed: 1
Page: 786841 Thrashed: 1
Page: 786842 Thrashed: 1
Page: 786843 Thrashed: 1
Page: 786844 Thrashed: 1
Page: 786845 Thrashed: 1
Page: 786846 Thrashed: 1
Page: 786847 Thrashed: 1
Page: 786848 Thrashed: 1
Page: 786849 Thrashed: 1
Page: 786850 Thrashed: 1
Page: 786851 Thrashed: 1
Page: 786852 Thrashed: 1
Page: 786853 Thrashed: 1
Page: 786854 Thrashed: 1
Page: 786855 Thrashed: 1
Page: 786856 Thrashed: 1
Page: 786857 Thrashed: 1
Page: 786858 Thrashed: 1
Page: 786859 Thrashed: 1
Page: 786860 Thrashed: 1
Page: 786861 Thrashed: 1
Page: 786862 Thrashed: 1
Page: 786863 Thrashed: 1
Page: 786864 Thrashed: 2
Page: 786865 Thrashed: 2
Page: 786866 Thrashed: 2
Page: 786867 Thrashed: 2
Page: 786868 Thrashed: 2
Page: 786869 Thrashed: 2
Page: 786870 Thrashed: 2
Page: 786871 Thrashed: 2
Page: 786872 Thrashed: 2
Page: 786873 Thrashed: 2
Page: 786874 Thrashed: 2
Page: 786875 Thrashed: 2
Page: 786876 Thrashed: 2
Page: 786877 Thrashed: 2
Page: 786878 Thrashed: 2
Page: 786879 Thrashed: 2
Page: 786880 Thrashed: 1
Page: 786881 Thrashed: 1
Page: 786882 Thrashed: 1
Page: 786883 Thrashed: 1
Page: 786884 Thrashed: 1
Page: 786885 Thrashed: 1
Page: 786886 Thrashed: 1
Page: 786887 Thrashed: 1
Page: 786888 Thrashed: 1
Page: 786889 Thrashed: 1
Page: 786890 Thrashed: 1
Page: 786891 Thrashed: 1
Page: 786892 Thrashed: 1
Page: 786893 Thrashed: 1
Page: 786894 Thrashed: 1
Page: 786895 Thrashed: 1
Page: 786896 Thrashed: 1
Page: 786897 Thrashed: 1
Page: 786898 Thrashed: 1
Page: 786899 Thrashed: 1
Page: 786900 Thrashed: 1
Page: 786901 Thrashed: 1
Page: 786902 Thrashed: 1
Page: 786903 Thrashed: 1
Page: 786904 Thrashed: 1
Page: 786905 Thrashed: 1
Page: 786906 Thrashed: 1
Page: 786907 Thrashed: 1
Page: 786908 Thrashed: 1
Page: 786909 Thrashed: 1
Page: 786910 Thrashed: 1
Page: 786911 Thrashed: 1
Page: 786912 Thrashed: 1
Page: 786913 Thrashed: 1
Page: 786914 Thrashed: 1
Page: 786915 Thrashed: 1
Page: 786916 Thrashed: 1
Page: 786917 Thrashed: 1
Page: 786918 Thrashed: 1
Page: 786919 Thrashed: 1
Page: 786920 Thrashed: 1
Page: 786921 Thrashed: 1
Page: 786922 Thrashed: 1
Page: 786923 Thrashed: 1
Page: 786924 Thrashed: 1
Page: 786925 Thrashed: 1
Page: 786926 Thrashed: 1
Page: 786927 Thrashed: 1
Page: 786928 Thrashed: 1
Page: 786929 Thrashed: 1
Page: 786930 Thrashed: 1
Page: 786931 Thrashed: 1
Page: 786932 Thrashed: 1
Page: 786933 Thrashed: 1
Page: 786934 Thrashed: 1
Page: 786935 Thrashed: 1
Page: 786936 Thrashed: 1
Page: 786937 Thrashed: 1
Page: 786938 Thrashed: 1
Page: 786939 Thrashed: 1
Page: 786940 Thrashed: 1
Page: 786941 Thrashed: 1
Page: 786942 Thrashed: 1
Page: 786943 Thrashed: 1
Page: 786944 Thrashed: 6
Page: 786945 Thrashed: 6
Page: 786946 Thrashed: 6
Page: 786947 Thrashed: 6
Page: 786948 Thrashed: 6
Page: 786949 Thrashed: 6
Page: 786950 Thrashed: 6
Page: 786951 Thrashed: 6
Page: 786952 Thrashed: 6
Page: 786953 Thrashed: 6
Page: 786954 Thrashed: 6
Page: 786955 Thrashed: 6
Page: 786956 Thrashed: 6
Page: 786957 Thrashed: 6
Page: 786958 Thrashed: 6
Page: 786959 Thrashed: 6
Page: 786960 Thrashed: 8
Page: 786961 Thrashed: 8
Page: 786962 Thrashed: 8
Page: 786963 Thrashed: 8
Page: 786964 Thrashed: 8
Page: 786965 Thrashed: 8
Page: 786966 Thrashed: 8
Page: 786967 Thrashed: 8
Page: 786968 Thrashed: 8
Page: 786969 Thrashed: 8
Page: 786970 Thrashed: 8
Page: 786971 Thrashed: 8
Page: 786972 Thrashed: 8
Page: 786973 Thrashed: 8
Page: 786974 Thrashed: 8
Page: 786975 Thrashed: 8
Page: 786976 Thrashed: 8
Page: 786977 Thrashed: 8
Page: 786978 Thrashed: 8
Page: 786979 Thrashed: 8
Page: 786980 Thrashed: 8
Page: 786981 Thrashed: 8
Page: 786982 Thrashed: 8
Page: 786983 Thrashed: 8
Page: 786984 Thrashed: 8
Page: 786985 Thrashed: 8
Page: 786986 Thrashed: 8
Page: 786987 Thrashed: 8
Page: 786988 Thrashed: 8
Page: 786989 Thrashed: 8
Page: 786990 Thrashed: 8
Page: 786991 Thrashed: 8
Page: 786992 Thrashed: 7
Page: 786993 Thrashed: 7
Page: 786994 Thrashed: 7
Page: 786995 Thrashed: 7
Page: 786996 Thrashed: 7
Page: 786997 Thrashed: 7
Page: 786998 Thrashed: 7
Page: 786999 Thrashed: 7
Page: 787000 Thrashed: 7
Page: 787001 Thrashed: 7
Page: 787002 Thrashed: 7
Page: 787003 Thrashed: 7
Page: 787004 Thrashed: 7
Page: 787005 Thrashed: 7
Page: 787006 Thrashed: 7
Page: 787007 Thrashed: 7
Page: 787008 Thrashed: 2
Page: 787009 Thrashed: 2
Page: 787010 Thrashed: 2
Page: 787011 Thrashed: 2
Page: 787012 Thrashed: 2
Page: 787013 Thrashed: 2
Page: 787014 Thrashed: 2
Page: 787015 Thrashed: 2
Page: 787016 Thrashed: 2
Page: 787017 Thrashed: 2
Page: 787018 Thrashed: 2
Page: 787019 Thrashed: 2
Page: 787020 Thrashed: 2
Page: 787021 Thrashed: 2
Page: 787022 Thrashed: 2
Page: 787023 Thrashed: 2
Page: 787024 Thrashed: 1
Page: 787025 Thrashed: 1
Page: 787026 Thrashed: 1
Page: 787027 Thrashed: 1
Page: 787028 Thrashed: 1
Page: 787029 Thrashed: 1
Page: 787030 Thrashed: 1
Page: 787031 Thrashed: 1
Page: 787032 Thrashed: 1
Page: 787033 Thrashed: 1
Page: 787034 Thrashed: 1
Page: 787035 Thrashed: 1
Page: 787036 Thrashed: 1
Page: 787037 Thrashed: 1
Page: 787038 Thrashed: 1
Page: 787039 Thrashed: 1
Page: 787040 Thrashed: 1
Page: 787041 Thrashed: 1
Page: 787042 Thrashed: 1
Page: 787043 Thrashed: 1
Page: 787044 Thrashed: 1
Page: 787045 Thrashed: 1
Page: 787046 Thrashed: 1
Page: 787047 Thrashed: 1
Page: 787048 Thrashed: 1
Page: 787049 Thrashed: 1
Page: 787050 Thrashed: 1
Page: 787051 Thrashed: 1
Page: 787052 Thrashed: 1
Page: 787053 Thrashed: 1
Page: 787054 Thrashed: 1
Page: 787055 Thrashed: 1
Page: 787056 Thrashed: 1
Page: 787057 Thrashed: 1
Page: 787058 Thrashed: 1
Page: 787059 Thrashed: 1
Page: 787060 Thrashed: 1
Page: 787061 Thrashed: 1
Page: 787062 Thrashed: 1
Page: 787063 Thrashed: 1
Page: 787064 Thrashed: 1
Page: 787065 Thrashed: 1
Page: 787066 Thrashed: 1
Page: 787067 Thrashed: 1
Page: 787068 Thrashed: 1
Page: 787069 Thrashed: 1
Page: 787070 Thrashed: 1
Page: 787071 Thrashed: 1
Page: 787088 Thrashed: 1
Page: 787089 Thrashed: 1
Page: 787090 Thrashed: 1
Page: 787091 Thrashed: 1
Page: 787092 Thrashed: 1
Page: 787093 Thrashed: 1
Page: 787094 Thrashed: 1
Page: 787095 Thrashed: 1
Page: 787096 Thrashed: 1
Page: 787097 Thrashed: 1
Page: 787098 Thrashed: 1
Page: 787099 Thrashed: 1
Page: 787100 Thrashed: 1
Page: 787101 Thrashed: 1
Page: 787102 Thrashed: 1
Page: 787103 Thrashed: 1
Page: 787136 Thrashed: 7
Page: 787137 Thrashed: 7
Page: 787138 Thrashed: 7
Page: 787139 Thrashed: 7
Page: 787140 Thrashed: 7
Page: 787141 Thrashed: 7
Page: 787142 Thrashed: 7
Page: 787143 Thrashed: 7
Page: 787144 Thrashed: 7
Page: 787145 Thrashed: 7
Page: 787146 Thrashed: 7
Page: 787147 Thrashed: 7
Page: 787148 Thrashed: 7
Page: 787149 Thrashed: 7
Page: 787150 Thrashed: 7
Page: 787151 Thrashed: 7
Page: 787152 Thrashed: 7
Page: 787153 Thrashed: 7
Page: 787154 Thrashed: 7
Page: 787155 Thrashed: 7
Page: 787156 Thrashed: 7
Page: 787157 Thrashed: 7
Page: 787158 Thrashed: 7
Page: 787159 Thrashed: 7
Page: 787160 Thrashed: 7
Page: 787161 Thrashed: 7
Page: 787162 Thrashed: 7
Page: 787163 Thrashed: 7
Page: 787164 Thrashed: 7
Page: 787165 Thrashed: 7
Page: 787166 Thrashed: 7
Page: 787167 Thrashed: 7
Page: 787168 Thrashed: 7
Page: 787169 Thrashed: 7
Page: 787170 Thrashed: 7
Page: 787171 Thrashed: 7
Page: 787172 Thrashed: 7
Page: 787173 Thrashed: 7
Page: 787174 Thrashed: 7
Page: 787175 Thrashed: 7
Page: 787176 Thrashed: 7
Page: 787177 Thrashed: 7
Page: 787178 Thrashed: 7
Page: 787179 Thrashed: 7
Page: 787180 Thrashed: 7
Page: 787181 Thrashed: 7
Page: 787182 Thrashed: 7
Page: 787183 Thrashed: 7
Page: 787184 Thrashed: 7
Page: 787185 Thrashed: 7
Page: 787186 Thrashed: 7
Page: 787187 Thrashed: 7
Page: 787188 Thrashed: 7
Page: 787189 Thrashed: 7
Page: 787190 Thrashed: 7
Page: 787191 Thrashed: 7
Page: 787192 Thrashed: 7
Page: 787193 Thrashed: 7
Page: 787194 Thrashed: 7
Page: 787195 Thrashed: 7
Page: 787196 Thrashed: 7
Page: 787197 Thrashed: 7
Page: 787198 Thrashed: 7
Page: 787199 Thrashed: 7
Page: 787200 Thrashed: 7
Page: 787201 Thrashed: 7
Page: 787202 Thrashed: 7
Page: 787203 Thrashed: 7
Page: 787204 Thrashed: 7
Page: 787205 Thrashed: 7
Page: 787206 Thrashed: 7
Page: 787207 Thrashed: 7
Page: 787208 Thrashed: 7
Page: 787209 Thrashed: 7
Page: 787210 Thrashed: 7
Page: 787211 Thrashed: 7
Page: 787212 Thrashed: 7
Page: 787213 Thrashed: 7
Page: 787214 Thrashed: 7
Page: 787215 Thrashed: 7
Page: 787216 Thrashed: 7
Page: 787217 Thrashed: 7
Page: 787218 Thrashed: 7
Page: 787219 Thrashed: 7
Page: 787220 Thrashed: 7
Page: 787221 Thrashed: 7
Page: 787222 Thrashed: 7
Page: 787223 Thrashed: 7
Page: 787224 Thrashed: 7
Page: 787225 Thrashed: 7
Page: 787226 Thrashed: 7
Page: 787227 Thrashed: 7
Page: 787228 Thrashed: 7
Page: 787229 Thrashed: 7
Page: 787230 Thrashed: 7
Page: 787231 Thrashed: 7
Page: 787232 Thrashed: 7
Page: 787233 Thrashed: 7
Page: 787234 Thrashed: 7
Page: 787235 Thrashed: 7
Page: 787236 Thrashed: 7
Page: 787237 Thrashed: 7
Page: 787238 Thrashed: 7
Page: 787239 Thrashed: 7
Page: 787240 Thrashed: 7
Page: 787241 Thrashed: 7
Page: 787242 Thrashed: 7
Page: 787243 Thrashed: 7
Page: 787244 Thrashed: 7
Page: 787245 Thrashed: 7
Page: 787246 Thrashed: 7
Page: 787247 Thrashed: 7
Page: 787248 Thrashed: 7
Page: 787249 Thrashed: 7
Page: 787250 Thrashed: 7
Page: 787251 Thrashed: 7
Page: 787252 Thrashed: 7
Page: 787253 Thrashed: 7
Page: 787254 Thrashed: 7
Page: 787255 Thrashed: 7
Page: 787256 Thrashed: 7
Page: 787257 Thrashed: 7
Page: 787258 Thrashed: 7
Page: 787259 Thrashed: 7
Page: 787260 Thrashed: 7
Page: 787261 Thrashed: 7
Page: 787262 Thrashed: 7
Page: 787263 Thrashed: 7
Page: 787264 Thrashed: 7
Page: 787265 Thrashed: 7
Page: 787266 Thrashed: 7
Page: 787267 Thrashed: 7
Page: 787268 Thrashed: 7
Page: 787269 Thrashed: 7
Page: 787270 Thrashed: 7
Page: 787271 Thrashed: 7
Page: 787272 Thrashed: 7
Page: 787273 Thrashed: 7
Page: 787274 Thrashed: 7
Page: 787275 Thrashed: 7
Page: 787276 Thrashed: 7
Page: 787277 Thrashed: 7
Page: 787278 Thrashed: 7
Page: 787279 Thrashed: 7
Page: 787280 Thrashed: 7
Page: 787281 Thrashed: 7
Page: 787282 Thrashed: 7
Page: 787283 Thrashed: 7
Page: 787284 Thrashed: 7
Page: 787285 Thrashed: 7
Page: 787286 Thrashed: 7
Page: 787287 Thrashed: 7
Page: 787288 Thrashed: 7
Page: 787289 Thrashed: 7
Page: 787290 Thrashed: 7
Page: 787291 Thrashed: 7
Page: 787292 Thrashed: 7
Page: 787293 Thrashed: 7
Page: 787294 Thrashed: 7
Page: 787295 Thrashed: 7
Page: 787296 Thrashed: 8
Page: 787297 Thrashed: 8
Page: 787298 Thrashed: 8
Page: 787299 Thrashed: 8
Page: 787300 Thrashed: 8
Page: 787301 Thrashed: 8
Page: 787302 Thrashed: 8
Page: 787303 Thrashed: 8
Page: 787304 Thrashed: 8
Page: 787305 Thrashed: 8
Page: 787306 Thrashed: 8
Page: 787307 Thrashed: 8
Page: 787308 Thrashed: 8
Page: 787309 Thrashed: 8
Page: 787310 Thrashed: 8
Page: 787311 Thrashed: 8
Page: 787312 Thrashed: 7
Page: 787313 Thrashed: 7
Page: 787314 Thrashed: 7
Page: 787315 Thrashed: 7
Page: 787316 Thrashed: 7
Page: 787317 Thrashed: 7
Page: 787318 Thrashed: 7
Page: 787319 Thrashed: 7
Page: 787320 Thrashed: 7
Page: 787321 Thrashed: 7
Page: 787322 Thrashed: 7
Page: 787323 Thrashed: 7
Page: 787324 Thrashed: 7
Page: 787325 Thrashed: 7
Page: 787326 Thrashed: 7
Page: 787327 Thrashed: 7
Page: 787328 Thrashed: 8
Page: 787329 Thrashed: 8
Page: 787330 Thrashed: 8
Page: 787331 Thrashed: 8
Page: 787332 Thrashed: 8
Page: 787333 Thrashed: 8
Page: 787334 Thrashed: 8
Page: 787335 Thrashed: 8
Page: 787336 Thrashed: 8
Page: 787337 Thrashed: 8
Page: 787338 Thrashed: 8
Page: 787339 Thrashed: 8
Page: 787340 Thrashed: 8
Page: 787341 Thrashed: 8
Page: 787342 Thrashed: 8
Page: 787343 Thrashed: 8
Page: 787344 Thrashed: 7
Page: 787345 Thrashed: 7
Page: 787346 Thrashed: 7
Page: 787347 Thrashed: 7
Page: 787348 Thrashed: 7
Page: 787349 Thrashed: 7
Page: 787350 Thrashed: 7
Page: 787351 Thrashed: 7
Page: 787352 Thrashed: 7
Page: 787353 Thrashed: 7
Page: 787354 Thrashed: 7
Page: 787355 Thrashed: 7
Page: 787356 Thrashed: 7
Page: 787357 Thrashed: 7
Page: 787358 Thrashed: 7
Page: 787359 Thrashed: 7
Page: 787360 Thrashed: 7
Page: 787361 Thrashed: 7
Page: 787362 Thrashed: 7
Page: 787363 Thrashed: 7
Page: 787364 Thrashed: 7
Page: 787365 Thrashed: 7
Page: 787366 Thrashed: 7
Page: 787367 Thrashed: 7
Page: 787368 Thrashed: 7
Page: 787369 Thrashed: 7
Page: 787370 Thrashed: 7
Page: 787371 Thrashed: 7
Page: 787372 Thrashed: 7
Page: 787373 Thrashed: 7
Page: 787374 Thrashed: 7
Page: 787375 Thrashed: 7
Page: 787376 Thrashed: 7
Page: 787377 Thrashed: 7
Page: 787378 Thrashed: 7
Page: 787379 Thrashed: 7
Page: 787380 Thrashed: 7
Page: 787381 Thrashed: 7
Page: 787382 Thrashed: 7
Page: 787383 Thrashed: 7
Page: 787384 Thrashed: 7
Page: 787385 Thrashed: 7
Page: 787386 Thrashed: 7
Page: 787387 Thrashed: 7
Page: 787388 Thrashed: 7
Page: 787389 Thrashed: 7
Page: 787390 Thrashed: 7
Page: 787391 Thrashed: 7
Page: 787392 Thrashed: 7
Page: 787393 Thrashed: 7
Page: 787394 Thrashed: 7
Page: 787395 Thrashed: 7
Page: 787396 Thrashed: 7
Page: 787397 Thrashed: 7
Page: 787398 Thrashed: 7
Page: 787399 Thrashed: 7
Page: 787400 Thrashed: 7
Page: 787401 Thrashed: 7
Page: 787402 Thrashed: 7
Page: 787403 Thrashed: 7
Page: 787404 Thrashed: 7
Page: 787405 Thrashed: 7
Page: 787406 Thrashed: 7
Page: 787407 Thrashed: 7
Page: 787408 Thrashed: 7
Page: 787409 Thrashed: 7
Page: 787410 Thrashed: 7
Page: 787411 Thrashed: 7
Page: 787412 Thrashed: 7
Page: 787413 Thrashed: 7
Page: 787414 Thrashed: 7
Page: 787415 Thrashed: 7
Page: 787416 Thrashed: 7
Page: 787417 Thrashed: 7
Page: 787418 Thrashed: 7
Page: 787419 Thrashed: 7
Page: 787420 Thrashed: 7
Page: 787421 Thrashed: 7
Page: 787422 Thrashed: 7
Page: 787423 Thrashed: 7
Page: 787424 Thrashed: 7
Page: 787425 Thrashed: 7
Page: 787426 Thrashed: 7
Page: 787427 Thrashed: 7
Page: 787428 Thrashed: 7
Page: 787429 Thrashed: 7
Page: 787430 Thrashed: 7
Page: 787431 Thrashed: 7
Page: 787432 Thrashed: 7
Page: 787433 Thrashed: 7
Page: 787434 Thrashed: 7
Page: 787435 Thrashed: 7
Page: 787436 Thrashed: 7
Page: 787437 Thrashed: 7
Page: 787438 Thrashed: 7
Page: 787439 Thrashed: 7
Page: 787440 Thrashed: 7
Page: 787441 Thrashed: 7
Page: 787442 Thrashed: 7
Page: 787443 Thrashed: 7
Page: 787444 Thrashed: 7
Page: 787445 Thrashed: 7
Page: 787446 Thrashed: 7
Page: 787447 Thrashed: 7
Page: 787448 Thrashed: 7
Page: 787449 Thrashed: 7
Page: 787450 Thrashed: 7
Page: 787451 Thrashed: 7
Page: 787452 Thrashed: 7
Page: 787453 Thrashed: 7
Page: 787454 Thrashed: 7
Page: 787455 Thrashed: 7
Page: 787456 Thrashed: 7
Page: 787457 Thrashed: 7
Page: 787458 Thrashed: 7
Page: 787459 Thrashed: 7
Page: 787460 Thrashed: 7
Page: 787461 Thrashed: 7
Page: 787462 Thrashed: 7
Page: 787463 Thrashed: 7
Page: 787464 Thrashed: 7
Page: 787465 Thrashed: 7
Page: 787466 Thrashed: 7
Page: 787467 Thrashed: 7
Page: 787468 Thrashed: 7
Page: 787469 Thrashed: 7
Page: 787470 Thrashed: 7
Page: 787471 Thrashed: 7
Page: 787472 Thrashed: 7
Page: 787473 Thrashed: 7
Page: 787474 Thrashed: 7
Page: 787475 Thrashed: 7
Page: 787476 Thrashed: 7
Page: 787477 Thrashed: 7
Page: 787478 Thrashed: 7
Page: 787479 Thrashed: 7
Page: 787480 Thrashed: 7
Page: 787481 Thrashed: 7
Page: 787482 Thrashed: 7
Page: 787483 Thrashed: 7
Page: 787484 Thrashed: 7
Page: 787485 Thrashed: 7
Page: 787486 Thrashed: 7
Page: 787487 Thrashed: 7
Page: 787488 Thrashed: 7
Page: 787489 Thrashed: 7
Page: 787490 Thrashed: 7
Page: 787491 Thrashed: 7
Page: 787492 Thrashed: 7
Page: 787493 Thrashed: 7
Page: 787494 Thrashed: 7
Page: 787495 Thrashed: 7
Page: 787496 Thrashed: 7
Page: 787497 Thrashed: 7
Page: 787498 Thrashed: 7
Page: 787499 Thrashed: 7
Page: 787500 Thrashed: 7
Page: 787501 Thrashed: 7
Page: 787502 Thrashed: 7
Page: 787503 Thrashed: 7
Page: 787504 Thrashed: 7
Page: 787505 Thrashed: 7
Page: 787506 Thrashed: 7
Page: 787507 Thrashed: 7
Page: 787508 Thrashed: 7
Page: 787509 Thrashed: 7
Page: 787510 Thrashed: 7
Page: 787511 Thrashed: 7
Page: 787512 Thrashed: 7
Page: 787513 Thrashed: 7
Page: 787514 Thrashed: 7
Page: 787515 Thrashed: 7
Page: 787516 Thrashed: 7
Page: 787517 Thrashed: 7
Page: 787518 Thrashed: 7
Page: 787519 Thrashed: 7
Page: 787520 Thrashed: 7
Page: 787521 Thrashed: 7
Page: 787522 Thrashed: 7
Page: 787523 Thrashed: 7
Page: 787524 Thrashed: 7
Page: 787525 Thrashed: 7
Page: 787526 Thrashed: 7
Page: 787527 Thrashed: 7
Page: 787528 Thrashed: 7
Page: 787529 Thrashed: 7
Page: 787530 Thrashed: 7
Page: 787531 Thrashed: 7
Page: 787532 Thrashed: 7
Page: 787533 Thrashed: 7
Page: 787534 Thrashed: 7
Page: 787535 Thrashed: 7
Page: 787536 Thrashed: 7
Page: 787537 Thrashed: 7
Page: 787538 Thrashed: 7
Page: 787539 Thrashed: 7
Page: 787540 Thrashed: 7
Page: 787541 Thrashed: 7
Page: 787542 Thrashed: 7
Page: 787543 Thrashed: 7
Page: 787544 Thrashed: 7
Page: 787545 Thrashed: 7
Page: 787546 Thrashed: 7
Page: 787547 Thrashed: 7
Page: 787548 Thrashed: 7
Page: 787549 Thrashed: 7
Page: 787550 Thrashed: 7
Page: 787551 Thrashed: 7
Page: 787552 Thrashed: 7
Page: 787553 Thrashed: 7
Page: 787554 Thrashed: 7
Page: 787555 Thrashed: 7
Page: 787556 Thrashed: 7
Page: 787557 Thrashed: 7
Page: 787558 Thrashed: 7
Page: 787559 Thrashed: 7
Page: 787560 Thrashed: 7
Page: 787561 Thrashed: 7
Page: 787562 Thrashed: 7
Page: 787563 Thrashed: 7
Page: 787564 Thrashed: 7
Page: 787565 Thrashed: 7
Page: 787566 Thrashed: 7
Page: 787567 Thrashed: 7
Page: 787568 Thrashed: 7
Page: 787569 Thrashed: 7
Page: 787570 Thrashed: 7
Page: 787571 Thrashed: 7
Page: 787572 Thrashed: 7
Page: 787573 Thrashed: 7
Page: 787574 Thrashed: 7
Page: 787575 Thrashed: 7
Page: 787576 Thrashed: 7
Page: 787577 Thrashed: 7
Page: 787578 Thrashed: 7
Page: 787579 Thrashed: 7
Page: 787580 Thrashed: 7
Page: 787581 Thrashed: 7
Page: 787582 Thrashed: 7
Page: 787583 Thrashed: 7
Page: 787584 Thrashed: 7
Page: 787585 Thrashed: 7
Page: 787586 Thrashed: 7
Page: 787587 Thrashed: 7
Page: 787588 Thrashed: 7
Page: 787589 Thrashed: 7
Page: 787590 Thrashed: 7
Page: 787591 Thrashed: 7
Page: 787592 Thrashed: 7
Page: 787593 Thrashed: 7
Page: 787594 Thrashed: 7
Page: 787595 Thrashed: 7
Page: 787596 Thrashed: 7
Page: 787597 Thrashed: 7
Page: 787598 Thrashed: 7
Page: 787599 Thrashed: 7
Page: 787600 Thrashed: 7
Page: 787601 Thrashed: 7
Page: 787602 Thrashed: 7
Page: 787603 Thrashed: 7
Page: 787604 Thrashed: 7
Page: 787605 Thrashed: 7
Page: 787606 Thrashed: 7
Page: 787607 Thrashed: 7
Page: 787608 Thrashed: 7
Page: 787609 Thrashed: 7
Page: 787610 Thrashed: 7
Page: 787611 Thrashed: 7
Page: 787612 Thrashed: 7
Page: 787613 Thrashed: 7
Page: 787614 Thrashed: 7
Page: 787615 Thrashed: 7
Page: 787616 Thrashed: 7
Page: 787617 Thrashed: 7
Page: 787618 Thrashed: 7
Page: 787619 Thrashed: 7
Page: 787620 Thrashed: 7
Page: 787621 Thrashed: 7
Page: 787622 Thrashed: 7
Page: 787623 Thrashed: 7
Page: 787624 Thrashed: 7
Page: 787625 Thrashed: 7
Page: 787626 Thrashed: 7
Page: 787627 Thrashed: 7
Page: 787628 Thrashed: 7
Page: 787629 Thrashed: 7
Page: 787630 Thrashed: 7
Page: 787631 Thrashed: 7
Page: 787632 Thrashed: 7
Page: 787633 Thrashed: 7
Page: 787634 Thrashed: 7
Page: 787635 Thrashed: 7
Page: 787636 Thrashed: 7
Page: 787637 Thrashed: 7
Page: 787638 Thrashed: 7
Page: 787639 Thrashed: 7
Page: 787640 Thrashed: 7
Page: 787641 Thrashed: 7
Page: 787642 Thrashed: 7
Page: 787643 Thrashed: 7
Page: 787644 Thrashed: 7
Page: 787645 Thrashed: 7
Page: 787646 Thrashed: 7
Page: 787647 Thrashed: 7
Page: 787648 Thrashed: 8
Page: 787649 Thrashed: 8
Page: 787650 Thrashed: 8
Page: 787651 Thrashed: 8
Page: 787652 Thrashed: 8
Page: 787653 Thrashed: 8
Page: 787654 Thrashed: 8
Page: 787655 Thrashed: 8
Page: 787656 Thrashed: 8
Page: 787657 Thrashed: 8
Page: 787658 Thrashed: 8
Page: 787659 Thrashed: 8
Page: 787660 Thrashed: 8
Page: 787661 Thrashed: 8
Page: 787662 Thrashed: 8
Page: 787663 Thrashed: 8
Page: 787664 Thrashed: 7
Page: 787665 Thrashed: 7
Page: 787666 Thrashed: 7
Page: 787667 Thrashed: 7
Page: 787668 Thrashed: 7
Page: 787669 Thrashed: 7
Page: 787670 Thrashed: 7
Page: 787671 Thrashed: 7
Page: 787672 Thrashed: 7
Page: 787673 Thrashed: 7
Page: 787674 Thrashed: 7
Page: 787675 Thrashed: 7
Page: 787676 Thrashed: 7
Page: 787677 Thrashed: 7
Page: 787678 Thrashed: 7
Page: 787679 Thrashed: 7
Page: 787680 Thrashed: 7
Page: 787681 Thrashed: 7
Page: 787682 Thrashed: 7
Page: 787683 Thrashed: 7
Page: 787684 Thrashed: 7
Page: 787685 Thrashed: 7
Page: 787686 Thrashed: 7
Page: 787687 Thrashed: 7
Page: 787688 Thrashed: 7
Page: 787689 Thrashed: 7
Page: 787690 Thrashed: 7
Page: 787691 Thrashed: 7
Page: 787692 Thrashed: 7
Page: 787693 Thrashed: 7
Page: 787694 Thrashed: 7
Page: 787695 Thrashed: 7
Page: 787696 Thrashed: 7
Page: 787697 Thrashed: 7
Page: 787698 Thrashed: 7
Page: 787699 Thrashed: 7
Page: 787700 Thrashed: 7
Page: 787701 Thrashed: 7
Page: 787702 Thrashed: 7
Page: 787703 Thrashed: 7
Page: 787704 Thrashed: 7
Page: 787705 Thrashed: 7
Page: 787706 Thrashed: 7
Page: 787707 Thrashed: 7
Page: 787708 Thrashed: 7
Page: 787709 Thrashed: 7
Page: 787710 Thrashed: 7
Page: 787711 Thrashed: 7
Page: 787712 Thrashed: 7
Page: 787713 Thrashed: 7
Page: 787714 Thrashed: 7
Page: 787715 Thrashed: 7
Page: 787716 Thrashed: 7
Page: 787717 Thrashed: 7
Page: 787718 Thrashed: 7
Page: 787719 Thrashed: 7
Page: 787720 Thrashed: 7
Page: 787721 Thrashed: 7
Page: 787722 Thrashed: 7
Page: 787723 Thrashed: 7
Page: 787724 Thrashed: 7
Page: 787725 Thrashed: 7
Page: 787726 Thrashed: 7
Page: 787727 Thrashed: 7
Page: 787728 Thrashed: 7
Page: 787729 Thrashed: 7
Page: 787730 Thrashed: 7
Page: 787731 Thrashed: 7
Page: 787732 Thrashed: 7
Page: 787733 Thrashed: 7
Page: 787734 Thrashed: 7
Page: 787735 Thrashed: 7
Page: 787736 Thrashed: 7
Page: 787737 Thrashed: 7
Page: 787738 Thrashed: 7
Page: 787739 Thrashed: 7
Page: 787740 Thrashed: 7
Page: 787741 Thrashed: 7
Page: 787742 Thrashed: 7
Page: 787743 Thrashed: 7
Page: 787744 Thrashed: 8
Page: 787745 Thrashed: 8
Page: 787746 Thrashed: 8
Page: 787747 Thrashed: 8
Page: 787748 Thrashed: 8
Page: 787749 Thrashed: 8
Page: 787750 Thrashed: 8
Page: 787751 Thrashed: 8
Page: 787752 Thrashed: 8
Page: 787753 Thrashed: 8
Page: 787754 Thrashed: 8
Page: 787755 Thrashed: 8
Page: 787756 Thrashed: 8
Page: 787757 Thrashed: 8
Page: 787758 Thrashed: 8
Page: 787759 Thrashed: 8
Page: 787760 Thrashed: 8
Page: 787761 Thrashed: 8
Page: 787762 Thrashed: 8
Page: 787763 Thrashed: 8
Page: 787764 Thrashed: 8
Page: 787765 Thrashed: 8
Page: 787766 Thrashed: 8
Page: 787767 Thrashed: 8
Page: 787768 Thrashed: 8
Page: 787769 Thrashed: 8
Page: 787770 Thrashed: 8
Page: 787771 Thrashed: 8
Page: 787772 Thrashed: 8
Page: 787773 Thrashed: 8
Page: 787774 Thrashed: 8
Page: 787775 Thrashed: 8
Page: 787776 Thrashed: 7
Page: 787777 Thrashed: 7
Page: 787778 Thrashed: 7
Page: 787779 Thrashed: 7
Page: 787780 Thrashed: 7
Page: 787781 Thrashed: 7
Page: 787782 Thrashed: 7
Page: 787783 Thrashed: 7
Page: 787784 Thrashed: 7
Page: 787785 Thrashed: 7
Page: 787786 Thrashed: 7
Page: 787787 Thrashed: 7
Page: 787788 Thrashed: 7
Page: 787789 Thrashed: 7
Page: 787790 Thrashed: 7
Page: 787791 Thrashed: 7
Page: 787792 Thrashed: 7
Page: 787793 Thrashed: 7
Page: 787794 Thrashed: 7
Page: 787795 Thrashed: 7
Page: 787796 Thrashed: 7
Page: 787797 Thrashed: 7
Page: 787798 Thrashed: 7
Page: 787799 Thrashed: 7
Page: 787800 Thrashed: 7
Page: 787801 Thrashed: 7
Page: 787802 Thrashed: 7
Page: 787803 Thrashed: 7
Page: 787804 Thrashed: 7
Page: 787805 Thrashed: 7
Page: 787806 Thrashed: 7
Page: 787807 Thrashed: 7
Page: 787808 Thrashed: 7
Page: 787809 Thrashed: 7
Page: 787810 Thrashed: 7
Page: 787811 Thrashed: 7
Page: 787812 Thrashed: 7
Page: 787813 Thrashed: 7
Page: 787814 Thrashed: 7
Page: 787815 Thrashed: 7
Page: 787816 Thrashed: 7
Page: 787817 Thrashed: 7
Page: 787818 Thrashed: 7
Page: 787819 Thrashed: 7
Page: 787820 Thrashed: 7
Page: 787821 Thrashed: 7
Page: 787822 Thrashed: 7
Page: 787823 Thrashed: 7
Page: 787824 Thrashed: 7
Page: 787825 Thrashed: 7
Page: 787826 Thrashed: 7
Page: 787827 Thrashed: 7
Page: 787828 Thrashed: 7
Page: 787829 Thrashed: 7
Page: 787830 Thrashed: 7
Page: 787831 Thrashed: 7
Page: 787832 Thrashed: 7
Page: 787833 Thrashed: 7
Page: 787834 Thrashed: 7
Page: 787835 Thrashed: 7
Page: 787836 Thrashed: 7
Page: 787837 Thrashed: 7
Page: 787838 Thrashed: 7
Page: 787839 Thrashed: 7
Page: 787840 Thrashed: 8
Page: 787841 Thrashed: 8
Page: 787842 Thrashed: 8
Page: 787843 Thrashed: 8
Page: 787844 Thrashed: 8
Page: 787845 Thrashed: 8
Page: 787846 Thrashed: 8
Page: 787847 Thrashed: 8
Page: 787848 Thrashed: 8
Page: 787849 Thrashed: 8
Page: 787850 Thrashed: 8
Page: 787851 Thrashed: 8
Page: 787852 Thrashed: 8
Page: 787853 Thrashed: 8
Page: 787854 Thrashed: 8
Page: 787855 Thrashed: 8
Page: 787856 Thrashed: 8
Page: 787857 Thrashed: 8
Page: 787858 Thrashed: 8
Page: 787859 Thrashed: 8
Page: 787860 Thrashed: 8
Page: 787861 Thrashed: 8
Page: 787862 Thrashed: 8
Page: 787863 Thrashed: 8
Page: 787864 Thrashed: 8
Page: 787865 Thrashed: 8
Page: 787866 Thrashed: 8
Page: 787867 Thrashed: 8
Page: 787868 Thrashed: 8
Page: 787869 Thrashed: 8
Page: 787870 Thrashed: 8
Page: 787871 Thrashed: 8
Page: 787872 Thrashed: 7
Page: 787873 Thrashed: 7
Page: 787874 Thrashed: 7
Page: 787875 Thrashed: 7
Page: 787876 Thrashed: 7
Page: 787877 Thrashed: 7
Page: 787878 Thrashed: 7
Page: 787879 Thrashed: 7
Page: 787880 Thrashed: 7
Page: 787881 Thrashed: 7
Page: 787882 Thrashed: 7
Page: 787883 Thrashed: 7
Page: 787884 Thrashed: 7
Page: 787885 Thrashed: 7
Page: 787886 Thrashed: 7
Page: 787887 Thrashed: 7
Page: 787888 Thrashed: 7
Page: 787889 Thrashed: 7
Page: 787890 Thrashed: 7
Page: 787891 Thrashed: 7
Page: 787892 Thrashed: 7
Page: 787893 Thrashed: 7
Page: 787894 Thrashed: 7
Page: 787895 Thrashed: 7
Page: 787896 Thrashed: 7
Page: 787897 Thrashed: 7
Page: 787898 Thrashed: 7
Page: 787899 Thrashed: 7
Page: 787900 Thrashed: 7
Page: 787901 Thrashed: 7
Page: 787902 Thrashed: 7
Page: 787903 Thrashed: 7
Page: 787904 Thrashed: 7
Page: 787905 Thrashed: 7
Page: 787906 Thrashed: 7
Page: 787907 Thrashed: 7
Page: 787908 Thrashed: 7
Page: 787909 Thrashed: 7
Page: 787910 Thrashed: 7
Page: 787911 Thrashed: 7
Page: 787912 Thrashed: 7
Page: 787913 Thrashed: 7
Page: 787914 Thrashed: 7
Page: 787915 Thrashed: 7
Page: 787916 Thrashed: 7
Page: 787917 Thrashed: 7
Page: 787918 Thrashed: 7
Page: 787919 Thrashed: 7
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 7
Page: 787969 Thrashed: 7
Page: 787970 Thrashed: 7
Page: 787971 Thrashed: 7
Page: 787972 Thrashed: 7
Page: 787973 Thrashed: 7
Page: 787974 Thrashed: 7
Page: 787975 Thrashed: 7
Page: 787976 Thrashed: 7
Page: 787977 Thrashed: 7
Page: 787978 Thrashed: 7
Page: 787979 Thrashed: 7
Page: 787980 Thrashed: 7
Page: 787981 Thrashed: 7
Page: 787982 Thrashed: 7
Page: 787983 Thrashed: 7
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 7
Page: 788001 Thrashed: 7
Page: 788002 Thrashed: 7
Page: 788003 Thrashed: 7
Page: 788004 Thrashed: 7
Page: 788005 Thrashed: 7
Page: 788006 Thrashed: 7
Page: 788007 Thrashed: 7
Page: 788008 Thrashed: 7
Page: 788009 Thrashed: 7
Page: 788010 Thrashed: 7
Page: 788011 Thrashed: 7
Page: 788012 Thrashed: 7
Page: 788013 Thrashed: 7
Page: 788014 Thrashed: 7
Page: 788015 Thrashed: 7
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 7
Page: 788129 Thrashed: 7
Page: 788130 Thrashed: 7
Page: 788131 Thrashed: 7
Page: 788132 Thrashed: 7
Page: 788133 Thrashed: 7
Page: 788134 Thrashed: 7
Page: 788135 Thrashed: 7
Page: 788136 Thrashed: 7
Page: 788137 Thrashed: 7
Page: 788138 Thrashed: 7
Page: 788139 Thrashed: 7
Page: 788140 Thrashed: 7
Page: 788141 Thrashed: 7
Page: 788142 Thrashed: 7
Page: 788143 Thrashed: 7
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page: 788672 Thrashed: 1
Page: 788673 Thrashed: 1
Page: 788674 Thrashed: 1
Page: 788675 Thrashed: 1
Page: 788676 Thrashed: 1
Page: 788677 Thrashed: 1
Page: 788678 Thrashed: 1
Page: 788679 Thrashed: 1
Page: 788680 Thrashed: 1
Page: 788681 Thrashed: 1
Page: 788682 Thrashed: 1
Page: 788683 Thrashed: 1
Page: 788684 Thrashed: 1
Page: 788685 Thrashed: 1
Page: 788686 Thrashed: 1
Page: 788687 Thrashed: 1
Page: 788688 Thrashed: 2
Page: 788689 Thrashed: 2
Page: 788690 Thrashed: 2
Page: 788691 Thrashed: 2
Page: 788692 Thrashed: 2
Page: 788693 Thrashed: 2
Page: 788694 Thrashed: 2
Page: 788695 Thrashed: 2
Page: 788696 Thrashed: 2
Page: 788697 Thrashed: 2
Page: 788698 Thrashed: 2
Page: 788699 Thrashed: 2
Page: 788700 Thrashed: 2
Page: 788701 Thrashed: 2
Page: 788702 Thrashed: 2
Page: 788703 Thrashed: 2
Page: 788704 Thrashed: 1
Page: 788705 Thrashed: 1
Page: 788706 Thrashed: 1
Page: 788707 Thrashed: 1
Page: 788708 Thrashed: 1
Page: 788709 Thrashed: 1
Page: 788710 Thrashed: 1
Page: 788711 Thrashed: 1
Page: 788712 Thrashed: 1
Page: 788713 Thrashed: 1
Page: 788714 Thrashed: 1
Page: 788715 Thrashed: 1
Page: 788716 Thrashed: 1
Page: 788717 Thrashed: 1
Page: 788718 Thrashed: 1
Page: 788719 Thrashed: 1
Page: 788720 Thrashed: 1
Page: 788721 Thrashed: 1
Page: 788722 Thrashed: 1
Page: 788723 Thrashed: 1
Page: 788724 Thrashed: 1
Page: 788725 Thrashed: 1
Page: 788726 Thrashed: 1
Page: 788727 Thrashed: 1
Page: 788728 Thrashed: 1
Page: 788729 Thrashed: 1
Page: 788730 Thrashed: 1
Page: 788731 Thrashed: 1
Page: 788732 Thrashed: 1
Page: 788733 Thrashed: 1
Page: 788734 Thrashed: 1
Page: 788735 Thrashed: 1
Page: 788736 Thrashed: 1
Page: 788737 Thrashed: 1
Page: 788738 Thrashed: 1
Page: 788739 Thrashed: 1
Page: 788740 Thrashed: 1
Page: 788741 Thrashed: 1
Page: 788742 Thrashed: 1
Page: 788743 Thrashed: 1
Page: 788744 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788746 Thrashed: 1
Page: 788747 Thrashed: 1
Page: 788748 Thrashed: 1
Page: 788749 Thrashed: 1
Page: 788750 Thrashed: 1
Page: 788751 Thrashed: 1
Page: 788752 Thrashed: 2
Page: 788753 Thrashed: 2
Page: 788754 Thrashed: 2
Page: 788755 Thrashed: 2
Page: 788756 Thrashed: 2
Page: 788757 Thrashed: 2
Page: 788758 Thrashed: 2
Page: 788759 Thrashed: 2
Page: 788760 Thrashed: 2
Page: 788761 Thrashed: 2
Page: 788762 Thrashed: 2
Page: 788763 Thrashed: 2
Page: 788764 Thrashed: 2
Page: 788765 Thrashed: 2
Page: 788766 Thrashed: 2
Page: 788767 Thrashed: 2
Page: 788784 Thrashed: 1
Page: 788785 Thrashed: 1
Page: 788786 Thrashed: 1
Page: 788787 Thrashed: 1
Page: 788788 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788790 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788792 Thrashed: 1
Page: 788793 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788795 Thrashed: 1
Page: 788796 Thrashed: 1
Page: 788797 Thrashed: 1
Page: 788798 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788800 Thrashed: 2
Page: 788801 Thrashed: 2
Page: 788802 Thrashed: 2
Page: 788803 Thrashed: 2
Page: 788804 Thrashed: 2
Page: 788805 Thrashed: 2
Page: 788806 Thrashed: 2
Page: 788807 Thrashed: 2
Page: 788808 Thrashed: 2
Page: 788809 Thrashed: 2
Page: 788810 Thrashed: 2
Page: 788811 Thrashed: 2
Page: 788812 Thrashed: 2
Page: 788813 Thrashed: 2
Page: 788814 Thrashed: 2
Page: 788815 Thrashed: 2
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788832 Thrashed: 2
Page: 788833 Thrashed: 2
Page: 788834 Thrashed: 2
Page: 788835 Thrashed: 2
Page: 788836 Thrashed: 2
Page: 788837 Thrashed: 2
Page: 788838 Thrashed: 2
Page: 788839 Thrashed: 2
Page: 788840 Thrashed: 2
Page: 788841 Thrashed: 2
Page: 788842 Thrashed: 2
Page: 788843 Thrashed: 2
Page: 788844 Thrashed: 2
Page: 788845 Thrashed: 2
Page: 788846 Thrashed: 2
Page: 788847 Thrashed: 2
Page: 788848 Thrashed: 2
Page: 788849 Thrashed: 2
Page: 788850 Thrashed: 2
Page: 788851 Thrashed: 2
Page: 788852 Thrashed: 2
Page: 788853 Thrashed: 2
Page: 788854 Thrashed: 2
Page: 788855 Thrashed: 2
Page: 788856 Thrashed: 2
Page: 788857 Thrashed: 2
Page: 788858 Thrashed: 2
Page: 788859 Thrashed: 2
Page: 788860 Thrashed: 2
Page: 788861 Thrashed: 2
Page: 788862 Thrashed: 2
Page: 788863 Thrashed: 2
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 1
Page: 788897 Thrashed: 1
Page: 788898 Thrashed: 1
Page: 788899 Thrashed: 1
Page: 788900 Thrashed: 1
Page: 788901 Thrashed: 1
Page: 788902 Thrashed: 1
Page: 788903 Thrashed: 1
Page: 788904 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788906 Thrashed: 1
Page: 788907 Thrashed: 1
Page: 788908 Thrashed: 1
Page: 788909 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788911 Thrashed: 1
Page: 788912 Thrashed: 1
Page: 788913 Thrashed: 1
Page: 788914 Thrashed: 1
Page: 788915 Thrashed: 1
Page: 788916 Thrashed: 1
Page: 788917 Thrashed: 1
Page: 788918 Thrashed: 1
Page: 788919 Thrashed: 1
Page: 788920 Thrashed: 1
Page: 788921 Thrashed: 1
Page: 788922 Thrashed: 1
Page: 788923 Thrashed: 1
Page: 788924 Thrashed: 1
Page: 788925 Thrashed: 1
Page: 788926 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 11872
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.656574
[0-25]: 0.014343, [26-50]: 0.035748, [51-75]: 0.949910, [76-100]: 0.000000
Pcie_write_utilization: 0.711132
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307184----T:  1310590 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310590----T:  1313125 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313126----T:  1315661 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537812----T:  2368130 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(560.646851)
F:  1538484----T:  1544896 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544896----T:  1570918 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570918----T:  1624694 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624694----T:  1708594 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708594----T:  1739787 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739787----T:  1752208 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752208----T:  1757282 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757282----T:  1773445 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773445----T:  1782147 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782147----T:  1788108 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788108----T:  1792327 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792327----T:  1801029 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801029----T:  1803829 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803829----T:  1811609 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811609----T:  1819389 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819389----T:  1829016 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830168----T:  1861361 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861361----T:  1877524 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877524----T:  1901196 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901196----T:  1920642 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920642----T:  1963595 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963595----T:  1967025 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967025----T:  1973890 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973890----T:  1981212 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981212----T:  1984298 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984298----T:  1988110 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988110----T:  1994522 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994522----T:  2001387 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001387----T:  2004817 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004817----T:  2010778 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010778----T:  2014997 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014997----T:  2023699 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023699----T:  2031021 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031021----T:  2034107 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034107----T:  2039622 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039622----T:  2044263 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044263----T:  2050224 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050224----T:  2054443 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055562----T:  2064264 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055562----T:  2064264 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2064264----T:  2070676 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2064264----T:  2072966 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2070676----T:  2074488 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2072966----T:  2081668 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2074488----T:  2087843 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2081668----T:  2090370 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2090370----T:  2099072 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2099072----T:  2118049 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2099072----T:  2115235 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2115235----T:  2123937 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2118049----T:  2121479 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2121479----T:  2128344 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2123937----T:  2132639 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2128344----T:  2132985 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2132639----T:  2141341 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2141341----T:  2150043 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2150043----T:  2158745 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2158745----T:  2167447 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2167447----T:  2176149 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2176149----T:  2234161 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2176149----T:  2184851 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2184851----T:  2216044 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2216044----T:  2232207 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2232207----T:  2255879 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  2255879----T:  2362375 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2255879----T:  2317186 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  2590280----T:  2593914 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.453748)
F:  2593914----T:  2596449 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2596450----T:  2598985 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2821136----T:  3787205 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(652.308594)
F:  2822250----T:  2829115 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2822301----T:  2831003 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2829115----T:  2832545 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2831003----T:  2847166 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2832545----T:  2835150 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835150----T:  2850845 	 St: c02c1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  2847166----T:  2863329 	 St: c0580000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2850845----T:  2857710 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2857710----T:  2861140 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2861140----T:  2877303 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2863329----T:  2872031 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2872031----T:  2880733 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2877303----T:  2886930 	 St: c0310000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  2880733----T:  2889435 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2886930----T:  2894710 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2889435----T:  2898137 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2894710----T:  2906664 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  2898137----T:  2906839 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2906839----T:  2915541 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2915541----T:  2924243 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2924243----T:  2974725 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  2924243----T:  2932945 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2932945----T:  2964138 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2964138----T:  2972840 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2972840----T:  3034147 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  2974725----T:  2986213 	 St: c03c0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  3034147----T:  3145350 	 St: c03d6000 Sz: 958464 	 Sm: 0 	 T: memcpy_h2d(75.086426)
F:  3034147----T:  3140643 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: write_back(71.908173)
F:  3145350----T:  3151762 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3151762----T:  3155574 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3155574----T:  3163354 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3163354----T:  3166154 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3166154----T:  3174856 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3174856----T:  3183558 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3184692----T:  3203669 	 St: c0500000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  3184732----T:  3193434 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3193434----T:  3202136 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3202136----T:  3210838 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3203669----T:  3217024 	 St: c0526000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  3210838----T:  3219540 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3217024----T:  3238348 	 St: c0540000 Sz: 176128 	 Sm: 0 	 T: memcpy_h2d(14.398379)
F:  3219540----T:  3235703 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3235703----T:  3251866 	 St: c0310000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3238348----T:  3279419 	 St: c056b000 Sz: 348160 	 Sm: 0 	 T: memcpy_h2d(27.731937)
F:  3251866----T:  3313173 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3279419----T:  3307791 	 St: c05c0000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  3313173----T:  3407429 	 St: c05fa000 Sz: 811008 	 Sm: 0 	 T: memcpy_h2d(63.643486)
F:  3313173----T:  3434733 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  3407429----T:  3410229 	 St: c06f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3410229----T:  3418009 	 St: c06f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3418009----T:  3423524 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3423524----T:  3428165 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3428165----T:  3438721 	 St: c06d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  3434733----T:  3443435 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3438721----T:  3445586 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3443435----T:  3452137 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3445586----T:  3458474 	 St: c0700000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  3452137----T:  3468300 	 St: c0220000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3458474----T:  3477920 	 St: c0719000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  3468301----T:  3477003 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3477920----T:  3483881 	 St: c0740000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3483881----T:  3540481 	 St: c074a000 Sz: 483328 	 Sm: 0 	 T: memcpy_h2d(38.217422)
F:  3540767----T:  3543567 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3540767----T:  3549469 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3543567----T:  3551347 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3552207----T:  3556019 	 St: c07c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3552207----T:  3568370 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3568370----T:  3599563 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3599563----T:  3660870 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3660871----T:  3780077 	 St: c07c5000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F:  3660871----T:  3782431 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4009355----T:  4041849 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(21.940580)
F:  4009979----T:  4012779 	 St: c0200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4012779----T:  4020559 	 St: c0202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4021017----T:  4023622 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4023622----T:  4039317 	 St: c0211000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4041849----T:  4044384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4044385----T:  4046920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4269071----T:  5237951 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(654.206604)
F:  4270189----T:  4274001 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4270266----T:  4278968 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4274001----T:  4280413 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4278968----T:  4287670 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4280413----T:  4286374 	 St: c0300000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4286374----T:  4290593 	 St: c030a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4287670----T:  4303833 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4290593----T:  4299295 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4299295----T:  4310783 	 St: c02c0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4303833----T:  4335026 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4310783----T:  4316744 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4316744----T:  4340416 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4335026----T:  4396333 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4340416----T:  4379135 	 St: c0340000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  4379135----T:  4402807 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4396333----T:  4517893 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4402807----T:  4420846 	 St: c03c0000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  4420846----T:  4525459 	 St: c03e4000 Sz: 901120 	 Sm: 0 	 T: memcpy_h2d(70.636734)
F:  4526476----T:  4532888 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4526831----T:  4535533 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4532888----T:  4536700 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4535533----T:  4544235 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4536700----T:  4544022 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4544022----T:  4547108 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4544235----T:  4552937 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4547108----T:  4558130 	 St: c04e0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  4552937----T:  4561639 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4558130----T:  4564542 	 St: c04f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4561640----T:  4570342 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4564542----T:  4573706 	 St: c0500000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4573706----T:  4596909 	 St: c0511000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  4596909----T:  4600339 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4600339----T:  4659763 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4659986----T:  4668688 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4659986----T:  4668688 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4668688----T:  4671293 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668689----T:  4677391 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4671293----T:  4679533 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4677391----T:  4693554 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4679533----T:  4682138 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693554----T:  4717226 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  4717226----T:  4778533 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4778533----T:  4899622 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4778533----T:  4900093 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4900845----T:  4909547 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4909547----T:  4912152 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4912152----T:  4920392 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4912985----T:  4921687 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4920392----T:  4925033 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4921687----T:  4930389 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4925033----T:  4930548 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4930389----T:  4946552 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4930548----T:  4935189 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4935189----T:  4940704 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4940704----T:  4948944 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4946553----T:  4977746 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4948944----T:  4958108 	 St: c06cf000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4958108----T:  4977554 	 St: c0700000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  4977554----T:  4990442 	 St: c0727000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  4990442----T:  4993242 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4993242----T:  5053607 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  5054788----T:  5063952 	 St: c07c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  5054788----T:  5116095 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5116096----T:  5229653 	 St: c07d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  5116096----T:  5237656 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5460101----T:  5467937 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.291019)
F:  5467937----T:  5470472 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5470473----T:  5473008 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5695159----T:  6695822 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(675.667114)
F:  5696205----T:  5698810 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696273----T:  5704975 	 St: c0970000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5698810----T:  5707050 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5704975----T:  5713677 	 St: c0960000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5707050----T:  5709850 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5709850----T:  5717630 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5713677----T:  5722379 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5717630----T:  5720235 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720235----T:  5728475 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5722379----T:  5731081 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5728475----T:  5735340 	 St: c02c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5731081----T:  5747244 	 St: c06c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5735340----T:  5746362 	 St: c02cc000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  5746362----T:  5754602 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5747244----T:  5778437 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5754602----T:  5770765 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5770765----T:  5777177 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5777177----T:  5833307 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  5778437----T:  5839744 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5833307----T:  5861209 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5839744----T:  5961304 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5861209----T:  5955936 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  5955936----T:  5959022 	 St: c0970000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5959022----T:  5966344 	 St: c0973000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5966344----T:  5970563 	 St: c0960000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5970563----T:  5976524 	 St: c0966000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5977835----T:  5982476 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5977965----T:  5986667 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5982476----T:  5987991 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5986667----T:  5995369 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5987991----T:  5991077 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5991077----T:  5998399 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5995369----T:  6004071 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5998399----T:  6001004 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001004----T:  6009244 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6004071----T:  6020234 	 St: c0200000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6009244----T:  6016109 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6016109----T:  6026665 	 St: c04cc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  6020235----T:  6028937 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6026665----T:  6045642 	 St: c0500000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  6045642----T:  6066496 	 St: c0526000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  6066496----T:  6112743 	 St: c0560000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6112743----T:  6116962 	 St: c0240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6116962----T:  6122923 	 St: c0246000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6123324----T:  6130646 	 St: c0210000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6123324----T:  6132026 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6130646----T:  6133732 	 St: c021d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6132027----T:  6140729 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6133732----T:  6136337 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6136337----T:  6144577 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6140729----T:  6149431 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6144577----T:  6147182 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149431----T:  6165594 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6165594----T:  6181757 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6181757----T:  6243064 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6243064----T:  6364153 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  6243064----T:  6364624 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6365575----T:  6373355 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6373355----T:  6376155 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6376155----T:  6383935 	 St: c06c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6383935----T:  6386735 	 St: c06ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6386735----T:  6389821 	 St: c06e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6389821----T:  6404579 	 St: c06e3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  6404579----T:  6412819 	 St: c0700000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6412819----T:  6436961 	 St: c070f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  6437212----T:  6445914 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6438168----T:  6446870 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6445914----T:  6448714 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6446870----T:  6455572 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6448714----T:  6456494 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6455572----T:  6464274 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6456494----T:  6459099 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6464274----T:  6525110 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  6464274----T:  6480437 	 St: c04c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6480437----T:  6519156 	 St: c0500000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  6519156----T:  6565403 	 St: c0560000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  6525110----T:  6527910 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6565403----T:  6686021 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  6565403----T:  6686963 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6917972----T:  6932491 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.803511)
F:  6932491----T:  6935026 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6935027----T:  6937562 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7159713----T:  8139345 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(661.466553)
F:  7160722----T:  7166683 	 St: c02d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7160818----T:  7169520 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7166683----T:  7170902 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7169520----T:  7178222 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7170902----T:  7175121 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7175121----T:  7181082 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7178222----T:  7194385 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7181082----T:  7187947 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7187947----T:  7191377 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7191377----T:  7200079 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7194385----T:  7225578 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7200079----T:  7203509 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7203509----T:  7210374 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7210374----T:  7234046 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7225578----T:  7286885 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7234046----T:  7240911 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7240911----T:  7296570 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  7286885----T:  7408445 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7296570----T:  7326353 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  7326353----T:  7419197 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  7420536----T:  7424755 	 St: c04f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7421492----T:  7430194 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7424755----T:  7430716 	 St: c04f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7430194----T:  7438896 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7430716----T:  7433516 	 St: c04e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7433516----T:  7441296 	 St: c04e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7438896----T:  7447598 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7441296----T:  7444382 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7444382----T:  7459140 	 St: c04c3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  7447598----T:  7456300 	 St: c00e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7456301----T:  7465003 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7459140----T:  7466920 	 St: c0500000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7466920----T:  7491532 	 St: c050e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  7491532----T:  7497047 	 St: c0540000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7497047----T:  7554118 	 St: c0549000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  7554369----T:  7562609 	 St: c0210000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7554369----T:  7563071 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7562609----T:  7565214 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7563071----T:  7571773 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7565214----T:  7568300 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7568300----T:  7575622 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7571773----T:  7580475 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7575622----T:  7579841 	 St: c00e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7579841----T:  7585802 	 St: c00e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7580475----T:  7589177 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7585802----T:  7588407 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7589177----T:  7620370 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7620370----T:  7681677 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7681677----T:  7802766 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  7681677----T:  7803237 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7805436----T:  7810510 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7810510----T:  7815584 	 St: c06d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7815584----T:  7821099 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7821099----T:  7825740 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7825740----T:  7834442 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7834442----T:  7843144 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7843144----T:  7849556 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7849556----T:  7853368 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7853368----T:  7877040 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7877292----T:  7885994 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7878408----T:  7887110 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7885994----T:  7888794 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7887110----T:  7895812 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7888794----T:  7896574 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7895812----T:  7904514 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7896574----T:  7899179 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7904514----T:  7913216 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7913216----T:  7974052 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  7913216----T:  7944409 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7944409----T:  8005716 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7974052----T:  7987407 	 St: c07c0000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  8005716----T:  8115036 	 St: c07da000 Sz: 942080 	 Sm: 0 	 T: memcpy_h2d(73.814987)
F:  8005716----T:  8127276 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8361495----T:  8376671 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.247130)
F:  8376671----T:  8379206 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8379207----T:  8381742 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8603893----T:  9903334 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(877.407837)
F:  8605270----T:  8610785 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8605501----T:  8614203 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8610785----T:  8615426 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8614203----T:  8622905 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8615426----T:  8620067 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8620067----T:  8625582 	 St: c02c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8622905----T:  8639068 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8625582----T:  8632447 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8632447----T:  8635877 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8635877----T:  8638963 	 St: c02e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8638963----T:  8653721 	 St: c02e3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  8639068----T:  8670261 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8653721----T:  8677393 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8670261----T:  8731568 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8677393----T:  8680193 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8680193----T:  8740558 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  8731568----T:  8853128 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8740558----T:  8775984 	 St: c03c0000 Sz: 299008 	 Sm: 0 	 T: memcpy_h2d(23.920324)
F:  8775984----T:  8863179 	 St: c0409000 Sz: 749568 	 Sm: 0 	 T: memcpy_h2d(58.875759)
F:  8864805----T:  8873507 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8865384----T:  8874086 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8873507----T:  8876307 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8874086----T:  8882788 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8876307----T:  8884087 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8882788----T:  8891490 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8884087----T:  8892789 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8891490----T:  8900192 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8892789----T:  8898750 	 St: c04f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8898750----T:  8902969 	 St: c04fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8900192----T:  8908894 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8902969----T:  8905769 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8905769----T:  8936022 	 St: c0502000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  8908895----T:  8917597 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8936022----T:  8946114 	 St: c0540000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  8946114----T:  8998479 	 St: c0553000 Sz: 446464 	 Sm: 0 	 T: memcpy_h2d(35.357868)
F:  8998479----T:  9001084 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9001084----T:  9009324 	 St: c0291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9049298----T:  9056163 	 St: c0210000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9049298----T:  9170858 	 St: c04c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9056163----T:  9059593 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9059593----T:  9066458 	 St: c0530000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9066458----T:  9069888 	 St: c053c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9069888----T:  9073700 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9073700----T:  9080112 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9080112----T:  9084331 	 St: c04c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9084331----T:  9090292 	 St: c04c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9090292----T:  9094104 	 St: c04d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9094104----T:  9100516 	 St: c04d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9100516----T:  9109218 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9109218----T:  9117920 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9117920----T:  9134083 	 St: c0510000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9134083----T:  9141405 	 St: c0540000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9170859----T:  9226047 	 St: c054d000 Sz: 471040 	 Sm: 0 	 T: memcpy_h2d(37.264011)
F:  9170859----T:  9179561 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9226298----T:  9234538 	 St: c0210000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9226298----T:  9235000 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9234538----T:  9237143 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9235000----T:  9243702 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9237143----T:  9240229 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9240229----T:  9247551 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9243702----T:  9252404 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9247551----T:  9250981 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9250981----T:  9257846 	 St: c00f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9252404----T:  9268567 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9268567----T:  9297409 	 St: c05c0000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  9268567----T:  9292239 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  9292239----T:  9353546 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9353546----T:  9447332 	 St: c05fb000 Sz: 806912 	 Sm: 0 	 T: memcpy_h2d(63.326130)
F:  9353546----T:  9475106 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9475524----T:  9484226 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9477831----T:  9486533 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9484226----T:  9486831 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9486533----T:  9495235 	 St: c0180000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9486831----T:  9495071 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9495071----T:  9498501 	 St: c06f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9495235----T:  9511398 	 St: c01a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9498501----T:  9505366 	 St: c06f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9505366----T:  9508166 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9508166----T:  9515946 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9511398----T:  9520100 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9515946----T:  9526038 	 St: c06d0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  9520100----T:  9528802 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9526038----T:  9533360 	 St: c06e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9528803----T:  9537505 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9533360----T:  9536446 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9536446----T:  9566229 	 St: c0703000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  9566229----T:  9568834 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9568834----T:  9629670 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  9629670----T:  9632275 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9632275----T:  9647970 	 St: c0181000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  9648633----T:  9651433 	 St: c01a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9648633----T:  9657335 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9651433----T:  9659213 	 St: c01a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9657335----T:  9666037 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9659213----T:  9663025 	 St: c01b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9663025----T:  9669437 	 St: c01b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9666037----T:  9682200 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9682200----T:  9705872 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  9705872----T:  9753531 	 St: c07c0000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F:  9705872----T:  9767179 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9767179----T:  9842136 	 St: c0823000 Sz: 643072 	 Sm: 0 	 T: memcpy_h2d(50.612423)
F:  9767179----T:  9888739 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10125484----T: 10156952 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(21.247805)
F: 10129180----T: 10131785 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10131785----T: 10147480 	 St: c0211000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 10156952----T: 10159487 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10159488----T: 10162023 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10384174----T: 11377551 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(670.747498)
F: 10385382----T: 10391343 	 St: c02c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10385802----T: 10394504 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10391343----T: 10395562 	 St: c02ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10394504----T: 10403206 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10395562----T: 10399781 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10399781----T: 10408021 	 St: c02d6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10403206----T: 10419369 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10408021----T: 10421843 	 St: c02e5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 10419369----T: 10450562 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10421843----T: 10424929 	 St: c0360000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10424929----T: 10432251 	 St: c0363000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10432251----T: 10438663 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10438663----T: 10442475 	 St: c034b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10442475----T: 10449797 	 St: c0350000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10449797----T: 10452883 	 St: c035d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10450562----T: 10511869 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10452883----T: 10461585 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10461585----T: 10469825 	 St: c0300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10469825----T: 10493967 	 St: c030f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F: 10493967----T: 10525160 	 St: c0380000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10511869----T: 10633429 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10525160----T: 10538048 	 St: c03c0000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10538048----T: 10647839 	 St: c03d9000 Sz: 946176 	 Sm: 0 	 T: memcpy_h2d(74.133018)
F: 10649901----T: 10654975 	 St: c0510000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10654975----T: 10660049 	 St: c0518000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10660049----T: 10663861 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10663861----T: 10670273 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10670273----T: 10678513 	 St: c0500000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10678513----T: 10681118 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10681118----T: 10683918 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10683918----T: 10691698 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10691698----T: 10707861 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10707861----T: 10712080 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10712080----T: 10725435 	 St: c0526000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 10726676----T: 10741434 	 St: c0540000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 10726676----T: 10735378 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10735378----T: 10744080 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10744080----T: 10760243 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10760243----T: 10807902 	 St: c055d000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F: 10760243----T: 10768945 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10768945----T: 10777647 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10777647----T: 10786349 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10786349----T: 10795051 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10795051----T: 10826244 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10826244----T: 10900259 	 St: c05c0000 Sz: 634880 	 Sm: 0 	 T: memcpy_h2d(49.976368)
F: 10826244----T: 10857437 	 St: c0380000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10857437----T: 10978997 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10900259----T: 10948859 	 St: c065b000 Sz: 413696 	 Sm: 0 	 T: memcpy_h2d(32.815666)
F: 10980481----T: 10983086 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10980943----T: 10989645 	 St: c0910000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10983086----T: 10991326 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10989645----T: 10998347 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10991326----T: 10995138 	 St: c0700000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10995138----T: 11001550 	 St: c0705000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10998347----T: 11007049 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11001550----T: 11007065 	 St: c0710000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11007049----T: 11023212 	 St: c0220000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11007065----T: 11011706 	 St: c0719000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11011706----T: 11014311 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11014311----T: 11022551 	 St: c06f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11022551----T: 11038714 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11023212----T: 11031914 	 St: c01b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11031914----T: 11040616 	 St: c01c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11038714----T: 11054877 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11040616----T: 11049318 	 St: c01d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11049318----T: 11058020 	 St: c0180000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11054877----T: 11078080 	 St: c0740000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F: 11058020----T: 11074183 	 St: c01e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11074183----T: 11082885 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11078080----T: 11117269 	 St: c076f000 Sz: 331776 	 Sm: 0 	 T: memcpy_h2d(26.461174)
F: 11082885----T: 11091587 	 St: c0020000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11091587----T: 11100289 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11100289----T: 11108991 	 St: c0030000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11108991----T: 11140184 	 St: c0040000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11117269----T: 11120069 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11140184----T: 11148886 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11148886----T: 11269504 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 11148886----T: 11157588 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11157588----T: 11166290 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11166290----T: 11182453 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11182453----T: 11206125 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 11206125----T: 11267432 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11269504----T: 11272590 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11272590----T: 11279912 	 St: c0913000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11279912----T: 11288614 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11288614----T: 11291414 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11291414----T: 11299194 	 St: c0182000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11299194----T: 11337913 	 St: c01b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 11338133----T: 11343648 	 St: c0230000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11343648----T: 11348289 	 St: c0239000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11599701----T: 11639361 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.779203)
F: 11600319----T: 11602924 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11602924----T: 11605724 	 St: c0201000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11605724----T: 11613046 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11613401----T: 11616006 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11616006----T: 11631701 	 St: c0211000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 11639361----T: 11641896 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11641897----T: 11644432 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11866583----T: 13203680 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(902.833923)
F: 11867085----T: 11872159 	 St: c0010000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11867242----T: 11988802 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 11872159----T: 11877233 	 St: c0018000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11877233----T: 11885935 	 St: c0020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11885935----T: 11891009 	 St: c0030000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11891009----T: 11896083 	 St: c0038000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11896083----T: 11904785 	 St: c0040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11904785----T: 11907871 	 St: c0050000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11907871----T: 11915193 	 St: c0053000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11915193----T: 11923895 	 St: c0060000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11923895----T: 11928114 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11928114----T: 11934075 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11934075----T: 11941855 	 St: c02e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11941855----T: 11944655 	 St: c02ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11944655----T: 11953357 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11953357----T: 11955962 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11955962----T: 11964202 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11964202----T: 11967288 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11967288----T: 11970374 	 St: c0303000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11970374----T: 11998746 	 St: c0306000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 11988802----T: 11997504 	 St: c08d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11997504----T: 12006206 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11998746----T: 12005611 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 12006206----T: 12014908 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12014908----T: 12070567 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F: 12014908----T: 12023610 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12023610----T: 12032312 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12032312----T: 12041014 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12041014----T: 12057177 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 12057177----T: 12080849 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 12070567----T: 12073172 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12073172----T: 12079584 	 St: c03c1000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12080849----T: 12142156 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 12142156----T: 12258067 	 St: c03cc000 Sz: 999424 	 Sm: 0 	 T: memcpy_h2d(78.265358)
F: 12142156----T: 12263716 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 12258067----T: 12260867 	 St: c08d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12260867----T: 12268647 	 St: c08d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12268647----T: 12277349 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12277890----T: 12282964 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12278595----T: 12287297 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12282964----T: 12288038 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12287297----T: 12295999 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12288038----T: 12293999 	 St: c04e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12293999----T: 12298218 	 St: c04ea000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12295999----T: 12304701 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12298218----T: 12306920 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12304702----T: 12313404 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12306920----T: 12322615 	 St: c04c0000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 12322615----T: 12325220 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12325220----T: 12327825 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12327825----T: 12358548 	 St: c0501000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 12358548----T: 12363189 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12363189----T: 12421201 	 St: c0547000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 12421521----T: 12424607 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12421521----T: 12430223 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12430223----T: 12444981 	 St: c0223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 12430223----T: 12438925 	 St: c0950000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12438925----T: 12447627 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12444981----T: 12447586 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12447627----T: 12456329 	 St: c08f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12456329----T: 12465031 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12465031----T: 12473733 	 St: c0970000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12473733----T: 12497405 	 St: c08c0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 12497405----T: 12513568 	 St: c0900000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 12513568----T: 12522270 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12522270----T: 12530972 	 St: c0960000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12530972----T: 12547135 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 12547135----T: 12563298 	 St: c0260000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 12563299----T: 12684388 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 12563299----T: 12572001 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12685304----T: 12691716 	 St: c06d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12685304----T: 12694006 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12691716----T: 12695528 	 St: c06db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12694006----T: 12702708 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12695528----T: 12700169 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12700169----T: 12705684 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12702708----T: 12711410 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12705684----T: 12709903 	 St: c06e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12711410----T: 12724765 	 St: c06e6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 12711410----T: 12742603 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 12724765----T: 12728577 	 St: c0700000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12742604----T: 12771446 	 St: c0705000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 12742604----T: 12803911 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 12771446----T: 12775665 	 St: c0970000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12775665----T: 12781626 	 St: c0976000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12781626----T: 12784231 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12784231----T: 12792471 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12792471----T: 12797986 	 St: c0240000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12797986----T: 12802627 	 St: c0249000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12804964----T: 12812286 	 St: c0740000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12804964----T: 12926524 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 12812286----T: 12867474 	 St: c074d000 Sz: 471040 	 Sm: 0 	 T: memcpy_h2d(37.264011)
F: 12867474----T: 12883637 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12926524----T: 12935226 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12935226----T: 12943928 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12943928----T: 12952630 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12952630----T: 13059126 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 12952630----T: 12961332 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12961332----T: 12992525 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 12992525----T: 13053832 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 13053832----T: 13175392 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 13059126----T: 13063767 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13063767----T: 13069282 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13069282----T: 13075243 	 St: c0260000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 13075243----T: 13079462 	 St: c026a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13079462----T: 13086784 	 St: c09b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 13086784----T: 13089870 	 St: c09bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13089870----T: 13098572 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 13098572----T: 13107274 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 13107274----T: 13115054 	 St: c0980000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 13115054----T: 13117854 	 St: c098e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13117854----T: 13134017 	 St: c08c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 13134017----T: 13157689 	 St: c08f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 13157689----T: 13181361 	 St: c0930000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 13181361----T: 13185173 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 13185173----T: 13198995 	 St: c0995000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 13425830----T: 13429270 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.322755)
F: 13429270----T: 13431805 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 13431806----T: 13434341 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 13656492----T: 13692072 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(24.024307)
F: 13657845----T: 13660450 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13660450----T: 13668690 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13668690----T: 13671295 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13671295----T: 13679535 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13680931----T: 13685572 	 St: c06a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13685572----T: 13691087 	 St: c06a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13914222----T: 13917436 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.170155)
F: 13917436----T: 13919971 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 13919972----T: 13922577 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13919972----T: 13928212 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13930817----T: 13933422 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13930817----T: 13939057 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13941662----T: 13944267 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13941662----T: 13957357 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13959962----T: 13962567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13959962----T: 13990685 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13993290----T: 13995895 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13993290----T: 14054126 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 14056731----T: 14059336 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14056731----T: 14136395 	 St: 0 Sz: 684032 	 Sm: 0 	 T: device_sync(53.790684)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8976881(cycle), 6061.364746(us)
Tot_kernel_exec_time_and_fault_time: 25304906(cycle), 17086.365234(us)
Tot_memcpy_h2d_time: 7474602(cycle), 5046.996582(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 7502487(cycle), 5065.825195(us)
Tot_devicesync_time: 219028(cycle), 147.891968(us)
Tot_writeback_time: 6320920(cycle), 4268.008301(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 6567833(cycle), 4434.728516(us)
GPGPU-Sim: *** exit detected ***
