
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0.dcp' for cell 'design_1_i/top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.730 ; gain = 0.000 ; free physical = 13230 ; free virtual = 24848
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/zedboard.xdc]
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.301 ; gain = 0.000 ; free physical = 13134 ; free virtual = 24752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.301 ; gain = 437.812 ; free physical = 13134 ; free virtual = 24752
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.398 ; gain = 58.098 ; free physical = 13126 ; free virtual = 24744

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 151a80882

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2527.391 ; gain = 363.992 ; free physical = 12757 ; free virtual = 24375

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d17f26bb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-389] Phase Retarget created 43 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d17f26bb

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d635240

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 165 cells
INFO: [Opt 31-1021] In phase Sweep, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11d635240

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11d635240

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d635240

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              43  |              86  |                                             19  |
|  Constant propagation         |               0  |               0  |                                             20  |
|  Sweep                        |               0  |             165  |                                            110  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             19  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219
Ending Logic Optimization Task | Checksum: 1aed1fece

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12601 ; free virtual = 24219

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aed1fece

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12600 ; free virtual = 24218

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aed1fece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12600 ; free virtual = 24218

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12600 ; free virtual = 24218
Ending Netlist Obfuscation Task | Checksum: 1aed1fece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12600 ; free virtual = 24218
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2685.328 ; gain = 580.027 ; free physical = 12600 ; free virtual = 24218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.328 ; gain = 0.000 ; free physical = 12600 ; free virtual = 24218
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.344 ; gain = 0.000 ; free physical = 12594 ; free virtual = 24214
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12584 ; free virtual = 24203
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14626d99c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12585 ; free virtual = 24204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12585 ; free virtual = 24204

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d4a3284

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12569 ; free virtual = 24188

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c0b4da4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12579 ; free virtual = 24198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c0b4da4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12579 ; free virtual = 24198
Phase 1 Placer Initialization | Checksum: 17c0b4da4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12579 ; free virtual = 24198

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e0966f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12565 ; free virtual = 24184

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 79 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12554 ; free virtual = 24173

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1744efa14

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172
Phase 2.2 Global Placement Core | Checksum: fa8ea1d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172
Phase 2 Global Placement | Checksum: fa8ea1d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13f7aef15

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24247f340

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae6a33c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21db6c734

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12553 ; free virtual = 24172

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d6cbd223

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 233c59c5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c0f6376e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168
Phase 3 Detail Placement | Checksum: 1c0f6376e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20b1d571c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20b1d571c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ddd64d99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143
Phase 4.1 Post Commit Optimization | Checksum: 1ddd64d99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ddd64d99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ddd64d99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143
Phase 4.4 Final Placement Cleanup | Checksum: 1b39c7f2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b39c7f2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12523 ; free virtual = 24143
Ending Placer Task | Checksum: 1186d732e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12533 ; free virtual = 24152
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24169
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12549 ; free virtual = 24168
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12537 ; free virtual = 24162
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12533 ; free virtual = 24154
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12543 ; free virtual = 24164
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12514 ; free virtual = 24135

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3c0839a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c3c0839a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1c3c0839a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134
Ending Physical Synthesis Task | Checksum: 1c3c0839a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12513 ; free virtual = 24134
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12515 ; free virtual = 24137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2817.262 ; gain = 0.000 ; free physical = 12504 ; free virtual = 24130
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b6e995bd ConstDB: 0 ShapeSum: 3f2083c6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1347f0489

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2887.234 ; gain = 0.000 ; free physical = 12397 ; free virtual = 24019
Post Restoration Checksum: NetGraph: b055ec88 NumContArr: 84291801 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1347f0489

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2887.234 ; gain = 0.000 ; free physical = 12398 ; free virtual = 24020

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1347f0489

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2901.219 ; gain = 13.984 ; free physical = 12364 ; free virtual = 23986

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1347f0489

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2901.219 ; gain = 13.984 ; free physical = 12364 ; free virtual = 23986
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14e1ed123

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12355 ; free virtual = 23978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.354 | THS=-21.823|

Phase 2 Router Initialization | Checksum: 1851f9a60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12353 ; free virtual = 23975

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0551413 %
  Global Horizontal Routing Utilization  = 0.0598377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2262
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2247
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 631


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 120fcea1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12351 ; free virtual = 23973
INFO: [Route 35-580] Design has 43 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[45]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[44]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[25]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 117af9cd5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20cf23d66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972
Phase 4 Rip-up And Reroute | Checksum: 20cf23d66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20cf23d66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20cf23d66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972
Phase 5 Delay and Skew Optimization | Checksum: 20cf23d66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 256da2ef4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.273 ; gain = 40.039 ; free physical = 12350 ; free virtual = 23972
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.354 | THS=-1.778 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 20c7f2ccb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12320 ; free virtual = 23943
Phase 6.1 Hold Fix Iter | Checksum: 20c7f2ccb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12320 ; free virtual = 23943

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.354 | THS=-1.174 |

Phase 6.2 Additional Hold Fix | Checksum: f7261fbf

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12311 ; free virtual = 23933
Phase 6 Post Hold Fix | Checksum: 1243891cb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12311 ; free virtual = 23933

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.324065 %
  Global Horizontal Routing Utilization  = 0.411258 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1257d2b3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12311 ; free virtual = 23933

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1257d2b3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12310 ; free virtual = 23933

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1733cd4ff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12310 ; free virtual = 23933
WARNING: [Route 35-419] Router was unable to fix hold violation on pin design_1_i/top_0/inst/tdc1/initial_bufs_inst/I0 driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 16fbad5eb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12312 ; free virtual = 23934
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.354 | THS=-0.630 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16fbad5eb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12312 ; free virtual = 23934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3034.273 ; gain = 147.039 ; free physical = 12374 ; free virtual = 23997

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 3034.273 ; gain = 217.012 ; free physical = 12374 ; free virtual = 23997
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.273 ; gain = 0.000 ; free physical = 12374 ; free virtual = 23997
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3034.273 ; gain = 0.000 ; free physical = 12361 ; free virtual = 23989
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/AxiSupporter1/E[0] is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/AxiSupporter1/rdData_reg[5]_i_2/O, cell design_1_i/top_0/inst/AxiSupporter1/rdData_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[0][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[0][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[10][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[10][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[10][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[11][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[11][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[11][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[12][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[12][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[12][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[13][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[13][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[13][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[14][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[14][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[14][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[15][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[15][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[15][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[16][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[16][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[16][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[17][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[17][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[17][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[18][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[18][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[18][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[19][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[19][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[19][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[1][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[1][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[1][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[20][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[20][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[20][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[21][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[21][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[21][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[22][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[22][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[22][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[23][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[23][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[23][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[24][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[24][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[24][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[25][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[25][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[25][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[26][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[26][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[26][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[27][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[27][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[27][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[28][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[28][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[28][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[29][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[29][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[29][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[2][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[2][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[2][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[30][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[30][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[30][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[31][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[31][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[31][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[32][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[32][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[32][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[33][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[33][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[33][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[34][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[34][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[34][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[35][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[35][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[35][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[36][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[36][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[36][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[37][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[37][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[37][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[38][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[38][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[38][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[39][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[39][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[39][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[3][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[3][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[3][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[40][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[40][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[40][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[41][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[41][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[41][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[42][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[42][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[42][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[43][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[43][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[43][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[44][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[44][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[44][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[45][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[45][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[45][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[46][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[46][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[46][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[47][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[47][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[47][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[48][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[48][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[48][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[49][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[49][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[49][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[4][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[4][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[4][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[50][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[50][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[50][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[51][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[51][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[51][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[52][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[52][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[52][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[53][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[53][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[53][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[54][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[54][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[54][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[55][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[55][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[55][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[56][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[56][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[56][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[57][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[57][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[57][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[58][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[58][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[58][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[59][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[59][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[59][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[5][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[5][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[5][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[60][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[60][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[60][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[61][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[61][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[61][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[62][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[62][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[62][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[63][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[63][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[63][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[64][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[64][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[64][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[65][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[65][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[65][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[66][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[66][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[66][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[67][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[67][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[67][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[68][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[68][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[68][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[69][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[69][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[69][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[6][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[6][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[6][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[70][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[70][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[70][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[71][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[71][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[71][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[72][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[72][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[72][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[73][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[73][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[73][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[74][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[74][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[74][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[75][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[75][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[75][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[76][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[76][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[76][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[77][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[77][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[77][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[78][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[78][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[78][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[79][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[79][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[79][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[7][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[7][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[7][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[80][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[80][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[80][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[81][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[81][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[81][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[82][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[82][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[82][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[83][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[83][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[83][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[84][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[84][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[84][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[85][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[85][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[85][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[86][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[86][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[86][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[87][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[87][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[87][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[88][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[88][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[88][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[89][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[89][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[89][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[8][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[8][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[8][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[90][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[90][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[90][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[91][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[91][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[91][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[92][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[92][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[92][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[93][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[93][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[93][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[94][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[94][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[94][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[95][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[95][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[95][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[96][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[96][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[96][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[97][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[97][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[97][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[98][5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[98][5]_i_1/O, cell design_1_i/top_0/inst/mem_reg[98][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/mem_reg[99][5]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/mem_reg[99][5]_i_2/O, cell design_1_i/top_0/inst/mem_reg[99][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 101 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan 25 13:01:22 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3283.449 ; gain = 143.320 ; free physical = 12323 ; free virtual = 23953
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:01:22 2020...
