// Seed: 1986685933
module module_0 (
    output tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    output wire id_5,
    input  wor  id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output logic id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wire id_9
);
  wire id_11;
  initial begin : LABEL_0
    id_3 <= 1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_7,
      id_7,
      id_1,
      id_8
  );
  assign id_2 = 1;
endmodule
