# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/imports/new/timing.xdc

# XDC: imports/imports/Downloads/Nexys-A7-100T-Master.xdc

# IP: ip/jtag_axi_0/jtag_axi_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==jtag_axi_0 || ORIG_REF_NAME==jtag_axi_0} -quiet] -quiet
