,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project_wrapper_dffram,user_project_wrapper,27th_june_fully_synthesized_timing_met_updated_rtl,Flow_completed,14h55m19s,3h32m41s,13765.372042341223,10.2784,6882.686021170612,9,5164.43,70743,0,0,0,0,0,0,0,726,0,-1,-1,4587824,567009,-222.35,-222.35,-222.35,-340.52,-1.05,-881185.56,-881185.56,-881185.56,-881185.56,-29.27,2029845459,0.0,17.78,20.7,13.43,13.37,0.0,54138,54756,30164,30782,0,0,0,70743,912,39,909,1257,5725,925,295,5041,7504,9919,121,2572,142316,2405,147293,16.380016380016382,61.05,60,AREA 0,5,50,1,180,180,0.5,0.6,sky130_fd_sc_hd,4,3
