Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:53:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_42/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 3412        0.004        0.000                      0                 3412        2.168        0.000                       0                  3413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.443}        4.886           204.666         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 3412        0.004        0.000                      0                 3412        2.168        0.000                       0                  3413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.443ns period=4.886ns})
  Destination:            demux/sel_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.443ns period=4.886ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.886ns  (vclock rise@4.886ns - vclock rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.083ns (43.936%)  route 2.658ns (56.064%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 6.546 - 4.886 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.171ns, distribution 0.944ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.155ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3412, routed)        1.115     2.076    demux/clk_IBUF_BUFG
    SLICE_X128Y525       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y525       FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.155 r  demux/sel_reg[4]/Q
                         net (fo=20, routed)          0.218     2.373    demux/sel[4]
    SLICE_X128Y528       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     2.555 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.265     2.820    p_1_in[8]
    SLICE_X124Y524       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     2.963 r  sel[8]_i_233/O
                         net (fo=2, routed)           0.157     3.120    sel[8]_i_233_n_0
    SLICE_X124Y524       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.243 r  sel[8]_i_240/O
                         net (fo=1, routed)           0.008     3.251    demux/sel[8]_i_196_0[2]
    SLICE_X124Y524       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.366 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.392    demux/sel_reg[8]_i_200_n_0
    SLICE_X124Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.469 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.231     3.700    demux_n_9
    SLICE_X125Y526       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.863 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.167     4.030    sel[8]_i_135_n_0
    SLICE_X125Y526       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.131 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     4.146    demux/sel[8]_i_64_0[6]
    SLICE_X125Y526       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.263 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.289    demux/sel_reg[8]_i_81_n_0
    SLICE_X125Y527       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.365 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.256     4.621    demux_n_98
    SLICE_X126Y527       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.161     4.782 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.140     4.922    sel[8]_i_32_n_0
    SLICE_X126Y527       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.971 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.982    demux/sel[8]_i_28_0[5]
    SLICE_X126Y527       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.137 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.163    demux/sel_reg[8]_i_20_n_0
    SLICE_X126Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.219 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.438     5.657    demux/O[0]
    SLICE_X129Y527       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.863 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.244     6.107    demux_n_106
    SLICE_X128Y526       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.143 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.153    demux/sel_reg[0]_rep_0[6]
    SLICE_X128Y526       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.268 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.294    demux/sel_reg[8]_i_4_n_0
    SLICE_X128Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.350 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=7, routed)           0.138     6.488    demux/sel_reg[8]_i_3_n_15
    SLICE_X128Y525       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.524 r  demux/sel[4]_i_2/O
                         net (fo=6, routed)           0.197     6.721    demux/sel[4]_i_2_n_0
    SLICE_X129Y528       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     6.758 r  demux/sel[1]_rep_i_1/O
                         net (fo=1, routed)           0.059     6.817    demux/sel[1]_rep_i_1_n_0
    SLICE_X129Y528       FDRE                                         r  demux/sel_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.886     4.886 r  
    AR14                                              0.000     4.886 r  clk (IN)
                         net (fo=0)                   0.000     4.886    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.245 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.245    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.532    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.556 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3412, routed)        0.990     6.546    demux/clk_IBUF_BUFG
    SLICE_X129Y528       FDRE                                         r  demux/sel_reg[1]_rep/C
                         clock pessimism              0.349     6.895    
                         clock uncertainty           -0.035     6.859    
    SLICE_X129Y528       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.884    demux/sel_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[323].z_reg[323][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.443ns period=4.886ns})
  Destination:            genblk1[323].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.443ns period=4.886ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.058ns (39.456%)  route 0.089ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      1.028ns (routing 0.155ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.171ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3412, routed)        1.028     1.698    demux/clk_IBUF_BUFG
    SLICE_X132Y544       FDRE                                         r  demux/genblk1[323].z_reg[323][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y544       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.756 r  demux/genblk1[323].z_reg[323][0]/Q
                         net (fo=1, routed)           0.089     1.845    genblk1[323].reg_in/D[0]
    SLICE_X130Y545       FDRE                                         r  genblk1[323].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3412, routed)        1.172     2.133    genblk1[323].reg_in/CLK
    SLICE_X130Y545       FDRE                                         r  genblk1[323].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.352     1.781    
    SLICE_X130Y545       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.841    genblk1[323].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.443 }
Period(ns):         4.886
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.886       3.596      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.443       2.168      SLICE_X139Y559  genblk1[27].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.443       2.168      SLICE_X139Y565  genblk1[27].reg_in/reg_out_reg[2]/C



