
*** Running vivado
    with args -log laser_receiver_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source laser_receiver_block_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source laser_receiver_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top laser_receiver_block_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_ad7606c_0_0/laser_receiver_block_ad7606c_0_0.dcp' for cell 'laser_receiver_block_i/ad7606c_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/laser_receiver_block_axi_gpio_0_1.dcp' for cell 'laser_receiver_block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/laser_receiver_block_axi_gpio_1_1.dcp' for cell 'laser_receiver_block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/laser_receiver_block_axi_gpio_4_0.dcp' for cell 'laser_receiver_block_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/laser_receiver_block_axi_gpio_6_0.dcp' for cell 'laser_receiver_block_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/laser_receiver_block_axi_uartlite_0_0.dcp' for cell 'laser_receiver_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_low_pass_filter_0_0/laser_receiver_block_low_pass_filter_0_0.dcp' for cell 'laser_receiver_block_i/low_pass_filter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_low_pass_filter_1_0/laser_receiver_block_low_pass_filter_1_0.dcp' for cell 'laser_receiver_block_i/low_pass_filter_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_low_pass_filter_2_0/laser_receiver_block_low_pass_filter_2_0.dcp' for cell 'laser_receiver_block_i/low_pass_filter_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_low_pass_filter_3_0/laser_receiver_block_low_pass_filter_3_0.dcp' for cell 'laser_receiver_block_i/low_pass_filter_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_processing_system7_0_0/laser_receiver_block_processing_system7_0_0.dcp' for cell 'laser_receiver_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/laser_receiver_block_rst_ps7_0_100M_0.dcp' for cell 'laser_receiver_block_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_xbar_0/laser_receiver_block_xbar_0.dcp' for cell 'laser_receiver_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_auto_pc_0/laser_receiver_block_auto_pc_0.dcp' for cell 'laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1525.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 543 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_processing_system7_0_0/laser_receiver_block_processing_system7_0_0.xdc] for cell 'laser_receiver_block_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_processing_system7_0_0/laser_receiver_block_processing_system7_0_0.xdc] for cell 'laser_receiver_block_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/laser_receiver_block_axi_uartlite_0_0_board.xdc] for cell 'laser_receiver_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/laser_receiver_block_axi_uartlite_0_0_board.xdc] for cell 'laser_receiver_block_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/laser_receiver_block_axi_uartlite_0_0.xdc] for cell 'laser_receiver_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/laser_receiver_block_axi_uartlite_0_0.xdc] for cell 'laser_receiver_block_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/laser_receiver_block_rst_ps7_0_100M_0_board.xdc] for cell 'laser_receiver_block_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/laser_receiver_block_rst_ps7_0_100M_0_board.xdc] for cell 'laser_receiver_block_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/laser_receiver_block_rst_ps7_0_100M_0.xdc] for cell 'laser_receiver_block_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/laser_receiver_block_rst_ps7_0_100M_0.xdc] for cell 'laser_receiver_block_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/laser_receiver_block_axi_gpio_4_0_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/laser_receiver_block_axi_gpio_4_0_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_4/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/laser_receiver_block_axi_gpio_4_0.xdc] for cell 'laser_receiver_block_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/laser_receiver_block_axi_gpio_4_0.xdc] for cell 'laser_receiver_block_i/axi_gpio_4/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/laser_receiver_block_axi_gpio_6_0_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/laser_receiver_block_axi_gpio_6_0_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_6/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/laser_receiver_block_axi_gpio_6_0.xdc] for cell 'laser_receiver_block_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/laser_receiver_block_axi_gpio_6_0.xdc] for cell 'laser_receiver_block_i/axi_gpio_6/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/laser_receiver_block_axi_gpio_0_1_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/laser_receiver_block_axi_gpio_0_1_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/laser_receiver_block_axi_gpio_0_1.xdc] for cell 'laser_receiver_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/laser_receiver_block_axi_gpio_0_1.xdc] for cell 'laser_receiver_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/laser_receiver_block_axi_gpio_1_1_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/laser_receiver_block_axi_gpio_1_1_board.xdc] for cell 'laser_receiver_block_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/laser_receiver_block_axi_gpio_1_1.xdc] for cell 'laser_receiver_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/laser_receiver_block_axi_gpio_1_1.xdc] for cell 'laser_receiver_block_i/axi_gpio_1/U0'
Parsing XDC File [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc]
WARNING: [Vivado 12-584] No ports matched 'mem_sclk'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mem_do'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mem_di'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mem_cs'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_frstdata'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_MODE' because incorrect value 'SPIx4' specified. Expecting type 'enum' with possible values of 'B_SCAN'. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:90]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:91]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE' because the property does not exist. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:93]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_FALL_EDGE' because the property does not exist. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:94]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_32BIT_ADDR' because the property does not exist. [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc:96]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/constrs_1/new/laser_receiver.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1683.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.762 ; gain = 591.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1723.289 ; gain = 39.527

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170cb2fc9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.156 ; gain = 538.867

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1592f1f71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 132 cells and removed 177 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1f700fa60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 120 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d132716e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 93 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d132716e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d132716e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[1]_i_1 into driver instance laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_2, which resulted in an inversion of 21 pins
Phase 6 Post Processing Netlist | Checksum: 1c004eb4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             132  |             177  |                                              1  |
|  Constant propagation         |              53  |             120  |                                              0  |
|  Sweep                        |               0  |              93  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2609.586 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1792684cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 2609.586 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1792684cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2609.586 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1792684cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2609.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2609.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1792684cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.586 ; gain = 925.824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file laser_receiver_block_wrapper_drc_opted.rpt -pb laser_receiver_block_wrapper_drc_opted.pb -rpx laser_receiver_block_wrapper_drc_opted.rpx
Command: report_drc -file laser_receiver_block_wrapper_drc_opted.rpt -pb laser_receiver_block_wrapper_drc_opted.pb -rpx laser_receiver_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2609.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95fb2163

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2609.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1593b9e32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.625 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fc581893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fc581893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2609.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fc581893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 193b630f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19f4ecc78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19f4ecc78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f2cbdca3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 0 LUT, combined 56 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1. 16 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 12 nets or cells. Created 192 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2609.586 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2609.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          192  |              0  |                    12  |           0  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          192  |             56  |                    68  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10c15223d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.586 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 101d474ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 101d474ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d1d3480e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a697863

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1760ff3b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13c345f57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 139f9ca84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 26c222e48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 263b9e8be

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a9df73db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c2d7ac57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2609.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c2d7ac57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2609.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a6fc6b52

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.584 | TNS=-2776.778 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a9f2986d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2615.219 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23a9027af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2615.219 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a6fc6b52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2615.219 ; gain = 5.633

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.044. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1aab319bd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633
Phase 4.1 Post Commit Optimization | Checksum: 1aab319bd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aab319bd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1aab319bd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633
Phase 4.3 Placer Reporting | Checksum: 1aab319bd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.219 ; gain = 0.000

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a56b5cf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633
Ending Placer Task | Checksum: b3470374

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2615.219 ; gain = 5.633
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2615.219 ; gain = 5.633
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2615.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file laser_receiver_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2615.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file laser_receiver_block_wrapper_utilization_placed.rpt -pb laser_receiver_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file laser_receiver_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2615.219 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 2625.516 ; gain = 10.297
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.66s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2625.516 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.508 | TNS=-2717.844 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cf3272f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2625.535 ; gain = 0.020
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.508 | TNS=-2717.844 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1. No change.
INFO: [Physopt 32-666] Processed cell laser_receiver_block_i/low_pass_filter_0/inst/y_delay1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2625.535 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 1cf3272f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2625.535 ; gain = 0.020

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.508 | TNS=-2717.844 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.052 | TNS=-2717.250 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.026 | TNS=-2717.204 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.023 | TNS=-2717.201 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.020 | TNS=-2715.909 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.017 | TNS=-2715.703 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/data_out[13].  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[13]
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/data_out[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.006 | TNS=-2715.002 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.996 | TNS=-2714.882 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.973 | TNS=-2714.683 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.970 | TNS=-2714.777 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.955 | TNS=-2714.450 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.955 | TNS=-2714.246 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.955 | TNS=-2714.233 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.947 | TNS=-2714.210 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.942 | TNS=-2714.146 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.936 | TNS=-2713.834 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.897 | TNS=-2709.670 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.894 | TNS=-2709.658 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.864 | TNS=-2709.370 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.863 | TNS=-2709.086 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/data_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay01_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__983_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__983_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__983_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__870_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__870_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__870_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/p_0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.861 | TNS=-2708.610 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.858 | TNS=-2708.542 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.856 | TNS=-2708.373 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.856 | TNS=-2708.203 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.855 | TNS=-2708.004 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_0/inst/data_out[12].  Re-placed instance laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[12]
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_0/inst/data_out[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.853 | TNS=-2707.808 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/data_out[6].  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/data_out[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.846 | TNS=-2707.804 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.840 | TNS=-2706.756 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.839 | TNS=-2706.574 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.838 | TNS=-2706.324 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.834 | TNS=-2706.187 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.833 | TNS=-2705.950 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.830 | TNS=-2705.747 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.827 | TNS=-2705.712 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.822 | TNS=-2705.685 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.822 | TNS=-2705.669 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_i_3_n_0.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_i_3
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.819 | TNS=-2702.745 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.818 | TNS=-2702.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.817 | TNS=-2702.484 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.817 | TNS=-2702.340 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.817 | TNS=-2702.328 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp_n_2.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.815 | TNS=-2702.110 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.814 | TNS=-2702.107 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[2].  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_4
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.813 | TNS=-2702.023 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.812 | TNS=-2702.021 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.811 | TNS=-2701.881 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay01_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__983_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__983_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__929_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__870_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__870_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__793_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay0__707_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/p_0_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.810 | TNS=-2701.657 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.808 | TNS=-2701.519 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp_n_1.  Re-placed instance laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.805 | TNS=-2701.219 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay00_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.805 | TNS=-2700.967 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.805 | TNS=-2700.765 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.805 | TNS=-2700.765 |
Phase 3 Critical Path Optimization | Checksum: 21befb78c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.578 ; gain = 9.062

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.805 | TNS=-2700.765 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__1_i_4_n_0.  Re-placed instance laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__1_i_4
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.804 | TNS=-2698.473 |
INFO: [Physopt 32-663] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp_n.  Re-placed instance laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp
INFO: [Physopt 32-735] Processed net laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.801 | TNS=-2698.309 |
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_114. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.801 | TNS=-2698.309 |
Phase 4 Critical Path Optimization | Checksum: 21befb78c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.578 ; gain = 9.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2634.578 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.801 | TNS=-2698.309 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Critical Path  |          0.707  |         19.535  |            0  |              0  |                    52  |           0  |           2  |  00:00:04  |
|  Total          |          0.707  |         19.535  |            0  |              0  |                    52  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2634.578 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2543ab695

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.578 ; gain = 9.062
INFO: [Common 17-83] Releasing license: Implementation
403 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2634.578 ; gain = 19.359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 2643.441 ; gain = 8.863
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: faab0744 ConstDB: 0 ShapeSum: ab2b04c3 RouteDB: 0
Post Restoration Checksum: NetGraph: c7a6a578 NumContArr: 6c9f1e59 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13445c3d1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.508 ; gain = 103.996

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13445c3d1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.105 ; gain = 110.594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13445c3d1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.105 ; gain = 110.594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1714156af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2792.984 ; gain = 139.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.724| TNS=-2659.006| WHS=-0.243 | THS=-46.651|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6443
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6443
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f8c1fdca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.953 ; gain = 152.441

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f8c1fdca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.953 ; gain = 152.441
Phase 3 Initial Routing | Checksum: 103ba2803

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.953 ; gain = 152.441
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                    |
+====================+===================+========================================================================+
| clk_fpga_0         | clk_fpga_0        | laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_2/D |
| clk_fpga_0         | clk_fpga_0        | laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/D         |
| clk_fpga_0         | clk_fpga_0        | laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/D         |
| clk_fpga_0         | clk_fpga_0        | laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[1]/D         |
| clk_fpga_0         | clk_fpga_0        | laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/D         |
+--------------------+-------------------+------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3073
 Number of Nodes with overlaps = 1365
 Number of Nodes with overlaps = 741
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.022| TNS=-2882.142| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13d4acbbf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2805.953 ; gain = 152.441

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1852
 Number of Nodes with overlaps = 895
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.823| TNS=-2860.216| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e383b0b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2805.953 ; gain = 152.441

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1928
 Number of Nodes with overlaps = 853
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.912| TNS=-2877.259| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21135c41e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2814.625 ; gain = 161.113
Phase 4 Rip-up And Reroute | Checksum: 21135c41e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 201d4e0b6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.809| TNS=-2833.317| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b613bbef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b613bbef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113
Phase 5 Delay and Skew Optimization | Checksum: 1b613bbef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17aaafc4a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.749| TNS=-2828.947| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e9112852

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113
Phase 6 Post Hold Fix | Checksum: 1e9112852

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20959 %
  Global Horizontal Routing Utilization  = 1.44346 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 240e0c141

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 240e0c141

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b917413a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2814.625 ; gain = 161.113

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.749| TNS=-2828.947| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b917413a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2814.625 ; gain = 161.113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2814.625 ; gain = 161.113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
420 Infos, 7 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 2814.625 ; gain = 171.184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2814.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file laser_receiver_block_wrapper_drc_routed.rpt -pb laser_receiver_block_wrapper_drc_routed.pb -rpx laser_receiver_block_wrapper_drc_routed.rpx
Command: report_drc -file laser_receiver_block_wrapper_drc_routed.rpt -pb laser_receiver_block_wrapper_drc_routed.pb -rpx laser_receiver_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file laser_receiver_block_wrapper_methodology_drc_routed.rpt -pb laser_receiver_block_wrapper_methodology_drc_routed.pb -rpx laser_receiver_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file laser_receiver_block_wrapper_methodology_drc_routed.rpt -pb laser_receiver_block_wrapper_methodology_drc_routed.pb -rpx laser_receiver_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/impl_1/laser_receiver_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file laser_receiver_block_wrapper_power_routed.rpt -pb laser_receiver_block_wrapper_power_summary_routed.pb -rpx laser_receiver_block_wrapper_power_routed.rpx
Command: report_power -file laser_receiver_block_wrapper_power_routed.rpt -pb laser_receiver_block_wrapper_power_summary_routed.pb -rpx laser_receiver_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
432 Infos, 7 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file laser_receiver_block_wrapper_route_status.rpt -pb laser_receiver_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file laser_receiver_block_wrapper_timing_summary_routed.rpt -pb laser_receiver_block_wrapper_timing_summary_routed.pb -rpx laser_receiver_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file laser_receiver_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file laser_receiver_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file laser_receiver_block_wrapper_bus_skew_routed.rpt -pb laser_receiver_block_wrapper_bus_skew_routed.pb -rpx laser_receiver_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force laser_receiver_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 input laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 output laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_2/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1 multiplier stage laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 22098816 bits.
Writing bitstream ./laser_receiver_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3303.707 ; gain = 468.887
INFO: [Common 17-206] Exiting Vivado at Wed May 24 02:42:27 2023...
