#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 23 15:48:55 2025
# Process ID: 12380
# Current directory: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20428 D:\FPGA_Learning_Journey\Pro\DDR3_uart___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property -dict [list CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {2048} CONFIG.Read_Data_Count_Width {11}] [get_ips rd_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
catch { config_ip_cache -export [get_ips -all rd_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -no_script -sync -force -quiet
reset_run rd_fifo_synth_1
launch_runs -jobs 12 rd_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Data_Width {32} CONFIG.Output_Depth {2048} CONFIG.Read_Data_Count_Width {11}] [get_ips wr_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
reset_run wr_fifo_synth_1
launch_runs -jobs 12 wr_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_inst/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list read_enable ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list wr_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {rd_data} {wr_data} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property -dict [list CONFIG.Input_Depth {4096} CONFIG.Output_Depth {8192} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {4093} CONFIG.Full_Threshold_Negate_Value {4092}] [get_ips rd_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
catch { config_ip_cache -export [get_ips -all rd_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -no_script -sync -force -quiet
reset_run rd_fifo_synth_1
launch_runs -jobs 12 rd_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {8192} CONFIG.Output_Depth {4096} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190}] [get_ips wr_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
reset_run wr_fifo_synth_1
launch_runs -jobs 12 wr_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLK_OUT1_PORT {clk_50m} CONFIG.CLK_OUT2_PORT {clk_320m} CONFIG.CLK_OUT3_PORT {clk_125m} CONFIG.CLK_OUT4_PORT {clk_25m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {320} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_CLKOUT0_DIVIDE_F {32} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {13} CONFIG.MMCM_CLKOUT3_DIVIDE {64} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {118.639} CONFIG.CLKOUT2_JITTER {90.415} CONFIG.CLKOUT3_JITTER {103.731} CONFIG.CLKOUT3_PHASE_ERROR {120.359} CONFIG.CLKOUT4_JITTER {131.885} CONFIG.CLKOUT4_PHASE_ERROR {120.359}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_inst/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list read_enable ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list wr_en ]]
refresh_design
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list read_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list wr_en ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list read_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list wr_en ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_inst/inst/clk_50m ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list read_enable ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list wr_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_inst/inst/clk_50m ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_rw_inst/M_AXI_RD_rdata[0]} {ddr_rw_inst/M_AXI_RD_rdata[1]} {ddr_rw_inst/M_AXI_RD_rdata[2]} {ddr_rw_inst/M_AXI_RD_rdata[3]} {ddr_rw_inst/M_AXI_RD_rdata[4]} {ddr_rw_inst/M_AXI_RD_rdata[5]} {ddr_rw_inst/M_AXI_RD_rdata[6]} {ddr_rw_inst/M_AXI_RD_rdata[7]} {ddr_rw_inst/M_AXI_RD_rdata[8]} {ddr_rw_inst/M_AXI_RD_rdata[9]} {ddr_rw_inst/M_AXI_RD_rdata[10]} {ddr_rw_inst/M_AXI_RD_rdata[11]} {ddr_rw_inst/M_AXI_RD_rdata[12]} {ddr_rw_inst/M_AXI_RD_rdata[13]} {ddr_rw_inst/M_AXI_RD_rdata[14]} {ddr_rw_inst/M_AXI_RD_rdata[15]} {ddr_rw_inst/M_AXI_RD_rdata[16]} {ddr_rw_inst/M_AXI_RD_rdata[17]} {ddr_rw_inst/M_AXI_RD_rdata[18]} {ddr_rw_inst/M_AXI_RD_rdata[19]} {ddr_rw_inst/M_AXI_RD_rdata[20]} {ddr_rw_inst/M_AXI_RD_rdata[21]} {ddr_rw_inst/M_AXI_RD_rdata[22]} {ddr_rw_inst/M_AXI_RD_rdata[23]} {ddr_rw_inst/M_AXI_RD_rdata[24]} {ddr_rw_inst/M_AXI_RD_rdata[25]} {ddr_rw_inst/M_AXI_RD_rdata[26]} {ddr_rw_inst/M_AXI_RD_rdata[27]} {ddr_rw_inst/M_AXI_RD_rdata[28]} {ddr_rw_inst/M_AXI_RD_rdata[29]} {ddr_rw_inst/M_AXI_RD_rdata[30]} {ddr_rw_inst/M_AXI_RD_rdata[31]} {ddr_rw_inst/M_AXI_RD_rdata[32]} {ddr_rw_inst/M_AXI_RD_rdata[33]} {ddr_rw_inst/M_AXI_RD_rdata[34]} {ddr_rw_inst/M_AXI_RD_rdata[35]} {ddr_rw_inst/M_AXI_RD_rdata[36]} {ddr_rw_inst/M_AXI_RD_rdata[37]} {ddr_rw_inst/M_AXI_RD_rdata[38]} {ddr_rw_inst/M_AXI_RD_rdata[39]} {ddr_rw_inst/M_AXI_RD_rdata[40]} {ddr_rw_inst/M_AXI_RD_rdata[41]} {ddr_rw_inst/M_AXI_RD_rdata[42]} {ddr_rw_inst/M_AXI_RD_rdata[43]} {ddr_rw_inst/M_AXI_RD_rdata[44]} {ddr_rw_inst/M_AXI_RD_rdata[45]} {ddr_rw_inst/M_AXI_RD_rdata[46]} {ddr_rw_inst/M_AXI_RD_rdata[47]} {ddr_rw_inst/M_AXI_RD_rdata[48]} {ddr_rw_inst/M_AXI_RD_rdata[49]} {ddr_rw_inst/M_AXI_RD_rdata[50]} {ddr_rw_inst/M_AXI_RD_rdata[51]} {ddr_rw_inst/M_AXI_RD_rdata[52]} {ddr_rw_inst/M_AXI_RD_rdata[53]} {ddr_rw_inst/M_AXI_RD_rdata[54]} {ddr_rw_inst/M_AXI_RD_rdata[55]} {ddr_rw_inst/M_AXI_RD_rdata[56]} {ddr_rw_inst/M_AXI_RD_rdata[57]} {ddr_rw_inst/M_AXI_RD_rdata[58]} {ddr_rw_inst/M_AXI_RD_rdata[59]} {ddr_rw_inst/M_AXI_RD_rdata[60]} {ddr_rw_inst/M_AXI_RD_rdata[61]} {ddr_rw_inst/M_AXI_RD_rdata[62]} {ddr_rw_inst/M_AXI_RD_rdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_rw_inst/M_AXI_WR_awlen[0]} {ddr_rw_inst/M_AXI_WR_awlen[1]} {ddr_rw_inst/M_AXI_WR_awlen[2]} {ddr_rw_inst/M_AXI_WR_awlen[3]} {ddr_rw_inst/M_AXI_WR_awlen[4]} {ddr_rw_inst/M_AXI_WR_awlen[5]} {ddr_rw_inst/M_AXI_WR_awlen[6]} {ddr_rw_inst/M_AXI_WR_awlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_rw_inst/M_AXI_RD_arlen[0]} {ddr_rw_inst/M_AXI_RD_arlen[1]} {ddr_rw_inst/M_AXI_RD_arlen[2]} {ddr_rw_inst/M_AXI_RD_arlen[3]} {ddr_rw_inst/M_AXI_RD_arlen[4]} {ddr_rw_inst/M_AXI_RD_arlen[5]} {ddr_rw_inst/M_AXI_RD_arlen[6]} {ddr_rw_inst/M_AXI_RD_arlen[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_rw_inst/M_AXI_RD_araddr[0]} {ddr_rw_inst/M_AXI_RD_araddr[1]} {ddr_rw_inst/M_AXI_RD_araddr[2]} {ddr_rw_inst/M_AXI_RD_araddr[3]} {ddr_rw_inst/M_AXI_RD_araddr[4]} {ddr_rw_inst/M_AXI_RD_araddr[5]} {ddr_rw_inst/M_AXI_RD_araddr[6]} {ddr_rw_inst/M_AXI_RD_araddr[7]} {ddr_rw_inst/M_AXI_RD_araddr[8]} {ddr_rw_inst/M_AXI_RD_araddr[9]} {ddr_rw_inst/M_AXI_RD_araddr[10]} {ddr_rw_inst/M_AXI_RD_araddr[11]} {ddr_rw_inst/M_AXI_RD_araddr[12]} {ddr_rw_inst/M_AXI_RD_araddr[13]} {ddr_rw_inst/M_AXI_RD_araddr[14]} {ddr_rw_inst/M_AXI_RD_araddr[15]} {ddr_rw_inst/M_AXI_RD_araddr[16]} {ddr_rw_inst/M_AXI_RD_araddr[17]} {ddr_rw_inst/M_AXI_RD_araddr[18]} {ddr_rw_inst/M_AXI_RD_araddr[19]} {ddr_rw_inst/M_AXI_RD_araddr[20]} {ddr_rw_inst/M_AXI_RD_araddr[21]} {ddr_rw_inst/M_AXI_RD_araddr[22]} {ddr_rw_inst/M_AXI_RD_araddr[23]} {ddr_rw_inst/M_AXI_RD_araddr[24]} {ddr_rw_inst/M_AXI_RD_araddr[25]} {ddr_rw_inst/M_AXI_RD_araddr[26]} {ddr_rw_inst/M_AXI_RD_araddr[27]} {ddr_rw_inst/M_AXI_RD_araddr[28]} {ddr_rw_inst/M_AXI_RD_araddr[29]} {ddr_rw_inst/M_AXI_RD_araddr[30]} {ddr_rw_inst/M_AXI_RD_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_rw_inst/M_AXI_WR_awaddr[0]} {ddr_rw_inst/M_AXI_WR_awaddr[1]} {ddr_rw_inst/M_AXI_WR_awaddr[2]} {ddr_rw_inst/M_AXI_WR_awaddr[3]} {ddr_rw_inst/M_AXI_WR_awaddr[4]} {ddr_rw_inst/M_AXI_WR_awaddr[5]} {ddr_rw_inst/M_AXI_WR_awaddr[6]} {ddr_rw_inst/M_AXI_WR_awaddr[7]} {ddr_rw_inst/M_AXI_WR_awaddr[8]} {ddr_rw_inst/M_AXI_WR_awaddr[9]} {ddr_rw_inst/M_AXI_WR_awaddr[10]} {ddr_rw_inst/M_AXI_WR_awaddr[11]} {ddr_rw_inst/M_AXI_WR_awaddr[12]} {ddr_rw_inst/M_AXI_WR_awaddr[13]} {ddr_rw_inst/M_AXI_WR_awaddr[14]} {ddr_rw_inst/M_AXI_WR_awaddr[15]} {ddr_rw_inst/M_AXI_WR_awaddr[16]} {ddr_rw_inst/M_AXI_WR_awaddr[17]} {ddr_rw_inst/M_AXI_WR_awaddr[18]} {ddr_rw_inst/M_AXI_WR_awaddr[19]} {ddr_rw_inst/M_AXI_WR_awaddr[20]} {ddr_rw_inst/M_AXI_WR_awaddr[21]} {ddr_rw_inst/M_AXI_WR_awaddr[22]} {ddr_rw_inst/M_AXI_WR_awaddr[23]} {ddr_rw_inst/M_AXI_WR_awaddr[24]} {ddr_rw_inst/M_AXI_WR_awaddr[25]} {ddr_rw_inst/M_AXI_WR_awaddr[26]} {ddr_rw_inst/M_AXI_WR_awaddr[27]} {ddr_rw_inst/M_AXI_WR_awaddr[28]} {ddr_rw_inst/M_AXI_WR_awaddr[29]} {ddr_rw_inst/M_AXI_WR_awaddr[30]} {ddr_rw_inst/M_AXI_WR_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ddr_rw_inst/M_AXI_WR_wdata[0]} {ddr_rw_inst/M_AXI_WR_wdata[1]} {ddr_rw_inst/M_AXI_WR_wdata[2]} {ddr_rw_inst/M_AXI_WR_wdata[3]} {ddr_rw_inst/M_AXI_WR_wdata[4]} {ddr_rw_inst/M_AXI_WR_wdata[5]} {ddr_rw_inst/M_AXI_WR_wdata[6]} {ddr_rw_inst/M_AXI_WR_wdata[7]} {ddr_rw_inst/M_AXI_WR_wdata[8]} {ddr_rw_inst/M_AXI_WR_wdata[9]} {ddr_rw_inst/M_AXI_WR_wdata[10]} {ddr_rw_inst/M_AXI_WR_wdata[11]} {ddr_rw_inst/M_AXI_WR_wdata[12]} {ddr_rw_inst/M_AXI_WR_wdata[13]} {ddr_rw_inst/M_AXI_WR_wdata[14]} {ddr_rw_inst/M_AXI_WR_wdata[15]} {ddr_rw_inst/M_AXI_WR_wdata[16]} {ddr_rw_inst/M_AXI_WR_wdata[17]} {ddr_rw_inst/M_AXI_WR_wdata[18]} {ddr_rw_inst/M_AXI_WR_wdata[19]} {ddr_rw_inst/M_AXI_WR_wdata[20]} {ddr_rw_inst/M_AXI_WR_wdata[21]} {ddr_rw_inst/M_AXI_WR_wdata[22]} {ddr_rw_inst/M_AXI_WR_wdata[23]} {ddr_rw_inst/M_AXI_WR_wdata[24]} {ddr_rw_inst/M_AXI_WR_wdata[25]} {ddr_rw_inst/M_AXI_WR_wdata[26]} {ddr_rw_inst/M_AXI_WR_wdata[27]} {ddr_rw_inst/M_AXI_WR_wdata[28]} {ddr_rw_inst/M_AXI_WR_wdata[29]} {ddr_rw_inst/M_AXI_WR_wdata[30]} {ddr_rw_inst/M_AXI_WR_wdata[31]} {ddr_rw_inst/M_AXI_WR_wdata[32]} {ddr_rw_inst/M_AXI_WR_wdata[33]} {ddr_rw_inst/M_AXI_WR_wdata[34]} {ddr_rw_inst/M_AXI_WR_wdata[35]} {ddr_rw_inst/M_AXI_WR_wdata[36]} {ddr_rw_inst/M_AXI_WR_wdata[37]} {ddr_rw_inst/M_AXI_WR_wdata[38]} {ddr_rw_inst/M_AXI_WR_wdata[39]} {ddr_rw_inst/M_AXI_WR_wdata[40]} {ddr_rw_inst/M_AXI_WR_wdata[41]} {ddr_rw_inst/M_AXI_WR_wdata[42]} {ddr_rw_inst/M_AXI_WR_wdata[43]} {ddr_rw_inst/M_AXI_WR_wdata[44]} {ddr_rw_inst/M_AXI_WR_wdata[45]} {ddr_rw_inst/M_AXI_WR_wdata[46]} {ddr_rw_inst/M_AXI_WR_wdata[47]} {ddr_rw_inst/M_AXI_WR_wdata[48]} {ddr_rw_inst/M_AXI_WR_wdata[49]} {ddr_rw_inst/M_AXI_WR_wdata[50]} {ddr_rw_inst/M_AXI_WR_wdata[51]} {ddr_rw_inst/M_AXI_WR_wdata[52]} {ddr_rw_inst/M_AXI_WR_wdata[53]} {ddr_rw_inst/M_AXI_WR_wdata[54]} {ddr_rw_inst/M_AXI_WR_wdata[55]} {ddr_rw_inst/M_AXI_WR_wdata[56]} {ddr_rw_inst/M_AXI_WR_wdata[57]} {ddr_rw_inst/M_AXI_WR_wdata[58]} {ddr_rw_inst/M_AXI_WR_wdata[59]} {ddr_rw_inst/M_AXI_WR_wdata[60]} {ddr_rw_inst/M_AXI_WR_wdata[61]} {ddr_rw_inst/M_AXI_WR_wdata[62]} {ddr_rw_inst/M_AXI_WR_wdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list ddr_rw_inst/M_AXI_RD_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ddr_rw_inst/M_AXI_RD_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ddr_rw_inst/M_AXI_RD_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ddr_rw_inst/M_AXI_RD_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ddr_rw_inst/M_AXI_RD_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ddr_rw_inst/M_AXI_WR_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ddr_rw_inst/M_AXI_WR_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ddr_rw_inst/M_AXI_WR_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ddr_rw_inst/M_AXI_WR_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ddr_rw_inst/M_AXI_WR_wlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ddr_rw_inst/M_AXI_WR_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ddr_rw_inst/M_AXI_WR_wvalid ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list data_rd_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list read_enable ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list wr_en ]]
set_property -dict [list CONFIG.Input_Depth {2048} CONFIG.Output_Depth {4096} CONFIG.Data_Count_Width {11} CONFIG.Write_Data_Count_Width {11} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {2045} CONFIG.Full_Threshold_Negate_Value {2044}] [get_ips rd_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
catch { config_ip_cache -export [get_ips -all rd_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -no_script -sync -force -quiet
reset_run rd_fifo_synth_1
launch_runs -jobs 12 rd_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {4096} CONFIG.Output_Depth {2048} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {11} CONFIG.Full_Threshold_Assert_Value {4095} CONFIG.Full_Threshold_Negate_Value {4094}] [get_ips wr_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
catch { [ delete_ip_run [get_ips -all wr_fifo] ] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/uart_tx_4byte.v D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/uart_tx.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx_4byte [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/bit8_trans_bit32.v D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/uart_rx.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/top_uart.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_uart [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx_d]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx_d]]
place_ports uart_rx_d U5
place_ports uart_tx_d T6
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx_d]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx_d]]
place_ports uart_rx_d U5
save_constraints
place_ports uart_tx_d T6
set_property is_loc_fixed false [get_ports [list  uart_tx_d]]
set_property is_loc_fixed true [get_ports [list  uart_tx_d]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core [get_debug_cores {u_ila_1 }]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/top_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/DDR3_uart___/src/uart/top_uart_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_uart [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_top_uart.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_rx_inst}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/bit8_to_bit32_inst}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst/uart_tx_inst}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst/uart_tx_inst}} 
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/top_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top_uart/uut/uart_tx_4byte_inst/uart_tx_inst}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
relaunch_sim
relaunch_sim
close_sim
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/impl_1/top_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation
