// Seed: 3634869788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout tri id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout supply0 id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_20 = 1;
  logic id_22;
  ;
  assign (supply1, strong0) id_19 = id_9++;
endmodule
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output wand module_1,
    output wand id_4,
    output uwire id_5,
    output tri0 id_6,
    output supply1 id_7
    , id_15,
    output tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wand id_12,
    input uwire id_13
);
  parameter id_16 = -1'h0;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_15,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_15,
      id_16
  );
  assign id_3 = {~1 == id_16{1}};
endmodule
