#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b977fad1ca0 .scope module, "tb_axi_ram" "tb_axi_ram" 2 3;
 .timescale -9 -12;
P_0x5b977fad1ff0 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x5b977fad2030 .param/l "BURST_LENGTH" 0 2 10, +C4<00000000000000000000000000000100>;
P_0x5b977fad2070 .param/l "CLOCK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x5b977fad20b0 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x5b977fad20f0 .param/l "ID_WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x5b977fad2130 .param/l "STRB_WIDTH" 0 2 8, +C4<00000000000000000000000000000100>;
v0x5b977fb06280_0 .var "clk", 0 0;
v0x5b977fb06340_0 .var "rst", 0 0;
v0x5b977fb06410_0 .var "s_axi_araddr", 7 0;
v0x5b977fb06510_0 .var "s_axi_arburst", 1 0;
v0x5b977fb065e0_0 .var "s_axi_arcache", 3 0;
v0x5b977fb06680_0 .var "s_axi_arid", 7 0;
v0x5b977fb06750_0 .var "s_axi_arlen", 7 0;
v0x5b977fb06820_0 .var "s_axi_arlock", 0 0;
v0x5b977fb068f0_0 .var "s_axi_arprot", 2 0;
v0x5b977fb069c0_0 .net "s_axi_arready", 0 0, L_0x5b977fac9d30;  1 drivers
v0x5b977fb06a90_0 .var "s_axi_arsize", 2 0;
v0x5b977fb06b60_0 .var "s_axi_arvalid", 0 0;
v0x5b977fb06c30_0 .var "s_axi_awaddr", 7 0;
v0x5b977fb06d00_0 .var "s_axi_awburst", 1 0;
v0x5b977fb06dd0_0 .var "s_axi_awcache", 3 0;
v0x5b977fb06ea0_0 .var "s_axi_awid", 7 0;
v0x5b977fb06f70_0 .var "s_axi_awlen", 7 0;
v0x5b977fb07040_0 .var "s_axi_awlock", 0 0;
v0x5b977fb07110_0 .var "s_axi_awprot", 2 0;
v0x5b977fb071e0_0 .net "s_axi_awready", 0 0, L_0x5b977fa6d020;  1 drivers
v0x5b977fb072b0_0 .var "s_axi_awsize", 2 0;
v0x5b977fb07380_0 .var "s_axi_awvalid", 0 0;
v0x5b977fb07450_0 .net "s_axi_bid", 7 0, L_0x5b977fac9020;  1 drivers
v0x5b977fb07520_0 .var "s_axi_bready", 0 0;
L_0x75ac43db7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fb075f0_0 .net "s_axi_bresp", 1 0, L_0x75ac43db7138;  1 drivers
v0x5b977fb076c0_0 .net "s_axi_bvalid", 0 0, L_0x5b977fac9a20;  1 drivers
v0x5b977fb07790_0 .net "s_axi_rdata", 31 0, L_0x5b977facaac0;  1 drivers
v0x5b977fb07860_0 .net "s_axi_rid", 7 0, L_0x5b977faca4b0;  1 drivers
v0x5b977fb07930_0 .net "s_axi_rlast", 0 0, L_0x5b977fb09200;  1 drivers
v0x5b977fb07a00_0 .var "s_axi_rready", 0 0;
L_0x75ac43db7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fb07ad0_0 .net "s_axi_rresp", 1 0, L_0x75ac43db7180;  1 drivers
v0x5b977fb07ba0_0 .net "s_axi_rvalid", 0 0, L_0x5b977fb09310;  1 drivers
v0x5b977fb07c70_0 .var "s_axi_wdata", 31 0;
v0x5b977fb07d40_0 .var "s_axi_wlast", 0 0;
v0x5b977fb07e10_0 .net "s_axi_wready", 0 0, L_0x5b977fa7e340;  1 drivers
v0x5b977fb07ee0_0 .var "s_axi_wstrb", 3 0;
v0x5b977fb07fb0_0 .var "s_axi_wvalid", 0 0;
S_0x5b977facdf80 .scope task, "test_burst_write_and_read" "test_burst_write_and_read" 2 144, 2 144 0, S_0x5b977fad1ca0;
 .timescale -9 -12;
v0x5b977fa7e780_0 .var/i "i", 31 0;
E_0x5b977faa6060 .event posedge, v0x5b977fb00c40_0;
TD_tb_axi_ram.test_burst_write_and_read ;
    %wait E_0x5b977faa6060;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5b977fb06ea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06c30_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b977fb06f70_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b977fb072b0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb06d00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb07380_0, 0, 1;
    %wait E_0x5b977faa6060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fa7e780_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5b977fa7e780_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0x5b977faa6060;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5b977fa7e780_0;
    %add;
    %store/vec4 v0x5b977fb07c70_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b977fb07ee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb07fb0_0, 0, 1;
    %load/vec4 v0x5b977fa7e780_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x5b977fb07d40_0, 0, 1;
    %wait E_0x5b977faa6060;
    %load/vec4 v0x5b977fa7e780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b977fa7e780_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb07520_0, 0, 1;
    %wait E_0x5b977faa6060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07520_0, 0, 1;
    %wait E_0x5b977faa6060;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5b977fb06680_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06410_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b977fb06750_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b977fb06a90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb06510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb06b60_0, 0, 1;
    %wait E_0x5b977faa6060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb06b60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fa7e780_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5b977fa7e780_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.5, 5;
    %wait E_0x5b977faa6060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb07a00_0, 0, 1;
    %wait E_0x5b977faa6060;
    %load/vec4 v0x5b977fb07790_0;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5b977fa7e780_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 190 "$display", "Mismatch in data received: expected %h, got %h", v0x5b977fb07c70_0, v0x5b977fb07790_0 {0 0 0};
T_0.6 ;
    %load/vec4 v0x5b977fb07930_0;
    %load/vec4 v0x5b977fa7e780_0;
    %pushi/vec4 3, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 193 "$display", "Early rlast at index %d", v0x5b977fa7e780_0 {0 0 0};
T_0.8 ;
    %load/vec4 v0x5b977fa7e780_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b977fb07930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 196 "$display", "Missing rlast at the end of the burst" {0 0 0};
T_0.10 ;
    %load/vec4 v0x5b977fa7e780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b977fa7e780_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07a00_0, 0, 1;
    %end;
S_0x5b977faff610 .scope module, "uut" "axi_ram" 2 61, 3 34 0, S_0x5b977fad1ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axi_awid";
    .port_info 3 /INPUT 8 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awlock";
    .port_info 8 /INPUT 4 "s_axi_awcache";
    .port_info 9 /INPUT 3 "s_axi_awprot";
    .port_info 10 /INPUT 1 "s_axi_awvalid";
    .port_info 11 /OUTPUT 1 "s_axi_awready";
    .port_info 12 /INPUT 32 "s_axi_wdata";
    .port_info 13 /INPUT 4 "s_axi_wstrb";
    .port_info 14 /INPUT 1 "s_axi_wlast";
    .port_info 15 /INPUT 1 "s_axi_wvalid";
    .port_info 16 /OUTPUT 1 "s_axi_wready";
    .port_info 17 /OUTPUT 8 "s_axi_bid";
    .port_info 18 /OUTPUT 2 "s_axi_bresp";
    .port_info 19 /OUTPUT 1 "s_axi_bvalid";
    .port_info 20 /INPUT 1 "s_axi_bready";
    .port_info 21 /INPUT 8 "s_axi_arid";
    .port_info 22 /INPUT 8 "s_axi_araddr";
    .port_info 23 /INPUT 8 "s_axi_arlen";
    .port_info 24 /INPUT 3 "s_axi_arsize";
    .port_info 25 /INPUT 2 "s_axi_arburst";
    .port_info 26 /INPUT 1 "s_axi_arlock";
    .port_info 27 /INPUT 4 "s_axi_arcache";
    .port_info 28 /INPUT 3 "s_axi_arprot";
    .port_info 29 /INPUT 1 "s_axi_arvalid";
    .port_info 30 /OUTPUT 1 "s_axi_arready";
    .port_info 31 /OUTPUT 8 "s_axi_rid";
    .port_info 32 /OUTPUT 32 "s_axi_rdata";
    .port_info 33 /OUTPUT 2 "s_axi_rresp";
    .port_info 34 /OUTPUT 1 "s_axi_rlast";
    .port_info 35 /OUTPUT 1 "s_axi_rvalid";
    .port_info 36 /INPUT 1 "s_axi_rready";
P_0x5b977faff810 .param/l "ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000001000>;
P_0x5b977faff850 .param/l "DATA_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x5b977faff890 .param/l "ID_WIDTH" 0 3 43, +C4<00000000000000000000000000001000>;
P_0x5b977faff8d0 .param/l "PIPELINE_OUTPUT" 0 3 45, +C4<00000000000000000000000000000000>;
P_0x5b977faff910 .param/l "READ_STATE_BURST" 1 3 107, C4<1>;
P_0x5b977faff950 .param/l "READ_STATE_IDLE" 1 3 106, C4<0>;
P_0x5b977faff990 .param/l "STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000100>;
P_0x5b977faff9d0 .param/l "VALID_ADDR_WIDTH" 0 3 88, +C4<000000000000000000000000000000110>;
P_0x5b977faffa10 .param/l "WORD_SIZE" 0 3 90, +C4<00000000000000000000000000001000>;
P_0x5b977faffa50 .param/l "WORD_WIDTH" 0 3 89, +C4<00000000000000000000000000000100>;
P_0x5b977faffa90 .param/l "WRITE_STATE_BURST" 1 3 113, C4<01>;
P_0x5b977faffad0 .param/l "WRITE_STATE_IDLE" 1 3 112, C4<00>;
P_0x5b977faffb10 .param/l "WRITE_STATE_RESP" 1 3 114, C4<10>;
L_0x5b977fa6d020 .functor BUFZ 1, v0x5b977fb03250_0, C4<0>, C4<0>, C4<0>;
L_0x5b977fa7e340 .functor BUFZ 1, v0x5b977fb05020_0, C4<0>, C4<0>, C4<0>;
L_0x5b977fac9020 .functor BUFZ 8, v0x5b977fb03670_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b977fac9a20 .functor BUFZ 1, v0x5b977fb03e80_0, C4<0>, C4<0>, C4<0>;
L_0x5b977fac9d30 .functor BUFZ 1, v0x5b977fb02790_0, C4<0>, C4<0>, C4<0>;
L_0x5b977faca4b0 .functor BUFZ 8, v0x5b977fb04480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b977facaac0 .functor BUFZ 32, v0x5b977fb04100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b977fb09200 .functor BUFZ 1, v0x5b977fb047a0_0, C4<0>, C4<0>, C4<0>;
L_0x5b977fb09310 .functor BUFZ 1, v0x5b977fb04c40_0, C4<0>, C4<0>, C4<0>;
v0x5b977fac8810_0 .net *"_ivl_0", 7 0, L_0x5b977fb08150;  1 drivers
v0x5b977fac9200_0 .net *"_ivl_10", 5 0, L_0x5b977fb083b0;  1 drivers
L_0x75ac43db7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fac9b80_0 .net *"_ivl_12", 1 0, L_0x75ac43db7060;  1 drivers
v0x5b977fac9e90_0 .net *"_ivl_16", 7 0, L_0x5b977fb08810;  1 drivers
v0x5b977faca8f0_0 .net *"_ivl_18", 5 0, L_0x5b977fb08740;  1 drivers
v0x5b977facac60_0 .net *"_ivl_2", 5 0, L_0x5b977fb08080;  1 drivers
L_0x75ac43db70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fb00700_0 .net *"_ivl_20", 1 0, L_0x75ac43db70a8;  1 drivers
v0x5b977fb007e0_0 .net *"_ivl_24", 7 0, L_0x5b977fb08bf0;  1 drivers
v0x5b977fb008c0_0 .net *"_ivl_26", 5 0, L_0x5b977fb08ac0;  1 drivers
L_0x75ac43db70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fb009a0_0 .net *"_ivl_28", 1 0, L_0x75ac43db70f0;  1 drivers
L_0x75ac43db7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b977fb00a80_0 .net *"_ivl_4", 1 0, L_0x75ac43db7018;  1 drivers
v0x5b977fb00b60_0 .net *"_ivl_8", 7 0, L_0x5b977fb084d0;  1 drivers
v0x5b977fb00c40_0 .net "clk", 0 0, v0x5b977fb06280_0;  1 drivers
v0x5b977fb00d00_0 .var/i "i", 31 0;
v0x5b977fb00de0_0 .var/i "j", 31 0;
v0x5b977fb00ec0 .array "mem", 0 63, 31 0;
v0x5b977fb00f80_0 .var "mem_rd_en", 0 0;
v0x5b977fb01040_0 .var "mem_wr_en", 0 0;
v0x5b977fb01100_0 .var "read_addr_next", 7 0;
v0x5b977fb011e0_0 .var "read_addr_reg", 7 0;
v0x5b977fb012c0_0 .net "read_addr_valid", 5 0, L_0x5b977fb089d0;  1 drivers
v0x5b977fb013a0_0 .var "read_burst_next", 1 0;
v0x5b977fb01480_0 .var "read_burst_reg", 1 0;
v0x5b977fb01560_0 .var "read_count_next", 7 0;
v0x5b977fb01640_0 .var "read_count_reg", 7 0;
v0x5b977fb01720_0 .var "read_id_next", 7 0;
v0x5b977fb01800_0 .var "read_id_reg", 7 0;
v0x5b977fb018e0_0 .var "read_size_next", 2 0;
v0x5b977fb019c0_0 .var "read_size_reg", 2 0;
v0x5b977fb01aa0_0 .var "read_state_next", 0 0;
v0x5b977fb01b80_0 .var "read_state_reg", 0 0;
v0x5b977fb01c60_0 .net "rst", 0 0, v0x5b977fb06340_0;  1 drivers
v0x5b977fb01d20_0 .net "s_axi_araddr", 7 0, v0x5b977fb06410_0;  1 drivers
v0x5b977fb02010_0 .net "s_axi_araddr_valid", 5 0, L_0x5b977fb08610;  1 drivers
v0x5b977fb020f0_0 .net "s_axi_arburst", 1 0, v0x5b977fb06510_0;  1 drivers
v0x5b977fb021d0_0 .net "s_axi_arcache", 3 0, v0x5b977fb065e0_0;  1 drivers
v0x5b977fb022b0_0 .net "s_axi_arid", 7 0, v0x5b977fb06680_0;  1 drivers
v0x5b977fb02390_0 .net "s_axi_arlen", 7 0, v0x5b977fb06750_0;  1 drivers
v0x5b977fb02470_0 .net "s_axi_arlock", 0 0, v0x5b977fb06820_0;  1 drivers
v0x5b977fb02530_0 .net "s_axi_arprot", 2 0, v0x5b977fb068f0_0;  1 drivers
v0x5b977fb02610_0 .net "s_axi_arready", 0 0, L_0x5b977fac9d30;  alias, 1 drivers
v0x5b977fb026d0_0 .var "s_axi_arready_next", 0 0;
v0x5b977fb02790_0 .var "s_axi_arready_reg", 0 0;
v0x5b977fb02850_0 .net "s_axi_arsize", 2 0, v0x5b977fb06a90_0;  1 drivers
v0x5b977fb02930_0 .net "s_axi_arvalid", 0 0, v0x5b977fb06b60_0;  1 drivers
v0x5b977fb029f0_0 .net "s_axi_awaddr", 7 0, v0x5b977fb06c30_0;  1 drivers
v0x5b977fb02ad0_0 .net "s_axi_awaddr_valid", 5 0, L_0x5b977fb082c0;  1 drivers
v0x5b977fb02bb0_0 .net "s_axi_awburst", 1 0, v0x5b977fb06d00_0;  1 drivers
v0x5b977fb02c90_0 .net "s_axi_awcache", 3 0, v0x5b977fb06dd0_0;  1 drivers
v0x5b977fb02d70_0 .net "s_axi_awid", 7 0, v0x5b977fb06ea0_0;  1 drivers
v0x5b977fb02e50_0 .net "s_axi_awlen", 7 0, v0x5b977fb06f70_0;  1 drivers
v0x5b977fb02f30_0 .net "s_axi_awlock", 0 0, v0x5b977fb07040_0;  1 drivers
v0x5b977fb02ff0_0 .net "s_axi_awprot", 2 0, v0x5b977fb07110_0;  1 drivers
v0x5b977fb030d0_0 .net "s_axi_awready", 0 0, L_0x5b977fa6d020;  alias, 1 drivers
v0x5b977fb03190_0 .var "s_axi_awready_next", 0 0;
v0x5b977fb03250_0 .var "s_axi_awready_reg", 0 0;
v0x5b977fb03310_0 .net "s_axi_awsize", 2 0, v0x5b977fb072b0_0;  1 drivers
v0x5b977fb033f0_0 .net "s_axi_awvalid", 0 0, v0x5b977fb07380_0;  1 drivers
v0x5b977fb034b0_0 .net "s_axi_bid", 7 0, L_0x5b977fac9020;  alias, 1 drivers
v0x5b977fb03590_0 .var "s_axi_bid_next", 7 0;
v0x5b977fb03670_0 .var "s_axi_bid_reg", 7 0;
v0x5b977fb03750_0 .net "s_axi_bready", 0 0, v0x5b977fb07520_0;  1 drivers
v0x5b977fb03810_0 .net "s_axi_bresp", 1 0, L_0x75ac43db7138;  alias, 1 drivers
v0x5b977fb038f0_0 .net "s_axi_bvalid", 0 0, L_0x5b977fac9a20;  alias, 1 drivers
v0x5b977fb039b0_0 .var "s_axi_bvalid_next", 0 0;
v0x5b977fb03e80_0 .var "s_axi_bvalid_reg", 0 0;
v0x5b977fb03f40_0 .net "s_axi_rdata", 31 0, L_0x5b977facaac0;  alias, 1 drivers
v0x5b977fb04020_0 .var "s_axi_rdata_pipe_reg", 31 0;
v0x5b977fb04100_0 .var "s_axi_rdata_reg", 31 0;
v0x5b977fb041e0_0 .net "s_axi_rid", 7 0, L_0x5b977faca4b0;  alias, 1 drivers
v0x5b977fb042c0_0 .var "s_axi_rid_next", 7 0;
v0x5b977fb043a0_0 .var "s_axi_rid_pipe_reg", 7 0;
v0x5b977fb04480_0 .var "s_axi_rid_reg", 7 0;
v0x5b977fb04560_0 .net "s_axi_rlast", 0 0, L_0x5b977fb09200;  alias, 1 drivers
v0x5b977fb04620_0 .var "s_axi_rlast_next", 0 0;
v0x5b977fb046e0_0 .var "s_axi_rlast_pipe_reg", 0 0;
v0x5b977fb047a0_0 .var "s_axi_rlast_reg", 0 0;
v0x5b977fb04860_0 .net "s_axi_rready", 0 0, v0x5b977fb07a00_0;  1 drivers
v0x5b977fb04920_0 .net "s_axi_rresp", 1 0, L_0x75ac43db7180;  alias, 1 drivers
v0x5b977fb04a00_0 .net "s_axi_rvalid", 0 0, L_0x5b977fb09310;  alias, 1 drivers
v0x5b977fb04ac0_0 .var "s_axi_rvalid_next", 0 0;
v0x5b977fb04b80_0 .var "s_axi_rvalid_pipe_reg", 0 0;
v0x5b977fb04c40_0 .var "s_axi_rvalid_reg", 0 0;
v0x5b977fb04d00_0 .net "s_axi_wdata", 31 0, v0x5b977fb07c70_0;  1 drivers
v0x5b977fb04de0_0 .net "s_axi_wlast", 0 0, v0x5b977fb07d40_0;  1 drivers
v0x5b977fb04ea0_0 .net "s_axi_wready", 0 0, L_0x5b977fa7e340;  alias, 1 drivers
v0x5b977fb04f60_0 .var "s_axi_wready_next", 0 0;
v0x5b977fb05020_0 .var "s_axi_wready_reg", 0 0;
v0x5b977fb050e0_0 .net "s_axi_wstrb", 3 0, v0x5b977fb07ee0_0;  1 drivers
v0x5b977fb051c0_0 .net "s_axi_wvalid", 0 0, v0x5b977fb07fb0_0;  1 drivers
v0x5b977fb05280_0 .var "write_addr_next", 7 0;
v0x5b977fb05360_0 .var "write_addr_reg", 7 0;
v0x5b977fb05440_0 .net "write_addr_valid", 5 0, L_0x5b977fb08d10;  1 drivers
v0x5b977fb05520_0 .var "write_burst_next", 1 0;
v0x5b977fb05600_0 .var "write_burst_reg", 1 0;
v0x5b977fb056e0_0 .var "write_count_next", 7 0;
v0x5b977fb057c0_0 .var "write_count_reg", 7 0;
v0x5b977fb058a0_0 .var "write_id_next", 7 0;
v0x5b977fb05980_0 .var "write_id_reg", 7 0;
v0x5b977fb05a60_0 .var "write_size_next", 2 0;
v0x5b977fb05b40_0 .var "write_size_reg", 2 0;
v0x5b977fb05c20_0 .var "write_state_next", 1 0;
v0x5b977fb05d00_0 .var "write_state_reg", 1 0;
E_0x5b977faa5dd0/0 .event edge, v0x5b977fb04480_0, v0x5b977fb047a0_0, v0x5b977fb04c40_0, v0x5b977fb04860_0;
E_0x5b977faa5dd0/1 .event edge, v0x5b977fb04b80_0, v0x5b977fb01800_0, v0x5b977fb011e0_0, v0x5b977fb01640_0;
E_0x5b977faa5dd0/2 .event edge, v0x5b977fb019c0_0, v0x5b977fb01480_0, v0x5b977fb01b80_0, v0x5b977fb02610_0;
E_0x5b977faa5dd0/3 .event edge, v0x5b977fb02930_0, v0x5b977fb022b0_0, v0x5b977fb01d20_0, v0x5b977fb02390_0;
E_0x5b977faa5dd0/4 .event edge, v0x5b977fb02850_0, v0x5b977fb020f0_0;
E_0x5b977faa5dd0 .event/or E_0x5b977faa5dd0/0, E_0x5b977faa5dd0/1, E_0x5b977faa5dd0/2, E_0x5b977faa5dd0/3, E_0x5b977faa5dd0/4;
E_0x5b977faa17d0/0 .event edge, v0x5b977fb05980_0, v0x5b977fb05360_0, v0x5b977fb057c0_0, v0x5b977fb05b40_0;
E_0x5b977faa17d0/1 .event edge, v0x5b977fb05600_0, v0x5b977fb03670_0, v0x5b977fb03e80_0, v0x5b977fb03750_0;
E_0x5b977faa17d0/2 .event edge, v0x5b977fb05d00_0, v0x5b977fb030d0_0, v0x5b977fb033f0_0, v0x5b977fb02d70_0;
E_0x5b977faa17d0/3 .event edge, v0x5b977fb029f0_0, v0x5b977fb02e50_0, v0x5b977fb03310_0, v0x5b977fb02bb0_0;
E_0x5b977faa17d0/4 .event edge, v0x5b977fb04ea0_0, v0x5b977fb051c0_0, v0x5b977fb038f0_0;
E_0x5b977faa17d0 .event/or E_0x5b977faa17d0/0, E_0x5b977faa17d0/1, E_0x5b977faa17d0/2, E_0x5b977faa17d0/3, E_0x5b977faa17d0/4;
L_0x5b977fb08080 .part v0x5b977fb06c30_0, 2, 6;
L_0x5b977fb08150 .concat [ 6 2 0 0], L_0x5b977fb08080, L_0x75ac43db7018;
L_0x5b977fb082c0 .part L_0x5b977fb08150, 0, 6;
L_0x5b977fb083b0 .part v0x5b977fb06410_0, 2, 6;
L_0x5b977fb084d0 .concat [ 6 2 0 0], L_0x5b977fb083b0, L_0x75ac43db7060;
L_0x5b977fb08610 .part L_0x5b977fb084d0, 0, 6;
L_0x5b977fb08740 .part v0x5b977fb011e0_0, 2, 6;
L_0x5b977fb08810 .concat [ 6 2 0 0], L_0x5b977fb08740, L_0x75ac43db70a8;
L_0x5b977fb089d0 .part L_0x5b977fb08810, 0, 6;
L_0x5b977fb08ac0 .part v0x5b977fb05360_0, 2, 6;
L_0x5b977fb08bf0 .concat [ 6 2 0 0], L_0x5b977fb08ac0, L_0x75ac43db70f0;
L_0x5b977fb08d10 .part L_0x5b977fb08bf0, 0, 6;
    .scope S_0x5b977faff610;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb01b80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05d00_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb01800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb011e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb01640_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b977fb019c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb01480_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb05980_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb05360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb057c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b977fb05b40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb03250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb05020_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb03670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb03e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb02790_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb04480_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fb04100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb04c40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb043a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fb04020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb046e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb04b80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5b977faff610;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0x5b977faff610;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fb00d00_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5b977fb00d00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5b977fb00d00_0;
    %store/vec4 v0x5b977fb00de0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5b977fb00de0_0;
    %load/vec4 v0x5b977fb00d00_0;
    %addi 8, 0, 32;
    %cmp/s;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b977fb00de0_0;
    %store/vec4a v0x5b977fb00ec0, 4, 0;
    %load/vec4 v0x5b977fb00de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b977fb00de0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0x5b977fb00d00_0;
    %addi 8, 0, 32;
    %store/vec4 v0x5b977fb00d00_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5b977faff610;
T_4 ;
    %wait E_0x5b977faa17d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb01040_0, 0, 1;
    %load/vec4 v0x5b977fb05980_0;
    %store/vec4 v0x5b977fb058a0_0, 0, 8;
    %load/vec4 v0x5b977fb05360_0;
    %store/vec4 v0x5b977fb05280_0, 0, 8;
    %load/vec4 v0x5b977fb057c0_0;
    %store/vec4 v0x5b977fb056e0_0, 0, 8;
    %load/vec4 v0x5b977fb05b40_0;
    %store/vec4 v0x5b977fb05a60_0, 0, 3;
    %load/vec4 v0x5b977fb05600_0;
    %store/vec4 v0x5b977fb05520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb03190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb04f60_0, 0, 1;
    %load/vec4 v0x5b977fb03670_0;
    %store/vec4 v0x5b977fb03590_0, 0, 8;
    %load/vec4 v0x5b977fb03e80_0;
    %load/vec4 v0x5b977fb03750_0;
    %nor/r;
    %and;
    %store/vec4 v0x5b977fb039b0_0, 0, 1;
    %load/vec4 v0x5b977fb05d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb03190_0, 0, 1;
    %load/vec4 v0x5b977fb030d0_0;
    %load/vec4 v0x5b977fb033f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5b977fb02d70_0;
    %store/vec4 v0x5b977fb058a0_0, 0, 8;
    %load/vec4 v0x5b977fb029f0_0;
    %store/vec4 v0x5b977fb05280_0, 0, 8;
    %load/vec4 v0x5b977fb02e50_0;
    %store/vec4 v0x5b977fb056e0_0, 0, 8;
    %load/vec4 v0x5b977fb03310_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x5b977fb03310_0;
    %pad/u 32;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %pad/u 3;
    %store/vec4 v0x5b977fb05a60_0, 0, 3;
    %load/vec4 v0x5b977fb02bb0_0;
    %store/vec4 v0x5b977fb05520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb03190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb04f60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb04f60_0, 0, 1;
    %load/vec4 v0x5b977fb04ea0_0;
    %load/vec4 v0x5b977fb051c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb01040_0, 0, 1;
    %load/vec4 v0x5b977fb05600_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5b977fb05360_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x5b977fb05b40_0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b977fb05280_0, 0, 8;
T_4.10 ;
    %load/vec4 v0x5b977fb057c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5b977fb056e0_0, 0, 8;
    %load/vec4 v0x5b977fb057c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb04f60_0, 0, 1;
    %load/vec4 v0x5b977fb03750_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b977fb038f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.14, 9;
    %load/vec4 v0x5b977fb05980_0;
    %store/vec4 v0x5b977fb03590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb039b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb03190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
T_4.15 ;
T_4.13 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
T_4.9 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5b977fb03750_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b977fb038f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.16, 9;
    %load/vec4 v0x5b977fb05980_0;
    %store/vec4 v0x5b977fb03590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb039b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb03190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b977fb05c20_0, 0, 2;
T_4.17 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b977faff610;
T_5 ;
    %wait E_0x5b977faa6060;
    %load/vec4 v0x5b977fb05c20_0;
    %assign/vec4 v0x5b977fb05d00_0, 0;
    %load/vec4 v0x5b977fb058a0_0;
    %assign/vec4 v0x5b977fb05980_0, 0;
    %load/vec4 v0x5b977fb05280_0;
    %assign/vec4 v0x5b977fb05360_0, 0;
    %load/vec4 v0x5b977fb056e0_0;
    %assign/vec4 v0x5b977fb057c0_0, 0;
    %load/vec4 v0x5b977fb05a60_0;
    %assign/vec4 v0x5b977fb05b40_0, 0;
    %load/vec4 v0x5b977fb05520_0;
    %assign/vec4 v0x5b977fb05600_0, 0;
    %load/vec4 v0x5b977fb03190_0;
    %assign/vec4 v0x5b977fb03250_0, 0;
    %load/vec4 v0x5b977fb04f60_0;
    %assign/vec4 v0x5b977fb05020_0, 0;
    %load/vec4 v0x5b977fb03590_0;
    %assign/vec4 v0x5b977fb03670_0, 0;
    %load/vec4 v0x5b977fb039b0_0;
    %assign/vec4 v0x5b977fb03e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fb00d00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5b977fb00d00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5b977fb01040_0;
    %load/vec4 v0x5b977fb050e0_0;
    %load/vec4 v0x5b977fb00d00_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5b977fb04d00_0;
    %load/vec4 v0x5b977fb00d00_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x5b977fb05440_0;
    %pad/u 8;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b977fb00d00_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5b977fb00ec0, 5, 6;
T_5.2 ;
    %load/vec4 v0x5b977fb00d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b977fb00d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x5b977fb01c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b977fb05d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb03250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb05020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb03e80_0, 0;
T_5.4 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b977faff610;
T_6 ;
    %wait E_0x5b977faa5dd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb00f80_0, 0, 1;
    %load/vec4 v0x5b977fb04480_0;
    %store/vec4 v0x5b977fb042c0_0, 0, 8;
    %load/vec4 v0x5b977fb047a0_0;
    %store/vec4 v0x5b977fb04620_0, 0, 1;
    %load/vec4 v0x5b977fb04c40_0;
    %load/vec4 v0x5b977fb04860_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b977fb04b80_0;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %and;
    %store/vec4 v0x5b977fb04ac0_0, 0, 1;
    %load/vec4 v0x5b977fb01800_0;
    %store/vec4 v0x5b977fb01720_0, 0, 8;
    %load/vec4 v0x5b977fb011e0_0;
    %store/vec4 v0x5b977fb01100_0, 0, 8;
    %load/vec4 v0x5b977fb01640_0;
    %store/vec4 v0x5b977fb01560_0, 0, 8;
    %load/vec4 v0x5b977fb019c0_0;
    %store/vec4 v0x5b977fb018e0_0, 0, 3;
    %load/vec4 v0x5b977fb01480_0;
    %store/vec4 v0x5b977fb013a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb026d0_0, 0, 1;
    %load/vec4 v0x5b977fb01b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb026d0_0, 0, 1;
    %load/vec4 v0x5b977fb02610_0;
    %load/vec4 v0x5b977fb02930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x5b977fb022b0_0;
    %store/vec4 v0x5b977fb01720_0, 0, 8;
    %load/vec4 v0x5b977fb01d20_0;
    %store/vec4 v0x5b977fb01100_0, 0, 8;
    %load/vec4 v0x5b977fb02390_0;
    %store/vec4 v0x5b977fb01560_0, 0, 8;
    %load/vec4 v0x5b977fb02850_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_6.5, 8;
    %load/vec4 v0x5b977fb02850_0;
    %pad/u 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/u 3;
    %store/vec4 v0x5b977fb018e0_0, 0, 3;
    %load/vec4 v0x5b977fb020f0_0;
    %store/vec4 v0x5b977fb013a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb026d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
T_6.4 ;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x5b977fb04860_0;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b977fb04b80_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5b977fb04c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb00f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb04ac0_0, 0, 1;
    %load/vec4 v0x5b977fb01800_0;
    %store/vec4 v0x5b977fb042c0_0, 0, 8;
    %load/vec4 v0x5b977fb01640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5b977fb04620_0, 0, 1;
    %load/vec4 v0x5b977fb01480_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x5b977fb011e0_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x5b977fb019c0_0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b977fb01100_0, 0, 8;
T_6.9 ;
    %load/vec4 v0x5b977fb01640_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5b977fb01560_0, 0, 8;
    %load/vec4 v0x5b977fb01640_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb026d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
T_6.12 ;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb01aa0_0, 0, 1;
T_6.8 ;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5b977faff610;
T_7 ;
    %wait E_0x5b977faa6060;
    %load/vec4 v0x5b977fb01aa0_0;
    %assign/vec4 v0x5b977fb01b80_0, 0;
    %load/vec4 v0x5b977fb01720_0;
    %assign/vec4 v0x5b977fb01800_0, 0;
    %load/vec4 v0x5b977fb01100_0;
    %assign/vec4 v0x5b977fb011e0_0, 0;
    %load/vec4 v0x5b977fb01560_0;
    %assign/vec4 v0x5b977fb01640_0, 0;
    %load/vec4 v0x5b977fb018e0_0;
    %assign/vec4 v0x5b977fb019c0_0, 0;
    %load/vec4 v0x5b977fb013a0_0;
    %assign/vec4 v0x5b977fb01480_0, 0;
    %load/vec4 v0x5b977fb026d0_0;
    %assign/vec4 v0x5b977fb02790_0, 0;
    %load/vec4 v0x5b977fb042c0_0;
    %assign/vec4 v0x5b977fb04480_0, 0;
    %load/vec4 v0x5b977fb04620_0;
    %assign/vec4 v0x5b977fb047a0_0, 0;
    %load/vec4 v0x5b977fb04ac0_0;
    %assign/vec4 v0x5b977fb04c40_0, 0;
    %load/vec4 v0x5b977fb00f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b977fb012c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5b977fb00ec0, 4;
    %assign/vec4 v0x5b977fb04100_0, 0;
T_7.0 ;
    %load/vec4 v0x5b977fb04b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5b977fb04860_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %load/vec4 v0x5b977fb04480_0;
    %assign/vec4 v0x5b977fb043a0_0, 0;
    %load/vec4 v0x5b977fb04100_0;
    %assign/vec4 v0x5b977fb04020_0, 0;
    %load/vec4 v0x5b977fb047a0_0;
    %assign/vec4 v0x5b977fb046e0_0, 0;
    %load/vec4 v0x5b977fb04c40_0;
    %assign/vec4 v0x5b977fb04b80_0, 0;
T_7.2 ;
    %load/vec4 v0x5b977fb01c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb01b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb02790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb04c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b977fb04b80_0, 0;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b977fad1ca0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb06280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b977fb06340_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5b977fad1ca0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x5b977fb06280_0;
    %inv;
    %store/vec4 v0x5b977fb06280_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5b977fad1ca0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06ea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06c30_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b977fb06f70_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b977fb072b0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb06d00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b977fb06dd0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b977fb07110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b977fb07c70_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b977fb07ee0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07520_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06680_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b977fb06410_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b977fb06750_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b977fb06a90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b977fb06510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb06820_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b977fb065e0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b977fb068f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb06b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb07a00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b977fb06340_0, 0, 1;
    %fork TD_tb_axi_ram.test_burst_write_and_read, S_0x5b977facdf80;
    %join;
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5b977fad1ca0;
T_11 ;
    %vpi_call 2 204 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5b977faff610 {0 0 0};
    %vpi_call 2 205 "$dumpfile", "axi_pim.vcd" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_axi_ram.v";
    "../../rtl/axi_ram.v";
