<p>Complete the timing diagram for this circuit, showing propagation delays for all flip-flops (delay times much less than the width of a clock pulse), assuming all <span class="math"><em>Q</em></span> outputs begin in the low state:</p>
<p><br /><span class="math">$\epsfbox{02988x01.eps}$</span><br /></p>
<p><br /><span class="math">$\epsfbox{02988x02.eps}$</span><br /></p>
<p><br /><span class="math">$\epsfbox{02988x03.eps}$</span><br /></p>
<p>This question reviews the principles of D-type flip-flops, timing diagrams, and serves as an introduction to shift registers.</p>
