<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Ali Yazdanpanah — HPC • AI • Quantum‑curious</title>
  <meta name="description" content="Personal site of Ali Yazdanpanah — HPC, GPU optimization, reproducibility, scientific ML, and quantum‑curious." />
  <link rel="stylesheet" href="./style.css" />
</head>
<body>
  <header>
    <div class="container nav">
      <div class="brand"><span class="badge">A</span> <span>Ali Yazdanpanah</span></div>
      <nav class="navlinks">
        <a href="#about">About</a>
        <a href="#research">Research</a>
        <a href="#education">Education</a>
        <a href="#experience">Experience</a>
        <a href="#skills">Skills</a>
        <a href="#publications">Publications</a>
        <a href="#projects">Projects</a>
        <a href="#coursework">Coursework</a>
        <a href="#contact">Contact</a>
      </nav>
      <div class="actions">
        <a class="btn secondary" href="https://github.com/Ali-Yazdanpanah" target="_blank" rel="noreferrer">GitHub</a>
        <a class="btn secondary" href="https://linkedin.com/in/ali-yazdanpanah-5a7b10146" target="_blank" rel="noreferrer">LinkedIn</a>
      </div>
    </div>
  </header>

  <main class="container">
    <section id="about" class="hero" aria-labelledby="about-title">
      <h1 id="about-title">About</h1>
      <p class="subtitle">Performance‑minded engineer and researcher working on GPU kernels, heterogeneous systems, and reproducible experimentation. I’m fascinated by integrating scientific ML into computational workflows and exploring hybrid quantum–classical ideas at the frontier of high‑performance computing.</p>
      <p>My work spans profiling-driven optimization, multi-GPU scheduling, and dependable infrastructure for large-scale experimentation, pairing deep systems knowledge with curiosity for emerging computing paradigms.</p>
      <div class="hero-actions">
        <a class="btn" href="mailto:yazdanpanah.aly@gmail.com">Email</a>
      </div>
    </section>

    <section id="research" aria-labelledby="research-title">
      <div class="sec-head"><h2 id="research-title">Research Interests</h2></div>
      <div class="card">
        <ul class="list">
          <li>High‑Performance Computing (HPC), heterogeneous scheduling & resource management</li>
          <li>GPU kernels, accelerator programming, and kernel‑level optimization</li>
          <li>Distributed & cloud/fog systems; reproducible workflows and experimentation</li>
          <li>Scientific ML, ML‑guided scheduling, program analysis</li>
          <li>Hardware/RTL, reliability (DFT, TMR), embedded systems</li>
          <li>Quantum‑curious: hybrid quantum–classical workflows</li>
        </ul>
      </div>
    </section>

    <section id="education" aria-labelledby="education-title">
      <div class="sec-head"><h2 id="education-title">Education</h2></div>
      <div class="grid cols-2">
        <div class="card">
          <h3>M.Sc., Computer Systems Architecture</h3>
          <div class="muted">Shiraz University · 2019–2023</div>
          <p>Profiling-guided multi-GPU scheduler with ML-based classification (~18% runtime reduction); focused on reproducibility, performance tuning, and heterogeneous resource efficiency.</p>
        </div>
        <div class="card">
          <h3>B.Sc., Computer Hardware Engineering</h3>
          <div class="muted">Shiraz University · 2014–2019</div>
          <p>FPGA implementation of leaky integrate-and-fire neurons in Verilog; explored hardware acceleration, reliability techniques, and digital system design practices.</p>
        </div>
      </div>
    </section>

    <section id="experience" aria-labelledby="exp-title">
      <div class="sec-head"><h2 id="exp-title">Experience</h2></div>
      <div class="experience-groups">
        <div>
          <h3 class="section-subtitle">Industry</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>Senior DevOps / Infrastructure Engineer</h3>
              <div class="muted">Vox Solutions · Aug 2022 – Present · Remote</div>
              <p>Designed GitOps‑based CI/CD (ArgoCD, Helm), improved observability (Prometheus, Grafana), automation (Ansible), and reliability across multi‑tenant environments.</p>
            </div>
            <div class="card">
              <h3>DevOps → Senior DevOps Engineer</h3>
              <div class="muted">Barsaweb Co. · Jan 2020 – Aug 2022 · Remote</div>
              <p>Shipped containerized high‑availability deployments; automated build/test/release; reduced operational risk via configuration‑as‑code and reproducible environments.</p>
            </div>
          </div>
        </div>
        <div>
          <h3 class="section-subtitle">Academic</h3>
          <div class="grid">
            <div class="card">
              <h3>Research Assistant</h3>
              <div class="muted">Parallel & Cloud Computing Lab · Sep 2019 – Sep 2023 · Shiraz University</div>
              <div class="tags"><span class="tag grad">Grad</span></div>
              <p>Scheduling & utilization of heterogeneous systems; benchmarking and reproducible experiments; mentored junior students; teaching assistance in CUDA, C, and Python courses.</p>
            </div>
            <div class="card">
              <h3>Teaching Assistant · Parallel Computing (CUDA)</h3>
              <div class="muted">Shiraz University · Shiraz, Iran · 2021</div>
              <div class="tags"><span class="tag grad">Grad</span></div>
              <ul class="list">
                <li>Designed GPU programming assignments and projects with a focus on scheduling and performance analysis.</li>
                <li>Led CUDA lab sessions covering kernels, memory hierarchy, and profiling workflows.</li>
              </ul>
            </div>
            <div class="card">
              <h3>Teaching Assistant · Principles of Programming (C)</h3>
              <div class="muted">Shiraz University · Shiraz, Iran · 2017</div>
              <div class="tags"><span class="tag undergrad">Undergrad</span></div>
              <ul class="list">
                <li>Supported weekly discussion sections for 60+ undergraduates; reinforced core C programming concepts.</li>
                <li>Assisted with grading, feedback, and troubleshooting during office hours.</li>
              </ul>
            </div>
            <div class="card">
              <h3>Teaching Assistant · Fundamentals of Programming (Python)</h3>
              <div class="muted">Shiraz University · Shiraz, Iran · 2018</div>
              <div class="tags"><span class="tag undergrad">Undergrad</span></div>
              <ul class="list">
                <li>Developed problem sets and the term project emphasizing scripting patterns and debugging practice.</li>
                <li>Ran recitations on Python tooling, testing, and workflow automation.</li>
              </ul>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="skills" aria-labelledby="skills-title">
      <div class="sec-head"><h2 id="skills-title">Skills</h2></div>
      <div class="grid cols-3">
        <div class="card"><h3>Programming</h3><div class="tags"><span class="tag">C</span><span class="tag">C++</span><span class="tag">Python</span><span class="tag">CUDA</span><span class="tag">Java</span><span class="tag">Go</span><span class="tag">x86‑64 ASM</span></div></div>
        <div class="card"><h3>Parallel & HPC</h3><div class="tags"><span class="tag">CUDA</span><span class="tag">MPI</span><span class="tag">OpenMP</span><span class="tag">Nsight</span><span class="tag">CUPTI</span><span class="tag">nvprof</span></div></div>
        <div class="card"><h3>Reproducibility & Cloud</h3><div class="tags"><span class="tag">Docker</span><span class="tag">Kubernetes</span><span class="tag">Git/GitLab CI</span><span class="tag">Argo/Argo Workflows</span><span class="tag">Ansible</span><span class="tag">Terraform</span></div></div>
        <div class="card"><h3>Hardware & RTL</h3><div class="tags"><span class="tag">Verilog/FPGA</span><span class="tag">DFT/TMR</span><span class="tag">VLSI</span><span class="tag">Embedded</span></div></div>
        <div class="card"><h3>Networking & Systems</h3><div class="tags"><span class="tag">Linux</span><span class="tag">Nginx/HAProxy/Traefik</span><span class="tag">Kafka/RabbitMQ</span><span class="tag">Tracing & Metrics</span></div></div>
        <div class="card"><h3>AI / ML</h3><div class="tags"><span class="tag">PyTorch</span><span class="tag">TensorFlow</span><span class="tag">Scientific ML</span><span class="tag">Workload classification</span></div></div>
      </div>
    </section>

    <section id="publications" aria-labelledby="pub-title">
      <div class="sec-head"><h2 id="pub-title">Publications</h2></div>
      <div class="grid cols-2">
        <div class="card">
          <h3>A Two‑tier Multi‑objective Service Placement in Container‑based Fog Computing Platforms</h3>
          <p class="pub-venue muted">Cluster Computing (Springer), 27(4): 4491–4514 (2023)</p>
          <p class="muted">Javad Dogani, Ali Yazdanpanah, Amirhossein Zare, Farshad Khunjush</p>
          <p><a href="https://doi.org/10.1007/s10586-023-04183-8" target="_blank" rel="noreferrer">View DOI</a></p>
        </div>
      </div>
    </section>

    <section id="projects" aria-labelledby="projects-title">
      <div class="sec-head"><h2 id="projects-title">Selected Projects</h2></div>
      <div class="project-groups">
        <div>
          <h3 class="section-subtitle">Parallel & GPU Computing</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>Profiling-guided Multi-GPU Scheduler</h3>
              <p>Container-native scheduler that balanced heterogeneous workloads across multi-GPU clusters, achieving ~18% runtime reduction via workload classification, concurrency control, and roofline-guided tuning.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">CUDA</span><span class="tag">C++</span><span class="tag">Nsight</span><span class="tag">Docker</span><span class="tag">Argo</span></div>
            </div>
            <div class="card">
              <h3>CUDA Kernels & Dynamic Graph Traversal</h3>
              <p>Optimized CNN kernels and graph traversal pipelines with memory coalescing, occupancy tuning, shared-memory tiling, and stream concurrency to maximize throughput on heterogeneous GPU systems.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">CUDA</span><span class="tag">GPU</span><span class="tag">Optimization</span><span class="tag">Graphs</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Computer Architecture & Systems</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>Superscalar & MIPS Architecture Projects</h3>
              <p>Modeled superscalar out-of-order pipelines and implemented a MIPS processor, exploring caching, hazard resolution, and microarchitectural trade-offs for performance.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Computer Architecture</span><span class="tag">Pipeline Design</span><span class="tag">MIPS</span></div>
            </div>
            <div class="card">
              <h3>Minimal OS & Messaging Systems</h3>
              <p>Built instructional OS kernels in Assembly/C with scheduling and memory subsystems, plus a distributed Java messaging layer emphasizing concurrency and fault tolerance.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Assembly</span><span class="tag">C</span><span class="tag">Java</span><span class="tag">Distributed Systems</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Hardware Acceleration & Reliability</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>LIF Neurons on FPGA</h3>
              <p>Implemented leaky integrate-and-fire neuron models in Verilog, validated timing on FPGA, and benchmarked hardware acceleration impacts for neuromorphic workloads.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Verilog</span><span class="tag">FPGA</span><span class="tag">Digital Design</span></div>
            </div>
            <div class="card">
              <h3>Fault-Tolerant Memory Subsystems</h3>
              <p>Devised TMR-based resilient memory arrays with fault injection and recovery workflows to evaluate availability and error coverage under radiation-style faults.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">TMR</span><span class="tag">Fault Injection</span><span class="tag">Reliability</span></div>
            </div>
            <div class="card">
              <h3>Design-for-Test Automation</h3>
              <p>Inserted DFT structures and scan chains into digital circuits, enabling coverage-driven validation and faster diagnostics across complex RTL blocks.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">DFT</span><span class="tag">Scan Chains</span><span class="tag">Testing</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Distributed & Cloud Systems</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>Surnet Blockchain Network</h3>
              <p>Delivered an Ethereum-based blockchain environment with Kubernetes orchestration, GitOps automation, and Grafana-backed observability for scalable experimentation.</p>
              <div class="tags"><span class="tag">Kubernetes</span><span class="tag">Ethereum</span><span class="tag">Grafana</span><span class="tag">GitOps</span></div>
            </div>
            <div class="card">
              <h3>Arsonex Online Exchange</h3>
              <p>Engineered CI/CD pipelines and containerized infrastructure for a high-availability cryptocurrency exchange emphasizing security, reliability, and rapid iteration.</p>
              <div class="tags"><span class="tag">Docker</span><span class="tag">GitLab CI</span><span class="tag">HA</span><span class="tag">DevOps</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">AI & Natural Language Processing</h3>
          <div class="grid cols-2">
            <div class="card">
              <h3>Semantic Analytics Platform</h3>
              <p>Built large-scale text analytics pipelines integrating topic modeling and statistical NLP to surface insights from domain corpora.</p>
              <div class="tags"><span class="tag">NLP</span><span class="tag">Topic Modeling</span><span class="tag">Python</span></div>
            </div>
            <div class="card">
              <h3>Tweet Polarity Classifier</h3>
              <p>Developed an ML-driven sentiment classifier for social media streams, combining feature engineering with supervised learning for polarity detection.</p>
              <div class="tags"><span class="tag">Sentiment Analysis</span><span class="tag">Machine Learning</span><span class="tag">Python</span></div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="coursework" aria-labelledby="coursework-title">
      <div class="sec-head"><h2 id="coursework-title">Selected Coursework</h2></div>
      <div class="course-grid">
        <div class="course-category-group">
          <h3>Parallel & HPC</h3>
          <div class="grid cols-2">
            <div class="card">
              <h4>Parallel Algorithms</h4>
              <p>Multi-core and GPU algorithm design, synchronization patterns, and scalability benchmarking.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Parallel</span><span class="tag">Algorithms</span></div>
            </div>
            <div class="card">
              <h4>GPU Programming</h4>
              <p>CUDA kernel optimization, memory hierarchy tuning, and accelerator-driven pipelines.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">CUDA</span><span class="tag">GPU</span><span class="tag">Optimization</span></div>
            </div>
            <div class="card">
              <h4>Numerical Methods</h4>
              <p>Iterative solvers, error control, and floating-point stability for scientific workloads.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Numerical</span><span class="tag">Scientific</span></div>
            </div>
            <div class="card">
              <h4>Text Mining</h4>
              <p>Statistical NLP, feature engineering, and semantic modeling across large-scale document corpora.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">NLP</span><span class="tag">Analytics</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Systems & Architecture</h3>
          <div class="grid cols-2">
            <div class="card">
              <h4>Advanced Computer Architecture</h4>
              <p>Superscalar pipelines, cache hierarchies, and multi-processor design trade-offs.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Architecture</span><span class="tag">Performance</span></div>
            </div>
            <div class="card">
              <h4>Computer Architecture</h4>
              <p>CPU datapath design, ISA analysis, and quantitative performance modeling.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Architecture</span><span class="tag">Hardware</span></div>
            </div>
            <div class="card">
              <h4>Operating Systems Design</h4>
              <p>Kernel services, process scheduling, and concurrency primitives for heterogeneous systems.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Systems</span><span class="tag">Kernel</span><span class="tag">Concurrency</span></div>
            </div>
            <div class="card">
              <h4>Microprocessor Systems</h4>
              <p>Low-level programming, peripheral interfacing, and timing-aware integration.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Embedded</span><span class="tag">Microcontrollers</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Hardware & Reliability</h3>
          <div class="grid cols-2">
            <div class="card">
              <h4>Hardware Testing & Testability</h4>
              <p>DFT structures, fault modeling, and coverage-driven validation workflows.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">DFT</span><span class="tag">Testing</span></div>
            </div>
            <div class="card">
              <h4>Fault-Tolerant System Design</h4>
              <p>Redundancy techniques, reliability analysis, and resilient architecture strategies.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Reliability</span><span class="tag">Resilience</span></div>
            </div>
            <div class="card">
              <h4>VLSI Design</h4>
              <p>CMOS logic implementation, layout constraints, and timing closure fundamentals.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">VLSI</span><span class="tag">Hardware</span></div>
            </div>
            <div class="card">
              <h4>Digital System Design</h4>
              <p>HDL-driven design flow, simulation, and synthesis of complex digital logic.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Digital Design</span><span class="tag">HDL</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Networking & Embedded Systems</h3>
          <div class="grid cols-2">
            <div class="card">
              <h4>Wireless Sensor Networks</h4>
              <p>Energy-aware routing, distributed sensing, and multi-hop protocol design.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Networking</span><span class="tag">IoT</span></div>
            </div>
            <div class="card">
              <h4>Advanced Embedded Systems</h4>
              <p>Real-time constraints, RTOS integration, and hardware/software co-design.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Embedded</span><span class="tag">RTOS</span></div>
            </div>
            <div class="card">
              <h4>Computer Networks</h4>
              <p>Layered architectures, routing algorithms, and transport protocol analysis.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Networking</span><span class="tag">Protocols</span></div>
            </div>
            <div class="card">
              <h4>Data Communications</h4>
              <p>Physical/link-layer signaling, error control, and throughput optimization.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Networking</span><span class="tag">Physical Layer</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Software & Theory</h3>
          <div class="grid cols-2">
            <div class="card">
              <h4>Design & Analysis of Algorithms</h4>
              <p>Algorithmic paradigms, complexity bounds, and optimization strategies.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Algorithms</span><span class="tag">Complexity</span></div>
            </div>
            <div class="card">
              <h4>Data Structures & Algorithms I</h4>
              <p>Core data structures, asymptotic analysis, and implementation patterns.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Data Structures</span><span class="tag">Algorithms</span></div>
            </div>
            <div class="card">
              <h4>Theory of Computation</h4>
              <p>Automata, formal languages, and computability foundations.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Theory</span><span class="tag">Automata</span></div>
            </div>
            <div class="card">
              <h4>Artificial Intelligence</h4>
              <p>Heuristic search, knowledge representation, and introductory machine learning.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">AI</span><span class="tag">ML</span></div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="contact" aria-labelledby="contact-title">
      <div class="sec-head"><h2 id="contact-title">Contact</h2></div>
      <div class="card row">
        <span>Email:</span> <a href="mailto:yazdanpanah.aly@gmail.com">yazdanpanah.aly@gmail.com</a>
        <span>·</span>
        <span>GitHub:</span> <a href="https://github.com/Ali-Yazdanpanah" target="_blank" rel="noreferrer">Ali‑Yazdanpanah</a>
        <span>·</span>
        <span>LinkedIn:</span> <a href="https://linkedin.com/in/ali-yazdanpanah-5a7b10146" target="_blank" rel="noreferrer">Profile</a>
      </div>
    </section>
  </main>

  <footer>
    <div class="container row">
      <div>© <span id="y"></span> Ali Yazdanpanah</div>
      <div class="muted">Built as a single static file for GitHub Pages.</div>
    </div>
  </footer>

  <script src="./script.js"></script>
</body>
</html>
