// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_alignedtoline_per_layer_loop8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        points_address0,
        points_ce0,
        points_q0,
        points_address1,
        points_ce1,
        points_q1,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        num_points_address1,
        num_points_ce1,
        num_points_q1,
        p_read,
        z_top,
        leftRight,
        init_patch_address0,
        init_patch_ce0,
        init_patch_we0,
        init_patch_d0,
        init_patch_address1,
        init_patch_ce1,
        init_patch_we1,
        init_patch_d1,
        i_offset
);

parameter    ap_ST_fsm_state1 = 45'd1;
parameter    ap_ST_fsm_state2 = 45'd2;
parameter    ap_ST_fsm_state3 = 45'd4;
parameter    ap_ST_fsm_state4 = 45'd8;
parameter    ap_ST_fsm_state5 = 45'd16;
parameter    ap_ST_fsm_state6 = 45'd32;
parameter    ap_ST_fsm_state7 = 45'd64;
parameter    ap_ST_fsm_state8 = 45'd128;
parameter    ap_ST_fsm_state9 = 45'd256;
parameter    ap_ST_fsm_state10 = 45'd512;
parameter    ap_ST_fsm_state11 = 45'd1024;
parameter    ap_ST_fsm_state12 = 45'd2048;
parameter    ap_ST_fsm_state13 = 45'd4096;
parameter    ap_ST_fsm_state14 = 45'd8192;
parameter    ap_ST_fsm_state15 = 45'd16384;
parameter    ap_ST_fsm_state16 = 45'd32768;
parameter    ap_ST_fsm_state17 = 45'd65536;
parameter    ap_ST_fsm_state18 = 45'd131072;
parameter    ap_ST_fsm_state19 = 45'd262144;
parameter    ap_ST_fsm_state20 = 45'd524288;
parameter    ap_ST_fsm_state21 = 45'd1048576;
parameter    ap_ST_fsm_state22 = 45'd2097152;
parameter    ap_ST_fsm_state23 = 45'd4194304;
parameter    ap_ST_fsm_state24 = 45'd8388608;
parameter    ap_ST_fsm_state25 = 45'd16777216;
parameter    ap_ST_fsm_state26 = 45'd33554432;
parameter    ap_ST_fsm_state27 = 45'd67108864;
parameter    ap_ST_fsm_state28 = 45'd134217728;
parameter    ap_ST_fsm_state29 = 45'd268435456;
parameter    ap_ST_fsm_state30 = 45'd536870912;
parameter    ap_ST_fsm_state31 = 45'd1073741824;
parameter    ap_ST_fsm_state32 = 45'd2147483648;
parameter    ap_ST_fsm_state33 = 45'd4294967296;
parameter    ap_ST_fsm_state34 = 45'd8589934592;
parameter    ap_ST_fsm_state35 = 45'd17179869184;
parameter    ap_ST_fsm_state36 = 45'd34359738368;
parameter    ap_ST_fsm_state37 = 45'd68719476736;
parameter    ap_ST_fsm_state38 = 45'd137438953472;
parameter    ap_ST_fsm_state39 = 45'd274877906944;
parameter    ap_ST_fsm_state40 = 45'd549755813888;
parameter    ap_ST_fsm_state41 = 45'd1099511627776;
parameter    ap_ST_fsm_state42 = 45'd2199023255552;
parameter    ap_ST_fsm_state43 = 45'd4398046511104;
parameter    ap_ST_fsm_state44 = 45'd8796093022208;
parameter    ap_ST_fsm_state45 = 45'd17592186044416;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [11:0] points_address1;
output   points_ce1;
input  [127:0] points_q1;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [2:0] num_points_address1;
output   num_points_ce1;
input  [31:0] num_points_q1;
input  [31:0] p_read;
input  [31:0] z_top;
input  [0:0] leftRight;
output  [6:0] init_patch_address0;
output   init_patch_ce0;
output   init_patch_we0;
output  [95:0] init_patch_d0;
output  [6:0] init_patch_address1;
output   init_patch_ce1;
output   init_patch_we1;
output  [95:0] init_patch_d1;
input  [2:0] i_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] points_address0;
reg points_ce0;
reg[11:0] points_address1;
reg points_ce1;
reg[2:0] num_points_address0;
reg num_points_ce0;
reg num_points_ce1;
reg[6:0] init_patch_address0;
reg init_patch_ce0;
reg init_patch_we0;
reg[95:0] init_patch_d0;
reg[6:0] init_patch_address1;
reg init_patch_ce1;
reg init_patch_we1;
reg[95:0] init_patch_d1;

(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_radiiradii_address0;
reg    get_radiiradii_ce0;
wire   [31:0] get_radiiradii_q0;
reg   [31:0] lbVal_constprop;
reg   [31:0] rbVal_constprop;
wire   [31:0] grp_fu_971_p3;
reg   [31:0] reg_989;
wire    ap_CS_fsm_state10;
wire   [0:0] leftRight_read_read_fu_342_p2;
wire   [0:0] icmp_ln874_fu_1475_p2;
wire   [0:0] grp_fu_951_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln874_1_fu_1487_p2;
reg   [31:0] grp_fu_979_p4;
reg   [31:0] reg_993;
wire   [31:0] grp_fu_1005_p2;
reg   [31:0] reg_1047;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln112_fu_1063_p1;
reg   [63:0] zext_ln112_reg_4558;
wire    ap_CS_fsm_state2;
wire   [32:0] ret_V_7_fu_1120_p2;
reg  signed [32:0] ret_V_7_reg_4573;
wire   [24:0] ret_V_6_fu_1126_p2;
reg   [24:0] ret_V_6_reg_4578;
wire   [57:0] r_V_2_fu_1138_p2;
reg   [57:0] r_V_2_reg_4583;
wire    ap_CS_fsm_state3;
reg   [0:0] tmp_25_reg_4588;
wire    ap_CS_fsm_state4;
wire   [184:0] grp_fu_1163_p2;
reg   [184:0] mul_ln1148_reg_4599;
wire    ap_CS_fsm_state6;
reg   [51:0] tmp_27_reg_4604;
wire   [184:0] sub_ln1148_fu_1179_p2;
reg   [184:0] sub_ln1148_reg_4610;
wire    ap_CS_fsm_state7;
reg   [31:0] projectionToRow_V_reg_4615;
wire    ap_CS_fsm_state8;
reg   [6:0] init_patch_addr_reg_4625;
reg   [6:0] init_patch_addr_1_reg_4630;
reg   [6:0] init_patch_addr_2_reg_4635;
reg   [6:0] init_patch_addr_3_reg_4640;
reg   [6:0] init_patch_addr_4_reg_4645;
reg   [6:0] init_patch_addr_5_reg_4650;
reg   [6:0] init_patch_addr_6_reg_4655;
reg   [6:0] init_patch_addr_7_reg_4660;
reg   [6:0] init_patch_addr_8_reg_4665;
reg   [6:0] init_patch_addr_9_reg_4670;
reg   [6:0] init_patch_addr_10_reg_4675;
reg   [6:0] init_patch_addr_11_reg_4680;
reg   [6:0] init_patch_addr_12_reg_4685;
reg   [6:0] init_patch_addr_13_reg_4690;
reg   [6:0] init_patch_addr_14_reg_4695;
reg   [6:0] init_patch_addr_15_reg_4700;
reg   [31:0] start_index_V_1_load_reg_4705;
wire   [0:0] grp_fu_957_p3;
reg   [0:0] p_Result_10_reg_4727;
reg   [0:0] icmp_ln874_1_reg_4732;
reg   [0:0] icmp_ln885_1_reg_4736;
reg   [0:0] p_Result_14_reg_4740;
wire   [0:0] grp_fu_1041_p2;
reg   [0:0] icmp_ln908_1_reg_4745;
wire   [0:0] select_ln908_2_fu_1564_p3;
reg   [0:0] select_ln908_2_reg_4750;
wire   [10:0] trunc_ln893_1_fu_1572_p1;
reg   [10:0] trunc_ln893_1_reg_4755;
reg   [62:0] m_13_reg_4760;
wire    ap_CS_fsm_state13;
wire   [10:0] select_ln893_1_fu_1634_p3;
reg   [10:0] select_ln893_1_reg_4765;
wire   [0:0] icmp_ln1506_1_fu_1652_p2;
reg   [0:0] icmp_ln1506_1_reg_4770;
wire   [63:0] bitcast_ln734_1_fu_1690_p1;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln1506_fu_1695_p2;
reg   [0:0] icmp_ln1506_reg_4780;
wire   [0:0] and_ln1506_fu_1705_p2;
reg   [0:0] and_ln1506_reg_4785;
wire    ap_CS_fsm_state15;
wire   [31:0] start_index_V_2_fu_1761_p2;
reg   [31:0] start_index_V_2_reg_4794;
wire   [11:0] ret_51_fu_1789_p1;
reg   [11:0] ret_51_reg_4799;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln878_fu_1806_p2;
reg   [0:0] icmp_ln878_reg_4817;
wire   [8:0] trunc_ln1461_fu_1812_p1;
reg   [8:0] trunc_ln1461_reg_4821;
wire   [15:0] shl_ln3_fu_1822_p3;
reg   [15:0] shl_ln3_reg_4839;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg   [2:0] lshr_ln475_8_reg_4897;
reg   [2:0] lshr_ln475_9_reg_4902;
reg   [2:0] lshr_ln475_s_reg_4907;
reg   [2:0] lshr_ln475_10_reg_4912;
reg   [2:0] lshr_ln475_11_reg_4917;
reg   [2:0] lshr_ln475_12_reg_4922;
reg   [2:0] lshr_ln475_13_reg_4927;
reg   [2:0] lshr_ln475_14_reg_4932;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg   [0:0] icmp_ln908_reg_4977;
wire   [0:0] select_ln908_fu_2697_p3;
reg   [0:0] select_ln908_reg_4982;
wire   [10:0] trunc_ln893_fu_2705_p1;
reg   [10:0] trunc_ln893_reg_4987;
reg   [62:0] m_11_reg_4992;
wire    ap_CS_fsm_state26;
wire   [10:0] select_ln893_fu_2767_p3;
reg   [10:0] select_ln893_reg_4997;
wire   [0:0] icmp_ln1505_1_fu_2785_p2;
reg   [0:0] icmp_ln1505_1_reg_5002;
wire   [63:0] bitcast_ln734_fu_2823_p1;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln1505_fu_2828_p2;
reg   [0:0] icmp_ln1505_reg_5012;
wire   [31:0] start_index_V_fu_2844_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] and_ln1505_fu_2838_p2;
wire   [11:0] trunc_ln1346_fu_2858_p1;
reg   [11:0] trunc_ln1346_reg_5025;
wire    ap_CS_fsm_state29;
wire   [11:0] ret_19_fu_2875_p1;
reg   [11:0] ret_19_reg_5043;
wire   [15:0] shl_ln2_fu_2891_p3;
reg   [15:0] shl_ln2_reg_5064;
wire   [0:0] icmp_ln886_fu_2885_p2;
wire   [8:0] trunc_ln436_fu_2922_p1;
reg   [8:0] trunc_ln436_reg_5082;
wire   [8:0] empty_fu_2988_p1;
reg   [8:0] empty_reg_5110;
wire   [15:0] shl_ln1_fu_2998_p3;
reg   [15:0] shl_ln1_reg_5128;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [2:0] lshr_ln436_8_reg_5186;
reg   [2:0] lshr_ln436_9_reg_5191;
reg   [2:0] lshr_ln436_s_reg_5196;
reg   [2:0] lshr_ln436_10_reg_5201;
reg   [2:0] lshr_ln436_11_reg_5206;
reg   [2:0] lshr_ln436_12_reg_5211;
reg   [2:0] lshr_ln436_13_reg_5216;
reg   [2:0] lshr_ln436_14_reg_5221;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
reg   [2:0] lshr_ln428_8_reg_5296;
reg   [2:0] lshr_ln428_9_reg_5301;
reg   [2:0] lshr_ln428_s_reg_5306;
reg   [2:0] lshr_ln428_10_reg_5311;
reg   [2:0] lshr_ln428_11_reg_5316;
reg   [2:0] lshr_ln428_12_reg_5321;
reg   [2:0] lshr_ln428_13_reg_5326;
reg   [2:0] lshr_ln428_14_reg_5331;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce0;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_we0;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_we1;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce0;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_we0;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce1;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_we1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready;
wire    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_idle;
reg    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_continue;
reg  signed [31:0] ap_phi_mux_lhs_5_phi_fu_899_p8;
reg  signed [31:0] lhs_5_reg_896;
reg  signed [31:0] lhs_reg_909;
reg    grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done;
reg    ap_block_state9_on_subcall_done;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done;
reg   [31:0] left_bound_V_fu_316;
reg   [31:0] right_bound_V_fu_320;
reg   [31:0] start_index_V_3_fu_308;
reg   [31:0] start_value_V_fu_312;
wire   [63:0] zext_ln436_fu_1242_p1;
wire   [63:0] tmp_s_fu_1253_p3;
wire   [63:0] tmp_9_fu_1268_p3;
wire   [63:0] tmp_10_fu_1283_p3;
wire   [63:0] tmp_11_fu_1298_p3;
wire   [63:0] tmp_12_fu_1313_p3;
wire   [63:0] tmp_13_fu_1328_p3;
wire   [63:0] tmp_14_fu_1343_p3;
wire   [63:0] tmp_15_fu_1358_p3;
wire   [63:0] tmp_16_fu_1373_p3;
wire   [63:0] tmp_17_fu_1388_p3;
wire   [63:0] tmp_18_fu_1403_p3;
wire   [63:0] tmp_19_fu_1418_p3;
wire   [63:0] tmp_20_fu_1433_p3;
wire   [63:0] tmp_21_fu_1448_p3;
wire   [63:0] tmp_22_fu_1463_p3;
wire   [63:0] zext_ln453_fu_1756_p1;
wire   [63:0] zext_ln475_fu_1867_p1;
wire   [63:0] zext_ln475_1_fu_1916_p1;
wire   [63:0] zext_ln475_2_fu_1972_p1;
wire   [63:0] zext_ln475_3_fu_2018_p1;
wire   [63:0] zext_ln475_4_fu_2074_p1;
wire   [63:0] zext_ln475_5_fu_2120_p1;
wire   [63:0] zext_ln475_6_fu_2176_p1;
wire   [63:0] zext_ln475_7_fu_2222_p1;
wire   [63:0] zext_ln475_8_fu_2467_p1;
wire   [63:0] zext_ln475_9_fu_2484_p1;
wire   [63:0] zext_ln475_10_fu_2511_p1;
wire   [63:0] zext_ln475_11_fu_2528_p1;
wire   [63:0] zext_ln475_12_fu_2555_p1;
wire   [63:0] zext_ln475_13_fu_2572_p1;
wire   [63:0] zext_ln475_14_fu_2599_p1;
wire   [63:0] zext_ln475_15_fu_2610_p1;
wire   [63:0] zext_ln436_1_fu_2934_p1;
wire   [63:0] zext_ln436_2_fu_2983_p1;
wire   [63:0] zext_ln428_fu_3043_p1;
wire   [63:0] zext_ln428_1_fu_3092_p1;
wire   [63:0] zext_ln436_3_fu_3148_p1;
wire   [63:0] zext_ln436_4_fu_3194_p1;
wire   [63:0] zext_ln436_5_fu_3250_p1;
wire   [63:0] zext_ln436_6_fu_3296_p1;
wire   [63:0] zext_ln436_7_fu_3352_p1;
wire   [63:0] zext_ln436_8_fu_3398_p1;
wire   [63:0] zext_ln436_9_fu_3649_p1;
wire   [63:0] zext_ln436_10_fu_3666_p1;
wire   [63:0] zext_ln436_11_fu_3693_p1;
wire   [63:0] zext_ln436_12_fu_3710_p1;
wire   [63:0] zext_ln436_13_fu_3737_p1;
wire   [63:0] zext_ln436_14_fu_3754_p1;
wire   [63:0] zext_ln436_15_fu_3781_p1;
wire   [63:0] zext_ln436_16_fu_3798_p1;
wire   [63:0] zext_ln428_2_fu_3864_p1;
wire   [63:0] zext_ln428_3_fu_3910_p1;
wire   [63:0] zext_ln428_4_fu_3966_p1;
wire   [63:0] zext_ln428_5_fu_4012_p1;
wire   [63:0] zext_ln428_6_fu_4068_p1;
wire   [63:0] zext_ln428_7_fu_4114_p1;
wire   [63:0] zext_ln428_8_fu_4359_p1;
wire   [63:0] zext_ln428_9_fu_4376_p1;
wire   [63:0] zext_ln428_10_fu_4403_p1;
wire   [63:0] zext_ln428_11_fu_4420_p1;
wire   [63:0] zext_ln428_12_fu_4447_p1;
wire   [63:0] zext_ln428_13_fu_4464_p1;
wire   [63:0] zext_ln428_14_fu_4491_p1;
wire   [63:0] zext_ln428_15_fu_4502_p1;
wire   [31:0] start_value_V_1_fu_1775_p2;
wire   [95:0] trunc_ln475_fu_1921_p1;
wire   [95:0] trunc_ln475_1_fu_1926_p1;
wire   [95:0] trunc_ln475_2_fu_2023_p1;
wire   [95:0] trunc_ln475_3_fu_2028_p1;
wire   [95:0] trunc_ln475_4_fu_2125_p1;
wire   [95:0] trunc_ln475_5_fu_2130_p1;
wire   [95:0] trunc_ln475_6_fu_2445_p1;
wire   [95:0] trunc_ln475_7_fu_2450_p1;
wire   [95:0] trunc_ln475_8_fu_2489_p1;
wire   [95:0] trunc_ln475_9_fu_2494_p1;
wire   [95:0] trunc_ln475_10_fu_2533_p1;
wire   [95:0] trunc_ln475_11_fu_2538_p1;
wire   [95:0] trunc_ln475_12_fu_2577_p1;
wire   [95:0] trunc_ln475_13_fu_2582_p1;
wire    ap_CS_fsm_state24;
wire   [95:0] trunc_ln475_14_fu_2615_p1;
wire   [95:0] trunc_ln475_15_fu_2620_p1;
wire   [95:0] trunc_ln436_1_fu_3097_p1;
wire   [95:0] trunc_ln436_2_fu_3102_p1;
wire   [95:0] trunc_ln436_3_fu_3199_p1;
wire   [95:0] trunc_ln436_4_fu_3204_p1;
wire   [95:0] trunc_ln436_5_fu_3301_p1;
wire   [95:0] trunc_ln436_6_fu_3306_p1;
wire   [95:0] trunc_ln436_7_fu_3627_p1;
wire   [95:0] trunc_ln436_8_fu_3632_p1;
wire   [95:0] trunc_ln436_9_fu_3671_p1;
wire   [95:0] trunc_ln436_10_fu_3676_p1;
wire   [95:0] trunc_ln436_11_fu_3715_p1;
wire   [95:0] trunc_ln436_12_fu_3720_p1;
wire   [95:0] trunc_ln436_13_fu_3759_p1;
wire   [95:0] trunc_ln436_14_fu_3764_p1;
wire    ap_CS_fsm_state37;
wire   [95:0] trunc_ln436_15_fu_3803_p1;
wire   [95:0] trunc_ln436_16_fu_3808_p1;
wire   [95:0] trunc_ln428_fu_3813_p1;
wire   [95:0] trunc_ln428_1_fu_3818_p1;
wire   [95:0] trunc_ln428_2_fu_3915_p1;
wire   [95:0] trunc_ln428_3_fu_3920_p1;
wire   [95:0] trunc_ln428_4_fu_4017_p1;
wire   [95:0] trunc_ln428_5_fu_4022_p1;
wire   [95:0] trunc_ln428_6_fu_4337_p1;
wire   [95:0] trunc_ln428_7_fu_4342_p1;
wire   [95:0] trunc_ln428_8_fu_4381_p1;
wire   [95:0] trunc_ln428_9_fu_4386_p1;
wire   [95:0] trunc_ln428_10_fu_4425_p1;
wire   [95:0] trunc_ln428_11_fu_4430_p1;
wire   [95:0] trunc_ln428_12_fu_4469_p1;
wire   [95:0] trunc_ln428_13_fu_4474_p1;
wire    ap_CS_fsm_state45;
wire   [95:0] trunc_ln428_14_fu_4507_p1;
wire   [95:0] trunc_ln428_15_fu_4512_p1;
reg   [63:0] grp_fu_942_p0;
reg   [63:0] grp_fu_942_p1;
wire   [31:0] grp_fu_965_p2;
reg   [31:0] grp_fu_997_p3;
wire   [31:0] grp_fu_1011_p2;
wire   [30:0] grp_fu_1017_p4;
wire   [4:0] trunc_ln731_fu_1100_p1;
wire  signed [31:0] sext_ln703_2_fu_1116_p0;
wire  signed [32:0] sext_ln703_fu_1112_p1;
wire  signed [32:0] sext_ln703_2_fu_1116_p1;
wire   [24:0] y_V_fu_1104_p3;
wire   [24:0] r_V_2_fu_1138_p1;
wire  signed [77:0] tmp_24_fu_1152_p3;
wire   [107:0] grp_fu_1163_p1;
wire   [51:0] tmp_26_fu_1184_p4;
wire   [51:0] select_ln1148_fu_1193_p3;
wire   [51:0] sub_ln1148_1_fu_1199_p2;
wire  signed [31:0] rhs_fu_1211_p1;
wire   [51:0] select_ln1148_1_fu_1205_p3;
wire   [51:0] rhs_fu_1211_p3;
wire   [51:0] ret_V_fu_1218_p2;
wire   [6:0] tmp_fu_1235_p3;
wire   [6:0] or_ln436_fu_1247_p2;
wire   [6:0] or_ln436_1_fu_1262_p2;
wire   [6:0] or_ln436_2_fu_1277_p2;
wire   [6:0] or_ln436_3_fu_1292_p2;
wire   [6:0] or_ln428_fu_1307_p2;
wire   [6:0] or_ln428_1_fu_1322_p2;
wire   [6:0] or_ln428_2_fu_1337_p2;
wire   [6:0] or_ln428_3_fu_1352_p2;
wire   [6:0] or_ln428_4_fu_1367_p2;
wire   [6:0] or_ln428_5_fu_1382_p2;
wire   [6:0] or_ln428_6_fu_1397_p2;
wire   [6:0] or_ln428_7_fu_1412_p2;
wire   [6:0] or_ln428_8_fu_1427_p2;
wire   [6:0] or_ln428_9_fu_1442_p2;
wire   [6:0] or_ln428_10_fu_1457_p2;
wire   [31:0] add_ln446_fu_1481_p2;
wire   [5:0] trunc_ln897_1_fu_1492_p1;
wire   [5:0] sub_ln897_1_fu_1496_p2;
wire   [31:0] zext_ln897_1_fu_1502_p1;
wire   [31:0] lshr_ln897_1_fu_1506_p2;
wire   [31:0] shl_ln899_1_fu_1512_p2;
wire   [31:0] or_ln899_fu_1518_p2;
wire   [31:0] and_ln899_2_fu_1524_p2;
wire   [0:0] tmp_34_fu_1536_p3;
wire   [0:0] grp_fu_1033_p3;
wire   [0:0] xor_ln899_1_fu_1544_p2;
wire   [0:0] grp_fu_1027_p2;
wire   [0:0] icmp_ln899_1_fu_1530_p2;
wire   [0:0] select_ln896_1_fu_1556_p3;
wire   [0:0] and_ln899_3_fu_1550_p2;
wire   [31:0] grp_fu_1051_p2;
wire   [63:0] zext_ln909_3_fu_1576_p1;
wire   [63:0] zext_ln909_1_fu_1580_p1;
wire   [31:0] grp_fu_1057_p2;
wire   [63:0] zext_ln908_1_fu_1590_p1;
wire   [63:0] lshr_ln908_1_fu_1594_p2;
wire   [63:0] shl_ln909_1_fu_1584_p2;
wire   [63:0] m_7_fu_1600_p3;
wire   [63:0] zext_ln911_1_fu_1607_p1;
wire   [63:0] m_8_fu_1610_p2;
wire   [0:0] p_Result_6_fu_1626_p3;
wire   [51:0] trunc_ln1_fu_1642_p4;
wire   [10:0] sub_ln915_1_fu_1661_p2;
wire   [10:0] add_ln915_1_fu_1666_p2;
wire   [63:0] zext_ln912_1_fu_1658_p1;
wire   [11:0] tmp_4_fu_1671_p3;
wire   [63:0] p_Result_17_fu_1678_p5;
wire   [0:0] or_ln1506_fu_1701_p2;
wire   [0:0] grp_fu_942_p2;
wire   [11:0] trunc_ln453_fu_1718_p1;
wire   [15:0] shl_ln453_1_fu_1721_p3;
wire   [15:0] shl_ln_fu_1711_p3;
wire   [15:0] add_ln453_fu_1729_p2;
wire   [2:0] lshr_ln_fu_1735_p4;
wire   [8:0] trunc_ln453_1_fu_1745_p1;
wire   [11:0] tmp_28_fu_1748_p3;
wire   [31:0] z_bits_fu_1771_p1;
wire  signed [32:0] sext_ln215_2_fu_1785_p1;
wire   [32:0] ret_36_fu_1793_p2;
wire  signed [32:0] sext_ln878_fu_1802_p1;
wire   [11:0] add_ln1461_fu_1816_p2;
wire   [15:0] shl_ln475_1_fu_1829_p3;
wire   [15:0] add_ln475_fu_1837_p2;
wire   [2:0] lshr_ln3_fu_1843_p4;
wire   [8:0] add_ln475_16_fu_1853_p2;
wire   [11:0] tmp_65_fu_1859_p3;
wire   [11:0] ret_37_fu_1872_p2;
wire   [15:0] shl_ln475_2_fu_1878_p3;
wire   [15:0] add_ln475_1_fu_1886_p2;
wire   [2:0] lshr_ln475_1_fu_1892_p4;
wire   [8:0] add_ln475_17_fu_1902_p2;
wire   [11:0] tmp_66_fu_1908_p3;
wire   [11:0] ret_38_fu_1931_p2;
wire   [15:0] shl_ln475_3_fu_1936_p3;
wire   [15:0] add_ln475_2_fu_1944_p2;
wire   [2:0] lshr_ln475_2_fu_1949_p4;
wire   [8:0] add_ln475_18_fu_1959_p2;
wire   [11:0] tmp_67_fu_1964_p3;
wire   [11:0] ret_39_fu_1977_p2;
wire   [15:0] shl_ln475_4_fu_1982_p3;
wire   [15:0] add_ln475_3_fu_1990_p2;
wire   [2:0] lshr_ln475_3_fu_1995_p4;
wire   [8:0] add_ln475_19_fu_2005_p2;
wire   [11:0] tmp_68_fu_2010_p3;
wire   [11:0] ret_40_fu_2033_p2;
wire   [15:0] shl_ln475_5_fu_2038_p3;
wire   [15:0] add_ln475_4_fu_2046_p2;
wire   [2:0] lshr_ln475_4_fu_2051_p4;
wire   [8:0] add_ln475_20_fu_2061_p2;
wire   [11:0] tmp_69_fu_2066_p3;
wire   [11:0] ret_41_fu_2079_p2;
wire   [15:0] shl_ln475_6_fu_2084_p3;
wire   [15:0] add_ln475_5_fu_2092_p2;
wire   [2:0] lshr_ln475_5_fu_2097_p4;
wire   [8:0] add_ln475_21_fu_2107_p2;
wire   [11:0] tmp_70_fu_2112_p3;
wire   [11:0] ret_42_fu_2135_p2;
wire   [15:0] shl_ln475_7_fu_2140_p3;
wire   [15:0] add_ln475_6_fu_2148_p2;
wire   [2:0] lshr_ln475_6_fu_2153_p4;
wire   [8:0] add_ln475_22_fu_2163_p2;
wire   [11:0] tmp_71_fu_2168_p3;
wire   [11:0] ret_43_fu_2181_p2;
wire   [15:0] shl_ln475_8_fu_2186_p3;
wire   [15:0] add_ln475_7_fu_2194_p2;
wire   [2:0] lshr_ln475_7_fu_2199_p4;
wire   [8:0] add_ln475_23_fu_2209_p2;
wire   [11:0] tmp_72_fu_2214_p3;
wire   [11:0] ret_44_fu_2227_p2;
wire   [15:0] shl_ln475_9_fu_2232_p3;
wire   [15:0] add_ln475_8_fu_2240_p2;
wire   [11:0] ret_45_fu_2255_p2;
wire   [15:0] shl_ln475_s_fu_2260_p3;
wire   [15:0] add_ln475_9_fu_2268_p2;
wire   [11:0] ret_46_fu_2283_p2;
wire   [15:0] shl_ln475_10_fu_2288_p3;
wire   [15:0] add_ln475_10_fu_2296_p2;
wire   [11:0] ret_47_fu_2311_p2;
wire   [15:0] shl_ln475_11_fu_2316_p3;
wire   [15:0] add_ln475_11_fu_2324_p2;
wire   [11:0] ret_48_fu_2339_p2;
wire   [15:0] shl_ln475_12_fu_2344_p3;
wire   [15:0] add_ln475_12_fu_2352_p2;
wire   [11:0] ret_49_fu_2367_p2;
wire   [15:0] shl_ln475_13_fu_2372_p3;
wire   [15:0] add_ln475_13_fu_2380_p2;
wire   [11:0] ret_50_fu_2395_p2;
wire   [15:0] shl_ln475_14_fu_2400_p3;
wire   [15:0] add_ln475_14_fu_2408_p2;
wire   [15:0] shl_ln475_15_fu_2423_p3;
wire   [15:0] add_ln475_15_fu_2430_p2;
wire   [8:0] add_ln475_24_fu_2455_p2;
wire   [11:0] tmp_73_fu_2460_p3;
wire   [8:0] add_ln475_25_fu_2472_p2;
wire   [11:0] tmp_74_fu_2477_p3;
wire   [8:0] add_ln475_26_fu_2499_p2;
wire   [11:0] tmp_75_fu_2504_p3;
wire   [8:0] add_ln475_27_fu_2516_p2;
wire   [11:0] tmp_76_fu_2521_p3;
wire   [8:0] add_ln475_28_fu_2543_p2;
wire   [11:0] tmp_77_fu_2548_p3;
wire   [8:0] add_ln475_29_fu_2560_p2;
wire   [11:0] tmp_78_fu_2565_p3;
wire   [8:0] add_ln475_30_fu_2587_p2;
wire   [11:0] tmp_79_fu_2592_p3;
wire   [11:0] tmp_80_fu_2604_p3;
wire   [5:0] trunc_ln897_fu_2625_p1;
wire   [5:0] sub_ln897_fu_2629_p2;
wire   [31:0] zext_ln897_fu_2635_p1;
wire   [31:0] lshr_ln897_fu_2639_p2;
wire   [31:0] shl_ln899_fu_2645_p2;
wire   [31:0] or_ln899_2_fu_2651_p2;
wire   [31:0] and_ln899_fu_2657_p2;
wire   [0:0] tmp_30_fu_2669_p3;
wire   [0:0] xor_ln899_fu_2677_p2;
wire   [0:0] icmp_ln899_fu_2663_p2;
wire   [0:0] select_ln896_fu_2689_p3;
wire   [0:0] and_ln899_1_fu_2683_p2;
wire   [63:0] zext_ln909_2_fu_2709_p1;
wire   [63:0] zext_ln909_fu_2713_p1;
wire   [63:0] zext_ln908_fu_2723_p1;
wire   [63:0] lshr_ln908_fu_2727_p2;
wire   [63:0] shl_ln909_fu_2717_p2;
wire   [63:0] m_fu_2733_p3;
wire   [63:0] zext_ln911_fu_2740_p1;
wire   [63:0] m_3_fu_2743_p2;
wire   [0:0] p_Result_s_fu_2759_p3;
wire   [51:0] trunc_ln_fu_2775_p4;
wire   [10:0] sub_ln915_fu_2794_p2;
wire   [10:0] add_ln915_fu_2799_p2;
wire   [63:0] zext_ln912_fu_2791_p1;
wire   [11:0] tmp_3_fu_2804_p3;
wire   [63:0] p_Result_13_fu_2811_p5;
wire   [0:0] or_ln1505_fu_2834_p2;
wire  signed [32:0] sext_ln215_fu_2854_p1;
wire  signed [31:0] sext_ln215_1_fu_2871_p0;
wire  signed [31:0] ret_19_fu_2875_p0;
wire  signed [32:0] sext_ln215_1_fu_2871_p1;
wire   [32:0] ret_fu_2862_p2;
wire   [32:0] ret_1_fu_2879_p2;
wire   [15:0] shl_ln436_1_fu_2898_p3;
wire   [15:0] add_ln436_fu_2906_p2;
wire   [2:0] lshr_ln2_fu_2912_p4;
wire   [11:0] tmp_49_fu_2926_p3;
wire   [11:0] ret_21_fu_2939_p2;
wire   [15:0] shl_ln436_2_fu_2945_p3;
wire   [15:0] add_ln436_1_fu_2953_p2;
wire   [2:0] lshr_ln436_1_fu_2959_p4;
wire   [8:0] add_ln436_16_fu_2969_p2;
wire   [11:0] tmp_50_fu_2975_p3;
wire  signed [31:0] empty_fu_2988_p0;
wire   [11:0] lhs_7_fu_2992_p2;
wire   [15:0] shl_ln428_1_fu_3005_p3;
wire   [15:0] add_ln428_fu_3013_p2;
wire   [2:0] lshr_ln1_fu_3019_p4;
wire   [8:0] add_ln428_16_fu_3029_p2;
wire   [11:0] tmp_31_fu_3035_p3;
wire   [11:0] ret_5_fu_3048_p2;
wire   [15:0] shl_ln428_2_fu_3054_p3;
wire   [15:0] add_ln428_1_fu_3062_p2;
wire   [2:0] lshr_ln428_1_fu_3068_p4;
wire   [8:0] add_ln428_17_fu_3078_p2;
wire   [11:0] tmp_32_fu_3084_p3;
wire   [11:0] ret_22_fu_3107_p2;
wire   [15:0] shl_ln436_3_fu_3112_p3;
wire   [15:0] add_ln436_2_fu_3120_p2;
wire   [2:0] lshr_ln436_2_fu_3125_p4;
wire   [8:0] add_ln436_17_fu_3135_p2;
wire   [11:0] tmp_51_fu_3140_p3;
wire   [11:0] ret_23_fu_3153_p2;
wire   [15:0] shl_ln436_4_fu_3158_p3;
wire   [15:0] add_ln436_3_fu_3166_p2;
wire   [2:0] lshr_ln436_3_fu_3171_p4;
wire   [8:0] add_ln436_18_fu_3181_p2;
wire   [11:0] tmp_52_fu_3186_p3;
wire   [11:0] ret_24_fu_3209_p2;
wire   [15:0] shl_ln436_5_fu_3214_p3;
wire   [15:0] add_ln436_4_fu_3222_p2;
wire   [2:0] lshr_ln436_4_fu_3227_p4;
wire   [8:0] add_ln436_19_fu_3237_p2;
wire   [11:0] tmp_53_fu_3242_p3;
wire   [11:0] ret_25_fu_3255_p2;
wire   [15:0] shl_ln436_6_fu_3260_p3;
wire   [15:0] add_ln436_5_fu_3268_p2;
wire   [2:0] lshr_ln436_5_fu_3273_p4;
wire   [8:0] add_ln436_20_fu_3283_p2;
wire   [11:0] tmp_54_fu_3288_p3;
wire   [11:0] ret_26_fu_3311_p2;
wire   [15:0] shl_ln436_7_fu_3316_p3;
wire   [15:0] add_ln436_6_fu_3324_p2;
wire   [2:0] lshr_ln436_6_fu_3329_p4;
wire   [8:0] add_ln436_21_fu_3339_p2;
wire   [11:0] tmp_55_fu_3344_p3;
wire   [11:0] ret_27_fu_3357_p2;
wire   [15:0] shl_ln436_8_fu_3362_p3;
wire   [15:0] add_ln436_7_fu_3370_p2;
wire   [2:0] lshr_ln436_7_fu_3375_p4;
wire   [8:0] add_ln436_22_fu_3385_p2;
wire   [11:0] tmp_56_fu_3390_p3;
wire   [11:0] ret_28_fu_3403_p2;
wire   [15:0] shl_ln436_9_fu_3408_p3;
wire   [15:0] add_ln436_8_fu_3416_p2;
wire   [11:0] ret_29_fu_3431_p2;
wire   [15:0] shl_ln436_s_fu_3436_p3;
wire   [15:0] add_ln436_9_fu_3444_p2;
wire   [11:0] ret_30_fu_3459_p2;
wire   [15:0] shl_ln436_10_fu_3464_p3;
wire   [15:0] add_ln436_10_fu_3472_p2;
wire   [11:0] ret_31_fu_3487_p2;
wire   [15:0] shl_ln436_11_fu_3492_p3;
wire   [15:0] add_ln436_11_fu_3500_p2;
wire   [11:0] ret_32_fu_3515_p2;
wire   [15:0] shl_ln436_12_fu_3520_p3;
wire   [15:0] add_ln436_12_fu_3528_p2;
wire   [11:0] ret_33_fu_3543_p2;
wire   [15:0] shl_ln436_13_fu_3548_p3;
wire   [15:0] add_ln436_13_fu_3556_p2;
wire   [11:0] ret_34_fu_3571_p2;
wire   [15:0] shl_ln436_14_fu_3576_p3;
wire   [15:0] add_ln436_14_fu_3584_p2;
wire   [11:0] ret_35_fu_3599_p2;
wire   [15:0] shl_ln436_15_fu_3604_p3;
wire   [15:0] add_ln436_15_fu_3612_p2;
wire   [8:0] add_ln436_23_fu_3637_p2;
wire   [11:0] tmp_57_fu_3642_p3;
wire   [8:0] add_ln436_24_fu_3654_p2;
wire   [11:0] tmp_58_fu_3659_p3;
wire   [8:0] add_ln436_25_fu_3681_p2;
wire   [11:0] tmp_59_fu_3686_p3;
wire   [8:0] add_ln436_26_fu_3698_p2;
wire   [11:0] tmp_60_fu_3703_p3;
wire   [8:0] add_ln436_27_fu_3725_p2;
wire   [11:0] tmp_61_fu_3730_p3;
wire   [8:0] add_ln436_28_fu_3742_p2;
wire   [11:0] tmp_62_fu_3747_p3;
wire   [8:0] add_ln436_29_fu_3769_p2;
wire   [11:0] tmp_63_fu_3774_p3;
wire   [8:0] add_ln436_30_fu_3786_p2;
wire   [11:0] tmp_64_fu_3791_p3;
wire   [11:0] ret_6_fu_3823_p2;
wire   [15:0] shl_ln428_3_fu_3828_p3;
wire   [15:0] add_ln428_2_fu_3836_p2;
wire   [2:0] lshr_ln428_2_fu_3841_p4;
wire   [8:0] add_ln428_18_fu_3851_p2;
wire   [11:0] tmp_35_fu_3856_p3;
wire   [11:0] ret_7_fu_3869_p2;
wire   [15:0] shl_ln428_4_fu_3874_p3;
wire   [15:0] add_ln428_3_fu_3882_p2;
wire   [2:0] lshr_ln428_3_fu_3887_p4;
wire   [8:0] add_ln428_19_fu_3897_p2;
wire   [11:0] tmp_36_fu_3902_p3;
wire   [11:0] ret_8_fu_3925_p2;
wire   [15:0] shl_ln428_5_fu_3930_p3;
wire   [15:0] add_ln428_4_fu_3938_p2;
wire   [2:0] lshr_ln428_4_fu_3943_p4;
wire   [8:0] add_ln428_20_fu_3953_p2;
wire   [11:0] tmp_37_fu_3958_p3;
wire   [11:0] ret_9_fu_3971_p2;
wire   [15:0] shl_ln428_6_fu_3976_p3;
wire   [15:0] add_ln428_5_fu_3984_p2;
wire   [2:0] lshr_ln428_5_fu_3989_p4;
wire   [8:0] add_ln428_21_fu_3999_p2;
wire   [11:0] tmp_38_fu_4004_p3;
wire   [11:0] ret_10_fu_4027_p2;
wire   [15:0] shl_ln428_7_fu_4032_p3;
wire   [15:0] add_ln428_6_fu_4040_p2;
wire   [2:0] lshr_ln428_6_fu_4045_p4;
wire   [8:0] add_ln428_22_fu_4055_p2;
wire   [11:0] tmp_39_fu_4060_p3;
wire   [11:0] ret_11_fu_4073_p2;
wire   [15:0] shl_ln428_8_fu_4078_p3;
wire   [15:0] add_ln428_7_fu_4086_p2;
wire   [2:0] lshr_ln428_7_fu_4091_p4;
wire   [8:0] add_ln428_23_fu_4101_p2;
wire   [11:0] tmp_40_fu_4106_p3;
wire   [11:0] ret_12_fu_4119_p2;
wire   [15:0] shl_ln428_9_fu_4124_p3;
wire   [15:0] add_ln428_8_fu_4132_p2;
wire   [11:0] ret_13_fu_4147_p2;
wire   [15:0] shl_ln428_s_fu_4152_p3;
wire   [15:0] add_ln428_9_fu_4160_p2;
wire   [11:0] ret_14_fu_4175_p2;
wire   [15:0] shl_ln428_10_fu_4180_p3;
wire   [15:0] add_ln428_10_fu_4188_p2;
wire   [11:0] ret_15_fu_4203_p2;
wire   [15:0] shl_ln428_11_fu_4208_p3;
wire   [15:0] add_ln428_11_fu_4216_p2;
wire   [11:0] ret_16_fu_4231_p2;
wire   [15:0] shl_ln428_12_fu_4236_p3;
wire   [15:0] add_ln428_12_fu_4244_p2;
wire   [11:0] ret_17_fu_4259_p2;
wire   [15:0] shl_ln428_13_fu_4264_p3;
wire   [15:0] add_ln428_13_fu_4272_p2;
wire   [11:0] ret_18_fu_4287_p2;
wire   [15:0] shl_ln428_14_fu_4292_p3;
wire   [15:0] add_ln428_14_fu_4300_p2;
wire   [15:0] shl_ln428_15_fu_4315_p3;
wire   [15:0] add_ln428_15_fu_4322_p2;
wire   [8:0] add_ln428_24_fu_4347_p2;
wire   [11:0] tmp_41_fu_4352_p3;
wire   [8:0] add_ln428_25_fu_4364_p2;
wire   [11:0] tmp_42_fu_4369_p3;
wire   [8:0] add_ln428_26_fu_4391_p2;
wire   [11:0] tmp_43_fu_4396_p3;
wire   [8:0] add_ln428_27_fu_4408_p2;
wire   [11:0] tmp_44_fu_4413_p3;
wire   [8:0] add_ln428_28_fu_4435_p2;
wire   [11:0] tmp_45_fu_4440_p3;
wire   [8:0] add_ln428_29_fu_4452_p2;
wire   [11:0] tmp_46_fu_4457_p3;
wire   [8:0] add_ln428_30_fu_4479_p2;
wire   [11:0] tmp_47_fu_4484_p3;
wire   [11:0] tmp_48_fu_4496_p3;
reg   [4:0] grp_fu_942_opcode;
reg   [44:0] ap_NS_fsm;
wire   [57:0] r_V_2_fu_1138_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 45'd1;
#0 lbVal_constprop = 32'd1073741824;
#0 rbVal_constprop = 32'd1073741824;
#0 grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done = 1'b0;
end

system_top_alignedtoline_per_layer_loop8_get_radiiradii #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_radiiradii_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_radiiradii_address0),
    .ce0(get_radiiradii_ce0),
    .q0(get_radiiradii_q0)
);

system_top_p_find_boundaries_and_starting_index_and_value9 grp_p_find_boundaries_and_starting_index_and_value9_fu_922(
    .num_points_address0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address0),
    .num_points_ce0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce0),
    .num_points_d0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_d0),
    .num_points_q0(num_points_q0),
    .num_points_we0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_we0),
    .num_points_address1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address1),
    .num_points_ce1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce1),
    .num_points_d1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_d1),
    .num_points_q1(num_points_q1),
    .num_points_we1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_we1),
    .points_address0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address0),
    .points_ce0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce0),
    .points_d0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_d0),
    .points_q0(points_q0),
    .points_we0(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_we0),
    .points_address1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address1),
    .points_ce1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce1),
    .points_d1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_d1),
    .points_q1(points_q1),
    .points_we1(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_we1),
    .left_bound(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound),
    .right_bound(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound),
    .projectionToRow(projectionToRow_V_reg_4615),
    .start_index(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index),
    .start_value_i(start_value_V_fu_312),
    .start_value_o(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o),
    .i(i_offset),
    .lbVal_constprop_i(lbVal_constprop),
    .lbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o),
    .rbVal_constprop_i(rbVal_constprop),
    .rbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .projectionToRow_ap_vld(1'b1),
    .i_ap_vld(1'b1),
    .ap_start(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start),
    .left_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound_ap_vld),
    .right_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound_ap_vld),
    .lbVal_constprop_i_ap_vld(1'b1),
    .lbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o_ap_vld),
    .rbVal_constprop_i_ap_vld(1'b1),
    .rbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o_ap_vld),
    .ap_done(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done),
    .start_index_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index_ap_vld),
    .start_value_i_ap_vld(1'b1),
    .start_value_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o_ap_vld),
    .ap_ready(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready),
    .ap_idle(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_idle),
    .ap_continue(grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_continue)
);

system_top_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_942_p0),
    .din1(grp_fu_942_p1),
    .ce(1'b1),
    .opcode(grp_fu_942_opcode),
    .dout(grp_fu_942_p2)
);

system_top_mul_33s_25ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 58 ))
mul_33s_25ns_58_1_1_U43(
    .din0(ret_V_7_reg_4573),
    .din1(r_V_2_fu_1138_p1),
    .dout(r_V_2_fu_1138_p2)
);

system_top_mul_78s_108ns_185_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 78 ),
    .din1_WIDTH( 108 ),
    .dout_WIDTH( 185 ))
mul_78s_108ns_185_3_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_24_fu_1152_p3),
    .din1(grp_fu_1163_p1),
    .ce(1'b1),
    .dout(grp_fu_1163_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg <= 1'b1;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready == 1'b1)) begin
            grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lbVal_constprop <= 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        lbVal_constprop <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_lbVal_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        left_bound_V_fu_316 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        left_bound_V_fu_316 <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_left_bound;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (1'd0 == and_ln1506_fu_1705_p2)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd0) & (grp_fu_951_p2 == 1'd1)))) begin
        lhs_5_reg_896 <= start_index_V_1_load_reg_4705;
    end else if (((icmp_ln885_1_reg_4736 == 1'd0) & (icmp_ln874_1_reg_4732 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (1'd1 == and_ln1506_reg_4785))) begin
        lhs_5_reg_896 <= start_index_V_2_reg_4794;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'd0 == and_ln1505_fu_2838_p2))) begin
        lhs_reg_909 <= start_index_V_1_load_reg_4705;
    end else if ((((1'b1 == ap_CS_fsm_state10) & (icmp_ln874_fu_1475_p2 == 1'd1) & (leftRight_read_read_fu_342_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (grp_fu_951_p2 == 1'd1) & (icmp_ln874_fu_1475_p2 == 1'd0) & (leftRight_read_read_fu_342_p2 == 1'd1)))) begin
        lhs_reg_909 <= start_index_V_3_fu_308;
    end else if (((1'b1 == ap_CS_fsm_state28) & (1'd1 == and_ln1505_fu_2838_p2))) begin
        lhs_reg_909 <= start_index_V_fu_2844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rbVal_constprop <= 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        rbVal_constprop <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_rbVal_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        right_bound_V_fu_320 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        right_bound_V_fu_320 <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_right_bound;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_index_V_3_fu_308 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln1506_fu_1705_p2))) begin
        start_index_V_3_fu_308 <= start_index_V_2_fu_1761_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) & (1'd1 == and_ln1505_fu_2838_p2))) begin
        start_index_V_3_fu_308 <= start_index_V_fu_2844_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        start_index_V_3_fu_308 <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_index;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_value_V_fu_312 <= 32'd1073741824;
    end else if (((icmp_ln885_1_reg_4736 == 1'd0) & (icmp_ln874_1_reg_4732 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (1'd1 == and_ln1506_reg_4785))) begin
        start_value_V_fu_312 <= start_value_V_1_fu_1775_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        start_value_V_fu_312 <= grp_p_find_boundaries_and_starting_index_and_value9_fu_922_start_value_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        and_ln1506_reg_4785 <= and_ln1506_fu_1705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        empty_reg_5110 <= empty_fu_2988_p1;
        shl_ln1_reg_5128[15 : 13] <= shl_ln1_fu_2998_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        icmp_ln1505_1_reg_5002 <= icmp_ln1505_1_fu_2785_p2;
        m_11_reg_4992 <= {{m_3_fu_2743_p2[63:1]}};
        select_ln893_reg_4997[0] <= select_ln893_fu_2767_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        icmp_ln1505_reg_5012 <= icmp_ln1505_fu_2828_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln1506_1_reg_4770 <= icmp_ln1506_1_fu_1652_p2;
        m_13_reg_4760 <= {{m_8_fu_1610_p2[63:1]}};
        select_ln893_1_reg_4765[0] <= select_ln893_1_fu_1634_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln1506_reg_4780 <= icmp_ln1506_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln874_1_reg_4732 <= icmp_ln874_1_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln878_reg_4817 <= icmp_ln878_fu_1806_p2;
        ret_51_reg_4799 <= ret_51_fu_1789_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd0))) begin
        icmp_ln885_1_reg_4736 <= grp_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln908_1_reg_4745 <= grp_fu_1041_p2;
        select_ln908_2_reg_4750 <= select_ln908_2_fu_1564_p3;
        trunc_ln893_1_reg_4755 <= trunc_ln893_1_fu_1572_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        icmp_ln908_reg_4977 <= grp_fu_1041_p2;
        select_ln908_reg_4982 <= select_ln908_fu_2697_p3;
        trunc_ln893_reg_4987 <= trunc_ln893_fu_2705_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        init_patch_addr_10_reg_4675[6 : 4] <= tmp_17_fu_1388_p3[6 : 4];
        init_patch_addr_11_reg_4680[6 : 4] <= tmp_18_fu_1403_p3[6 : 4];
        init_patch_addr_12_reg_4685[6 : 4] <= tmp_19_fu_1418_p3[6 : 4];
        init_patch_addr_13_reg_4690[6 : 4] <= tmp_20_fu_1433_p3[6 : 4];
        init_patch_addr_14_reg_4695[6 : 4] <= tmp_21_fu_1448_p3[6 : 4];
        init_patch_addr_15_reg_4700[6 : 4] <= tmp_22_fu_1463_p3[6 : 4];
        init_patch_addr_1_reg_4630[6 : 4] <= tmp_s_fu_1253_p3[6 : 4];
        init_patch_addr_2_reg_4635[6 : 4] <= tmp_9_fu_1268_p3[6 : 4];
        init_patch_addr_3_reg_4640[6 : 4] <= tmp_10_fu_1283_p3[6 : 4];
        init_patch_addr_4_reg_4645[6 : 4] <= tmp_11_fu_1298_p3[6 : 4];
        init_patch_addr_5_reg_4650[6 : 4] <= tmp_12_fu_1313_p3[6 : 4];
        init_patch_addr_6_reg_4655[6 : 4] <= tmp_13_fu_1328_p3[6 : 4];
        init_patch_addr_7_reg_4660[6 : 4] <= tmp_14_fu_1343_p3[6 : 4];
        init_patch_addr_8_reg_4665[6 : 4] <= tmp_15_fu_1358_p3[6 : 4];
        init_patch_addr_9_reg_4670[6 : 4] <= tmp_16_fu_1373_p3[6 : 4];
        init_patch_addr_reg_4625[6 : 4] <= zext_ln436_fu_1242_p1[6 : 4];
        start_index_V_1_load_reg_4705 <= start_index_V_3_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        lshr_ln428_10_reg_5311 <= {{add_ln428_11_fu_4216_p2[15:13]}};
        lshr_ln428_11_reg_5316 <= {{add_ln428_12_fu_4244_p2[15:13]}};
        lshr_ln428_12_reg_5321 <= {{add_ln428_13_fu_4272_p2[15:13]}};
        lshr_ln428_13_reg_5326 <= {{add_ln428_14_fu_4300_p2[15:13]}};
        lshr_ln428_14_reg_5331 <= {{add_ln428_15_fu_4322_p2[15:13]}};
        lshr_ln428_8_reg_5296 <= {{add_ln428_8_fu_4132_p2[15:13]}};
        lshr_ln428_9_reg_5301 <= {{add_ln428_9_fu_4160_p2[15:13]}};
        lshr_ln428_s_reg_5306 <= {{add_ln428_10_fu_4188_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        lshr_ln436_10_reg_5201 <= {{add_ln436_11_fu_3500_p2[15:13]}};
        lshr_ln436_11_reg_5206 <= {{add_ln436_12_fu_3528_p2[15:13]}};
        lshr_ln436_12_reg_5211 <= {{add_ln436_13_fu_3556_p2[15:13]}};
        lshr_ln436_13_reg_5216 <= {{add_ln436_14_fu_3584_p2[15:13]}};
        lshr_ln436_14_reg_5221 <= {{add_ln436_15_fu_3612_p2[15:13]}};
        lshr_ln436_8_reg_5186 <= {{add_ln436_8_fu_3416_p2[15:13]}};
        lshr_ln436_9_reg_5191 <= {{add_ln436_9_fu_3444_p2[15:13]}};
        lshr_ln436_s_reg_5196 <= {{add_ln436_10_fu_3472_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        lshr_ln475_10_reg_4912 <= {{add_ln475_11_fu_2324_p2[15:13]}};
        lshr_ln475_11_reg_4917 <= {{add_ln475_12_fu_2352_p2[15:13]}};
        lshr_ln475_12_reg_4922 <= {{add_ln475_13_fu_2380_p2[15:13]}};
        lshr_ln475_13_reg_4927 <= {{add_ln475_14_fu_2408_p2[15:13]}};
        lshr_ln475_14_reg_4932 <= {{add_ln475_15_fu_2430_p2[15:13]}};
        lshr_ln475_8_reg_4897 <= {{add_ln475_8_fu_2240_p2[15:13]}};
        lshr_ln475_9_reg_4902 <= {{add_ln475_9_fu_2268_p2[15:13]}};
        lshr_ln475_s_reg_4907 <= {{add_ln475_10_fu_2296_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_ln1148_reg_4599 <= grp_fu_1163_p2;
        tmp_27_reg_4604 <= {{grp_fu_1163_p2[182:131]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1475_p2 == 1'd0) & (leftRight_read_read_fu_342_p2 == 1'd1))) begin
        p_Result_10_reg_4727 <= start_value_V_fu_312[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0))) begin
        p_Result_14_reg_4740 <= start_value_V_fu_312[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        projectionToRow_V_reg_4615 <= {{ret_V_fu_1218_p2[51:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        r_V_2_reg_4583 <= r_V_2_fu_1138_p2;
        tmp_25_reg_4588 <= r_V_2_fu_1138_p2[32'd57];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1047 <= grp_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1475_p2 == 1'd0) & (leftRight_read_read_fu_342_p2 == 1'd1)))) begin
        reg_989 <= grp_fu_971_p3;
        reg_993 <= grp_fu_979_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ret_19_reg_5043 <= ret_19_fu_2875_p1;
        trunc_ln1346_reg_5025 <= trunc_ln1346_fu_2858_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ret_V_6_reg_4578[24 : 20] <= ret_V_6_fu_1126_p2[24 : 20];
        ret_V_7_reg_4573 <= ret_V_7_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        shl_ln2_reg_5064[15 : 13] <= shl_ln2_fu_2891_p3[15 : 13];
        trunc_ln436_reg_5082 <= trunc_ln436_fu_2922_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_1806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        shl_ln3_reg_4839[15 : 13] <= shl_ln3_fu_1822_p3[15 : 13];
        trunc_ln1461_reg_4821 <= trunc_ln1461_fu_1812_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln1506_fu_1705_p2))) begin
        start_index_V_2_reg_4794 <= start_index_V_2_fu_1761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_25_reg_4588 == 1'd1))) begin
        sub_ln1148_reg_4610 <= sub_ln1148_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln112_reg_4558[2 : 0] <= zext_ln112_fu_1063_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln885_1_reg_4736 == 1'd0) & (icmp_ln874_1_reg_4732 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (1'd1 == and_ln1506_reg_4785))) begin
        ap_phi_mux_lhs_5_phi_fu_899_p8 = start_index_V_2_reg_4794;
    end else begin
        ap_phi_mux_lhs_5_phi_fu_899_p8 = lhs_5_reg_896;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        get_radiiradii_ce0 = 1'b1;
    end else begin
        get_radiiradii_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_942_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_942_opcode = 5'd4;
    end else begin
        grp_fu_942_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_942_p0 = bitcast_ln734_fu_2823_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_942_p0 = bitcast_ln734_1_fu_1690_p1;
    end else begin
        grp_fu_942_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_942_p1 = 64'd4532020583610935537;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_942_p1 = 64'd13755392620465711345;
    end else begin
        grp_fu_942_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_continue = 1'b1;
    end else begin
        grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24))) begin
        init_patch_address0 = init_patch_addr_15_reg_4700;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_address0 = init_patch_addr_13_reg_4690;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_address0 = init_patch_addr_11_reg_4680;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_address0 = init_patch_addr_9_reg_4670;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_address0 = init_patch_addr_7_reg_4660;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_address0 = init_patch_addr_5_reg_4650;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_address0 = init_patch_addr_3_reg_4640;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_address0 = init_patch_addr_1_reg_4630;
    end else begin
        init_patch_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24))) begin
        init_patch_address1 = init_patch_addr_14_reg_4695;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_address1 = init_patch_addr_12_reg_4685;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_address1 = init_patch_addr_10_reg_4675;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_address1 = init_patch_addr_8_reg_4665;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_address1 = init_patch_addr_6_reg_4655;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_address1 = init_patch_addr_4_reg_4645;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_address1 = init_patch_addr_2_reg_4635;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_address1 = init_patch_addr_reg_4625;
    end else begin
        init_patch_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_ce0 = 1'b1;
    end else begin
        init_patch_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_ce1 = 1'b1;
    end else begin
        init_patch_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_d0 = trunc_ln428_15_fu_4512_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_d0 = trunc_ln428_13_fu_4474_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_d0 = trunc_ln428_11_fu_4430_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_d0 = trunc_ln428_9_fu_4386_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_d0 = trunc_ln428_7_fu_4342_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        init_patch_d0 = trunc_ln428_5_fu_4022_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        init_patch_d0 = trunc_ln428_3_fu_3920_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        init_patch_d0 = trunc_ln428_1_fu_3818_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_d0 = trunc_ln436_16_fu_3808_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_d0 = trunc_ln436_14_fu_3764_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_d0 = trunc_ln436_12_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_d0 = trunc_ln436_10_fu_3676_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_d0 = trunc_ln436_8_fu_3632_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_d0 = trunc_ln436_6_fu_3306_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_d0 = trunc_ln436_4_fu_3204_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_d0 = trunc_ln436_2_fu_3102_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_d0 = trunc_ln475_15_fu_2620_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_d0 = trunc_ln475_13_fu_2582_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_d0 = trunc_ln475_11_fu_2538_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_d0 = trunc_ln475_9_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_d0 = trunc_ln475_7_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_d0 = trunc_ln475_5_fu_2130_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_d0 = trunc_ln475_3_fu_2028_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_d0 = trunc_ln475_1_fu_1926_p1;
    end else begin
        init_patch_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_d1 = trunc_ln428_14_fu_4507_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_d1 = trunc_ln428_12_fu_4469_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_d1 = trunc_ln428_10_fu_4425_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_d1 = trunc_ln428_8_fu_4381_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_d1 = trunc_ln428_6_fu_4337_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        init_patch_d1 = trunc_ln428_4_fu_4017_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        init_patch_d1 = trunc_ln428_2_fu_3915_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        init_patch_d1 = trunc_ln428_fu_3813_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_d1 = trunc_ln436_15_fu_3803_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_d1 = trunc_ln436_13_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_d1 = trunc_ln436_11_fu_3715_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_d1 = trunc_ln436_9_fu_3671_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_d1 = trunc_ln436_7_fu_3627_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_d1 = trunc_ln436_5_fu_3301_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_d1 = trunc_ln436_3_fu_3199_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_d1 = trunc_ln436_1_fu_3097_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_d1 = trunc_ln475_14_fu_2615_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_d1 = trunc_ln475_12_fu_2577_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_d1 = trunc_ln475_10_fu_2533_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_d1 = trunc_ln475_8_fu_2489_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_d1 = trunc_ln475_6_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_d1 = trunc_ln475_4_fu_2125_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_d1 = trunc_ln475_2_fu_2023_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_d1 = trunc_ln475_fu_1921_p1;
    end else begin
        init_patch_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln878_reg_4817 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (leftRight_read_read_fu_342_p2 == 1'd0)))) begin
        init_patch_we0 = 1'b1;
    end else begin
        init_patch_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln878_reg_4817 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (leftRight_read_read_fu_342_p2 == 1'd0)))) begin
        init_patch_we1 = 1'b1;
    end else begin
        init_patch_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        num_points_address0 = zext_ln112_reg_4558;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_address0 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address0;
    end else begin
        num_points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        num_points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_ce0 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce0;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_ce1 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_ce1;
    end else begin
        num_points_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        points_address0 = zext_ln428_14_fu_4491_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        points_address0 = zext_ln428_12_fu_4447_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        points_address0 = zext_ln428_10_fu_4403_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        points_address0 = zext_ln428_8_fu_4359_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        points_address0 = zext_ln428_6_fu_4068_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        points_address0 = zext_ln428_4_fu_3966_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        points_address0 = zext_ln428_2_fu_3864_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address0 = zext_ln436_15_fu_3781_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address0 = zext_ln436_13_fu_3737_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address0 = zext_ln436_11_fu_3693_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address0 = zext_ln436_9_fu_3649_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address0 = zext_ln436_7_fu_3352_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address0 = zext_ln436_5_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address0 = zext_ln436_3_fu_3148_p1;
    end else if (((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address0 = zext_ln428_fu_3043_p1;
    end else if (((icmp_ln886_fu_2885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address0 = zext_ln436_1_fu_2934_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address0 = zext_ln475_14_fu_2599_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address0 = zext_ln475_12_fu_2555_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        points_address0 = zext_ln475_10_fu_2511_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        points_address0 = zext_ln475_8_fu_2467_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        points_address0 = zext_ln475_6_fu_2176_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        points_address0 = zext_ln475_4_fu_2074_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address0 = zext_ln475_2_fu_1972_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address0 = zext_ln475_1_fu_1916_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        points_address0 = zext_ln453_fu_1756_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_address0 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address0;
    end else begin
        points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        points_address1 = zext_ln428_15_fu_4502_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        points_address1 = zext_ln428_13_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        points_address1 = zext_ln428_11_fu_4420_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        points_address1 = zext_ln428_9_fu_4376_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        points_address1 = zext_ln428_7_fu_4114_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        points_address1 = zext_ln428_5_fu_4012_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        points_address1 = zext_ln428_3_fu_3910_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address1 = zext_ln436_16_fu_3798_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address1 = zext_ln436_14_fu_3754_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address1 = zext_ln436_12_fu_3710_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address1 = zext_ln436_10_fu_3666_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address1 = zext_ln436_8_fu_3398_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address1 = zext_ln436_6_fu_3296_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address1 = zext_ln436_4_fu_3194_p1;
    end else if (((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address1 = zext_ln428_1_fu_3092_p1;
    end else if (((icmp_ln886_fu_2885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address1 = zext_ln436_2_fu_2983_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address1 = zext_ln475_15_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address1 = zext_ln475_13_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        points_address1 = zext_ln475_11_fu_2528_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        points_address1 = zext_ln475_9_fu_2484_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        points_address1 = zext_ln475_7_fu_2222_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        points_address1 = zext_ln475_5_fu_2120_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address1 = zext_ln475_3_fu_2018_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address1 = zext_ln475_fu_1867_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_address1 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_address1;
    end else begin
        points_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | ((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln886_fu_2885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_ce0 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce0;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln886_fu_2885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        points_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_ce1 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_points_ce1;
    end else begin
        points_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1475_p2 == 1'd0) & (leftRight_read_read_fu_342_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((1'b1 == ap_CS_fsm_state10) & (((icmp_ln874_fu_1475_p2 == 1'd1) & (leftRight_read_read_fu_342_p2 == 1'd1)) | ((grp_fu_951_p2 == 1'd1) & (leftRight_read_read_fu_342_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln874_1_fu_1487_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln878_fu_1806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln886_fu_2885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1461_fu_1816_p2 = ($signed(ret_51_fu_1789_p1) + $signed(12'd4081));

assign add_ln428_10_fu_4188_p2 = (shl_ln428_10_fu_4180_p3 + shl_ln1_reg_5128);

assign add_ln428_11_fu_4216_p2 = (shl_ln428_11_fu_4208_p3 + shl_ln1_reg_5128);

assign add_ln428_12_fu_4244_p2 = (shl_ln428_12_fu_4236_p3 + shl_ln1_reg_5128);

assign add_ln428_13_fu_4272_p2 = (shl_ln428_13_fu_4264_p3 + shl_ln1_reg_5128);

assign add_ln428_14_fu_4300_p2 = (shl_ln428_14_fu_4292_p3 + shl_ln1_reg_5128);

assign add_ln428_15_fu_4322_p2 = (shl_ln428_15_fu_4315_p3 + shl_ln1_reg_5128);

assign add_ln428_16_fu_3029_p2 = ($signed(empty_fu_2988_p1) + $signed(9'd497));

assign add_ln428_17_fu_3078_p2 = ($signed(empty_fu_2988_p1) + $signed(9'd498));

assign add_ln428_18_fu_3851_p2 = ($signed(empty_reg_5110) + $signed(9'd499));

assign add_ln428_19_fu_3897_p2 = ($signed(empty_reg_5110) + $signed(9'd500));

assign add_ln428_1_fu_3062_p2 = (shl_ln428_2_fu_3054_p3 + shl_ln1_fu_2998_p3);

assign add_ln428_20_fu_3953_p2 = ($signed(empty_reg_5110) + $signed(9'd501));

assign add_ln428_21_fu_3999_p2 = ($signed(empty_reg_5110) + $signed(9'd502));

assign add_ln428_22_fu_4055_p2 = ($signed(empty_reg_5110) + $signed(9'd503));

assign add_ln428_23_fu_4101_p2 = ($signed(empty_reg_5110) + $signed(9'd504));

assign add_ln428_24_fu_4347_p2 = ($signed(empty_reg_5110) + $signed(9'd505));

assign add_ln428_25_fu_4364_p2 = ($signed(empty_reg_5110) + $signed(9'd506));

assign add_ln428_26_fu_4391_p2 = ($signed(empty_reg_5110) + $signed(9'd507));

assign add_ln428_27_fu_4408_p2 = ($signed(empty_reg_5110) + $signed(9'd508));

assign add_ln428_28_fu_4435_p2 = ($signed(empty_reg_5110) + $signed(9'd509));

assign add_ln428_29_fu_4452_p2 = ($signed(empty_reg_5110) + $signed(9'd510));

assign add_ln428_2_fu_3836_p2 = (shl_ln428_3_fu_3828_p3 + shl_ln1_reg_5128);

assign add_ln428_30_fu_4479_p2 = ($signed(empty_reg_5110) + $signed(9'd511));

assign add_ln428_3_fu_3882_p2 = (shl_ln428_4_fu_3874_p3 + shl_ln1_reg_5128);

assign add_ln428_4_fu_3938_p2 = (shl_ln428_5_fu_3930_p3 + shl_ln1_reg_5128);

assign add_ln428_5_fu_3984_p2 = (shl_ln428_6_fu_3976_p3 + shl_ln1_reg_5128);

assign add_ln428_6_fu_4040_p2 = (shl_ln428_7_fu_4032_p3 + shl_ln1_reg_5128);

assign add_ln428_7_fu_4086_p2 = (shl_ln428_8_fu_4078_p3 + shl_ln1_reg_5128);

assign add_ln428_8_fu_4132_p2 = (shl_ln428_9_fu_4124_p3 + shl_ln1_reg_5128);

assign add_ln428_9_fu_4160_p2 = (shl_ln428_s_fu_4152_p3 + shl_ln1_reg_5128);

assign add_ln428_fu_3013_p2 = (shl_ln428_1_fu_3005_p3 + shl_ln1_fu_2998_p3);

assign add_ln436_10_fu_3472_p2 = (shl_ln436_10_fu_3464_p3 + shl_ln2_reg_5064);

assign add_ln436_11_fu_3500_p2 = (shl_ln436_11_fu_3492_p3 + shl_ln2_reg_5064);

assign add_ln436_12_fu_3528_p2 = (shl_ln436_12_fu_3520_p3 + shl_ln2_reg_5064);

assign add_ln436_13_fu_3556_p2 = (shl_ln436_13_fu_3548_p3 + shl_ln2_reg_5064);

assign add_ln436_14_fu_3584_p2 = (shl_ln436_14_fu_3576_p3 + shl_ln2_reg_5064);

assign add_ln436_15_fu_3612_p2 = (shl_ln436_15_fu_3604_p3 + shl_ln2_reg_5064);

assign add_ln436_16_fu_2969_p2 = (trunc_ln436_fu_2922_p1 + 9'd1);

assign add_ln436_17_fu_3135_p2 = (trunc_ln436_reg_5082 + 9'd2);

assign add_ln436_18_fu_3181_p2 = (trunc_ln436_reg_5082 + 9'd3);

assign add_ln436_19_fu_3237_p2 = (trunc_ln436_reg_5082 + 9'd4);

assign add_ln436_1_fu_2953_p2 = (shl_ln436_2_fu_2945_p3 + shl_ln2_fu_2891_p3);

assign add_ln436_20_fu_3283_p2 = (trunc_ln436_reg_5082 + 9'd5);

assign add_ln436_21_fu_3339_p2 = (trunc_ln436_reg_5082 + 9'd6);

assign add_ln436_22_fu_3385_p2 = (trunc_ln436_reg_5082 + 9'd7);

assign add_ln436_23_fu_3637_p2 = (trunc_ln436_reg_5082 + 9'd8);

assign add_ln436_24_fu_3654_p2 = (trunc_ln436_reg_5082 + 9'd9);

assign add_ln436_25_fu_3681_p2 = (trunc_ln436_reg_5082 + 9'd10);

assign add_ln436_26_fu_3698_p2 = (trunc_ln436_reg_5082 + 9'd11);

assign add_ln436_27_fu_3725_p2 = (trunc_ln436_reg_5082 + 9'd12);

assign add_ln436_28_fu_3742_p2 = (trunc_ln436_reg_5082 + 9'd13);

assign add_ln436_29_fu_3769_p2 = (trunc_ln436_reg_5082 + 9'd14);

assign add_ln436_2_fu_3120_p2 = (shl_ln436_3_fu_3112_p3 + shl_ln2_reg_5064);

assign add_ln436_30_fu_3786_p2 = (trunc_ln436_reg_5082 + 9'd15);

assign add_ln436_3_fu_3166_p2 = (shl_ln436_4_fu_3158_p3 + shl_ln2_reg_5064);

assign add_ln436_4_fu_3222_p2 = (shl_ln436_5_fu_3214_p3 + shl_ln2_reg_5064);

assign add_ln436_5_fu_3268_p2 = (shl_ln436_6_fu_3260_p3 + shl_ln2_reg_5064);

assign add_ln436_6_fu_3324_p2 = (shl_ln436_7_fu_3316_p3 + shl_ln2_reg_5064);

assign add_ln436_7_fu_3370_p2 = (shl_ln436_8_fu_3362_p3 + shl_ln2_reg_5064);

assign add_ln436_8_fu_3416_p2 = (shl_ln436_9_fu_3408_p3 + shl_ln2_reg_5064);

assign add_ln436_9_fu_3444_p2 = (shl_ln436_s_fu_3436_p3 + shl_ln2_reg_5064);

assign add_ln436_fu_2906_p2 = (shl_ln436_1_fu_2898_p3 + shl_ln2_fu_2891_p3);

assign add_ln446_fu_1481_p2 = ($signed(num_points_q0) + $signed(32'd4294967295));

assign add_ln453_fu_1729_p2 = (shl_ln453_1_fu_1721_p3 + shl_ln_fu_1711_p3);

assign add_ln475_10_fu_2296_p2 = (shl_ln475_10_fu_2288_p3 + shl_ln3_reg_4839);

assign add_ln475_11_fu_2324_p2 = (shl_ln475_11_fu_2316_p3 + shl_ln3_reg_4839);

assign add_ln475_12_fu_2352_p2 = (shl_ln475_12_fu_2344_p3 + shl_ln3_reg_4839);

assign add_ln475_13_fu_2380_p2 = (shl_ln475_13_fu_2372_p3 + shl_ln3_reg_4839);

assign add_ln475_14_fu_2408_p2 = (shl_ln475_14_fu_2400_p3 + shl_ln3_reg_4839);

assign add_ln475_15_fu_2430_p2 = (shl_ln475_15_fu_2423_p3 + shl_ln3_reg_4839);

assign add_ln475_16_fu_1853_p2 = ($signed(trunc_ln1461_fu_1812_p1) + $signed(9'd497));

assign add_ln475_17_fu_1902_p2 = ($signed(trunc_ln1461_fu_1812_p1) + $signed(9'd498));

assign add_ln475_18_fu_1959_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd499));

assign add_ln475_19_fu_2005_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd500));

assign add_ln475_1_fu_1886_p2 = (shl_ln475_2_fu_1878_p3 + shl_ln3_fu_1822_p3);

assign add_ln475_20_fu_2061_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd501));

assign add_ln475_21_fu_2107_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd502));

assign add_ln475_22_fu_2163_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd503));

assign add_ln475_23_fu_2209_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd504));

assign add_ln475_24_fu_2455_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd505));

assign add_ln475_25_fu_2472_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd506));

assign add_ln475_26_fu_2499_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd507));

assign add_ln475_27_fu_2516_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd508));

assign add_ln475_28_fu_2543_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd509));

assign add_ln475_29_fu_2560_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd510));

assign add_ln475_2_fu_1944_p2 = (shl_ln475_3_fu_1936_p3 + shl_ln3_reg_4839);

assign add_ln475_30_fu_2587_p2 = ($signed(trunc_ln1461_reg_4821) + $signed(9'd511));

assign add_ln475_3_fu_1990_p2 = (shl_ln475_4_fu_1982_p3 + shl_ln3_reg_4839);

assign add_ln475_4_fu_2046_p2 = (shl_ln475_5_fu_2038_p3 + shl_ln3_reg_4839);

assign add_ln475_5_fu_2092_p2 = (shl_ln475_6_fu_2084_p3 + shl_ln3_reg_4839);

assign add_ln475_6_fu_2148_p2 = (shl_ln475_7_fu_2140_p3 + shl_ln3_reg_4839);

assign add_ln475_7_fu_2194_p2 = (shl_ln475_8_fu_2186_p3 + shl_ln3_reg_4839);

assign add_ln475_8_fu_2240_p2 = (shl_ln475_9_fu_2232_p3 + shl_ln3_reg_4839);

assign add_ln475_9_fu_2268_p2 = (shl_ln475_s_fu_2260_p3 + shl_ln3_reg_4839);

assign add_ln475_fu_1837_p2 = (shl_ln475_1_fu_1829_p3 + shl_ln3_fu_1822_p3);

assign add_ln915_1_fu_1666_p2 = (sub_ln915_1_fu_1661_p2 + select_ln893_1_reg_4765);

assign add_ln915_fu_2799_p2 = (sub_ln915_fu_2794_p2 + select_ln893_reg_4997);

assign and_ln1505_fu_2838_p2 = (or_ln1505_fu_2834_p2 & grp_fu_942_p2);

assign and_ln1506_fu_1705_p2 = (or_ln1506_fu_1701_p2 & grp_fu_942_p2);

assign and_ln899_1_fu_2683_p2 = (xor_ln899_fu_2677_p2 & grp_fu_1033_p3);

assign and_ln899_2_fu_1524_p2 = (reg_989 & or_ln899_fu_1518_p2);

assign and_ln899_3_fu_1550_p2 = (xor_ln899_1_fu_1544_p2 & grp_fu_1033_p3);

assign and_ln899_fu_2657_p2 = (reg_989 & or_ln899_2_fu_2651_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9_on_subcall_done = ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready & ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done) == 1'b0);
end

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done = (grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_done);

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready = (grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_ready);

assign bitcast_ln734_1_fu_1690_p1 = p_Result_17_fu_1678_p5;

assign bitcast_ln734_fu_2823_p1 = p_Result_13_fu_2811_p5;

assign empty_fu_2988_p0 = right_bound_V_fu_320;

assign empty_fu_2988_p1 = empty_fu_2988_p0[8:0];

assign get_radiiradii_address0 = zext_ln112_fu_1063_p1;

assign grp_fu_1005_p2 = (32'd32 - grp_fu_997_p3);

assign grp_fu_1011_p2 = ($signed(grp_fu_1005_p2) + $signed(32'd4294967243));

assign grp_fu_1017_p4 = {{grp_fu_1011_p2[31:1]}};

assign grp_fu_1027_p2 = (($signed(grp_fu_1017_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1033_p3 = reg_989[grp_fu_1011_p2];

assign grp_fu_1041_p2 = (($signed(grp_fu_1011_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1051_p2 = (32'd54 - reg_1047);

assign grp_fu_1057_p2 = ($signed(reg_1047) + $signed(32'd4294967242));

assign grp_fu_1163_p1 = 185'd129807421463370690713262408230503;

assign grp_fu_951_p2 = ((start_value_V_fu_312 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_957_p3 = start_value_V_fu_312[32'd31];

assign grp_fu_965_p2 = (32'd0 - start_value_V_fu_312);

assign grp_fu_971_p3 = ((grp_fu_957_p3[0:0] == 1'b1) ? grp_fu_965_p2 : start_value_V_fu_312);

integer ap_tvar_int_0;

always @ (grp_fu_971_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            grp_fu_979_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_979_p4[ap_tvar_int_0] = grp_fu_971_p3[31 - ap_tvar_int_0];
        end
    end
end


always @ (reg_993) begin
    if (reg_993[0] == 1'b1) begin
        grp_fu_997_p3 = 32'd0;
    end else if (reg_993[1] == 1'b1) begin
        grp_fu_997_p3 = 32'd1;
    end else if (reg_993[2] == 1'b1) begin
        grp_fu_997_p3 = 32'd2;
    end else if (reg_993[3] == 1'b1) begin
        grp_fu_997_p3 = 32'd3;
    end else if (reg_993[4] == 1'b1) begin
        grp_fu_997_p3 = 32'd4;
    end else if (reg_993[5] == 1'b1) begin
        grp_fu_997_p3 = 32'd5;
    end else if (reg_993[6] == 1'b1) begin
        grp_fu_997_p3 = 32'd6;
    end else if (reg_993[7] == 1'b1) begin
        grp_fu_997_p3 = 32'd7;
    end else if (reg_993[8] == 1'b1) begin
        grp_fu_997_p3 = 32'd8;
    end else if (reg_993[9] == 1'b1) begin
        grp_fu_997_p3 = 32'd9;
    end else if (reg_993[10] == 1'b1) begin
        grp_fu_997_p3 = 32'd10;
    end else if (reg_993[11] == 1'b1) begin
        grp_fu_997_p3 = 32'd11;
    end else if (reg_993[12] == 1'b1) begin
        grp_fu_997_p3 = 32'd12;
    end else if (reg_993[13] == 1'b1) begin
        grp_fu_997_p3 = 32'd13;
    end else if (reg_993[14] == 1'b1) begin
        grp_fu_997_p3 = 32'd14;
    end else if (reg_993[15] == 1'b1) begin
        grp_fu_997_p3 = 32'd15;
    end else if (reg_993[16] == 1'b1) begin
        grp_fu_997_p3 = 32'd16;
    end else if (reg_993[17] == 1'b1) begin
        grp_fu_997_p3 = 32'd17;
    end else if (reg_993[18] == 1'b1) begin
        grp_fu_997_p3 = 32'd18;
    end else if (reg_993[19] == 1'b1) begin
        grp_fu_997_p3 = 32'd19;
    end else if (reg_993[20] == 1'b1) begin
        grp_fu_997_p3 = 32'd20;
    end else if (reg_993[21] == 1'b1) begin
        grp_fu_997_p3 = 32'd21;
    end else if (reg_993[22] == 1'b1) begin
        grp_fu_997_p3 = 32'd22;
    end else if (reg_993[23] == 1'b1) begin
        grp_fu_997_p3 = 32'd23;
    end else if (reg_993[24] == 1'b1) begin
        grp_fu_997_p3 = 32'd24;
    end else if (reg_993[25] == 1'b1) begin
        grp_fu_997_p3 = 32'd25;
    end else if (reg_993[26] == 1'b1) begin
        grp_fu_997_p3 = 32'd26;
    end else if (reg_993[27] == 1'b1) begin
        grp_fu_997_p3 = 32'd27;
    end else if (reg_993[28] == 1'b1) begin
        grp_fu_997_p3 = 32'd28;
    end else if (reg_993[29] == 1'b1) begin
        grp_fu_997_p3 = 32'd29;
    end else if (reg_993[30] == 1'b1) begin
        grp_fu_997_p3 = 32'd30;
    end else if (reg_993[31] == 1'b1) begin
        grp_fu_997_p3 = 32'd31;
    end else begin
        grp_fu_997_p3 = 32'd32;
    end
end

assign grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_ap_start_reg;

assign icmp_ln1505_1_fu_2785_p2 = ((trunc_ln_fu_2775_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1505_fu_2828_p2 = ((add_ln915_fu_2799_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1506_1_fu_1652_p2 = ((trunc_ln1_fu_1642_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1506_fu_1695_p2 = ((add_ln915_1_fu_1666_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_1487_p2 = ((start_index_V_3_fu_308 == add_ln446_fu_1481_p2) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1475_p2 = ((start_index_V_3_fu_308 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1806_p2 = (($signed(ret_36_fu_1793_p2) < $signed(sext_ln878_fu_1802_p1)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_2885_p2 = (($signed(ret_fu_2862_p2) > $signed(ret_1_fu_2879_p2)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1530_p2 = ((and_ln899_2_fu_1524_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2663_p2 = ((and_ln899_fu_2657_p2 != 32'd0) ? 1'b1 : 1'b0);

assign leftRight_read_read_fu_342_p2 = leftRight;

assign lhs_7_fu_2992_p2 = ($signed(ret_19_fu_2875_p1) + $signed(12'd4081));

assign lshr_ln1_fu_3019_p4 = {{add_ln428_fu_3013_p2[15:13]}};

assign lshr_ln2_fu_2912_p4 = {{add_ln436_fu_2906_p2[15:13]}};

assign lshr_ln3_fu_1843_p4 = {{add_ln475_fu_1837_p2[15:13]}};

assign lshr_ln428_1_fu_3068_p4 = {{add_ln428_1_fu_3062_p2[15:13]}};

assign lshr_ln428_2_fu_3841_p4 = {{add_ln428_2_fu_3836_p2[15:13]}};

assign lshr_ln428_3_fu_3887_p4 = {{add_ln428_3_fu_3882_p2[15:13]}};

assign lshr_ln428_4_fu_3943_p4 = {{add_ln428_4_fu_3938_p2[15:13]}};

assign lshr_ln428_5_fu_3989_p4 = {{add_ln428_5_fu_3984_p2[15:13]}};

assign lshr_ln428_6_fu_4045_p4 = {{add_ln428_6_fu_4040_p2[15:13]}};

assign lshr_ln428_7_fu_4091_p4 = {{add_ln428_7_fu_4086_p2[15:13]}};

assign lshr_ln436_1_fu_2959_p4 = {{add_ln436_1_fu_2953_p2[15:13]}};

assign lshr_ln436_2_fu_3125_p4 = {{add_ln436_2_fu_3120_p2[15:13]}};

assign lshr_ln436_3_fu_3171_p4 = {{add_ln436_3_fu_3166_p2[15:13]}};

assign lshr_ln436_4_fu_3227_p4 = {{add_ln436_4_fu_3222_p2[15:13]}};

assign lshr_ln436_5_fu_3273_p4 = {{add_ln436_5_fu_3268_p2[15:13]}};

assign lshr_ln436_6_fu_3329_p4 = {{add_ln436_6_fu_3324_p2[15:13]}};

assign lshr_ln436_7_fu_3375_p4 = {{add_ln436_7_fu_3370_p2[15:13]}};

assign lshr_ln475_1_fu_1892_p4 = {{add_ln475_1_fu_1886_p2[15:13]}};

assign lshr_ln475_2_fu_1949_p4 = {{add_ln475_2_fu_1944_p2[15:13]}};

assign lshr_ln475_3_fu_1995_p4 = {{add_ln475_3_fu_1990_p2[15:13]}};

assign lshr_ln475_4_fu_2051_p4 = {{add_ln475_4_fu_2046_p2[15:13]}};

assign lshr_ln475_5_fu_2097_p4 = {{add_ln475_5_fu_2092_p2[15:13]}};

assign lshr_ln475_6_fu_2153_p4 = {{add_ln475_6_fu_2148_p2[15:13]}};

assign lshr_ln475_7_fu_2199_p4 = {{add_ln475_7_fu_2194_p2[15:13]}};

assign lshr_ln897_1_fu_1506_p2 = 32'd4294967295 >> zext_ln897_1_fu_1502_p1;

assign lshr_ln897_fu_2639_p2 = 32'd4294967295 >> zext_ln897_fu_2635_p1;

assign lshr_ln908_1_fu_1594_p2 = zext_ln909_3_fu_1576_p1 >> zext_ln908_1_fu_1590_p1;

assign lshr_ln908_fu_2727_p2 = zext_ln909_2_fu_2709_p1 >> zext_ln908_fu_2723_p1;

assign lshr_ln_fu_1735_p4 = {{add_ln453_fu_1729_p2[15:13]}};

assign m_3_fu_2743_p2 = (m_fu_2733_p3 + zext_ln911_fu_2740_p1);

assign m_7_fu_1600_p3 = ((icmp_ln908_1_reg_4745[0:0] == 1'b1) ? lshr_ln908_1_fu_1594_p2 : shl_ln909_1_fu_1584_p2);

assign m_8_fu_1610_p2 = (m_7_fu_1600_p3 + zext_ln911_1_fu_1607_p1);

assign m_fu_2733_p3 = ((icmp_ln908_reg_4977[0:0] == 1'b1) ? lshr_ln908_fu_2727_p2 : shl_ln909_fu_2717_p2);

assign num_points_address1 = grp_p_find_boundaries_and_starting_index_and_value9_fu_922_num_points_address1;

assign or_ln1505_fu_2834_p2 = (icmp_ln1505_reg_5012 | icmp_ln1505_1_reg_5002);

assign or_ln1506_fu_1701_p2 = (icmp_ln1506_reg_4780 | icmp_ln1506_1_reg_4770);

assign or_ln428_10_fu_1457_p2 = (tmp_fu_1235_p3 | 7'd15);

assign or_ln428_1_fu_1322_p2 = (tmp_fu_1235_p3 | 7'd6);

assign or_ln428_2_fu_1337_p2 = (tmp_fu_1235_p3 | 7'd7);

assign or_ln428_3_fu_1352_p2 = (tmp_fu_1235_p3 | 7'd8);

assign or_ln428_4_fu_1367_p2 = (tmp_fu_1235_p3 | 7'd9);

assign or_ln428_5_fu_1382_p2 = (tmp_fu_1235_p3 | 7'd10);

assign or_ln428_6_fu_1397_p2 = (tmp_fu_1235_p3 | 7'd11);

assign or_ln428_7_fu_1412_p2 = (tmp_fu_1235_p3 | 7'd12);

assign or_ln428_8_fu_1427_p2 = (tmp_fu_1235_p3 | 7'd13);

assign or_ln428_9_fu_1442_p2 = (tmp_fu_1235_p3 | 7'd14);

assign or_ln428_fu_1307_p2 = (tmp_fu_1235_p3 | 7'd5);

assign or_ln436_1_fu_1262_p2 = (tmp_fu_1235_p3 | 7'd2);

assign or_ln436_2_fu_1277_p2 = (tmp_fu_1235_p3 | 7'd3);

assign or_ln436_3_fu_1292_p2 = (tmp_fu_1235_p3 | 7'd4);

assign or_ln436_fu_1247_p2 = (tmp_fu_1235_p3 | 7'd1);

assign or_ln899_2_fu_2651_p2 = (shl_ln899_fu_2645_p2 | lshr_ln897_fu_2639_p2);

assign or_ln899_fu_1518_p2 = (shl_ln899_1_fu_1512_p2 | lshr_ln897_1_fu_1506_p2);

assign p_Result_13_fu_2811_p5 = {{tmp_3_fu_2804_p3}, {zext_ln912_fu_2791_p1[51:0]}};

assign p_Result_17_fu_1678_p5 = {{tmp_4_fu_1671_p3}, {zext_ln912_1_fu_1658_p1[51:0]}};

assign p_Result_6_fu_1626_p3 = m_8_fu_1610_p2[32'd54];

assign p_Result_s_fu_2759_p3 = m_3_fu_2743_p2[32'd54];

assign r_V_2_fu_1138_p1 = r_V_2_fu_1138_p10;

assign r_V_2_fu_1138_p10 = ret_V_6_reg_4578;

assign ret_10_fu_4027_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4087));

assign ret_11_fu_4073_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4088));

assign ret_12_fu_4119_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4089));

assign ret_13_fu_4147_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4090));

assign ret_14_fu_4175_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4091));

assign ret_15_fu_4203_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4092));

assign ret_16_fu_4231_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4093));

assign ret_17_fu_4259_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4094));

assign ret_18_fu_4287_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4095));

assign ret_19_fu_2875_p0 = right_bound_V_fu_320;

assign ret_19_fu_2875_p1 = ret_19_fu_2875_p0[11:0];

assign ret_1_fu_2879_p2 = ($signed(sext_ln215_1_fu_2871_p1) + $signed(33'd1));

assign ret_21_fu_2939_p2 = (trunc_ln1346_fu_2858_p1 + 12'd1);

assign ret_22_fu_3107_p2 = (trunc_ln1346_reg_5025 + 12'd2);

assign ret_23_fu_3153_p2 = (trunc_ln1346_reg_5025 + 12'd3);

assign ret_24_fu_3209_p2 = (trunc_ln1346_reg_5025 + 12'd4);

assign ret_25_fu_3255_p2 = (trunc_ln1346_reg_5025 + 12'd5);

assign ret_26_fu_3311_p2 = (trunc_ln1346_reg_5025 + 12'd6);

assign ret_27_fu_3357_p2 = (trunc_ln1346_reg_5025 + 12'd7);

assign ret_28_fu_3403_p2 = (trunc_ln1346_reg_5025 + 12'd8);

assign ret_29_fu_3431_p2 = (trunc_ln1346_reg_5025 + 12'd9);

assign ret_30_fu_3459_p2 = (trunc_ln1346_reg_5025 + 12'd10);

assign ret_31_fu_3487_p2 = (trunc_ln1346_reg_5025 + 12'd11);

assign ret_32_fu_3515_p2 = (trunc_ln1346_reg_5025 + 12'd12);

assign ret_33_fu_3543_p2 = (trunc_ln1346_reg_5025 + 12'd13);

assign ret_34_fu_3571_p2 = (trunc_ln1346_reg_5025 + 12'd14);

assign ret_35_fu_3599_p2 = (trunc_ln1346_reg_5025 + 12'd15);

assign ret_36_fu_1793_p2 = ($signed(sext_ln215_2_fu_1785_p1) + $signed(33'd8589934577));

assign ret_37_fu_1872_p2 = ($signed(ret_51_fu_1789_p1) + $signed(12'd4082));

assign ret_38_fu_1931_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4083));

assign ret_39_fu_1977_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4084));

assign ret_40_fu_2033_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4085));

assign ret_41_fu_2079_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4086));

assign ret_42_fu_2135_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4087));

assign ret_43_fu_2181_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4088));

assign ret_44_fu_2227_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4089));

assign ret_45_fu_2255_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4090));

assign ret_46_fu_2283_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4091));

assign ret_47_fu_2311_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4092));

assign ret_48_fu_2339_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4093));

assign ret_49_fu_2367_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4094));

assign ret_50_fu_2395_p2 = ($signed(ret_51_reg_4799) + $signed(12'd4095));

assign ret_51_fu_1789_p1 = ap_phi_mux_lhs_5_phi_fu_899_p8[11:0];

assign ret_5_fu_3048_p2 = ($signed(ret_19_fu_2875_p1) + $signed(12'd4082));

assign ret_6_fu_3823_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4083));

assign ret_7_fu_3869_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4084));

assign ret_8_fu_3925_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4085));

assign ret_9_fu_3971_p2 = ($signed(ret_19_reg_5043) + $signed(12'd4086));

assign ret_V_6_fu_1126_p2 = ($signed(y_V_fu_1104_p3) + $signed(25'd28311552));

assign ret_V_7_fu_1120_p2 = ($signed(sext_ln703_fu_1112_p1) - $signed(sext_ln703_2_fu_1116_p1));

assign ret_V_fu_1218_p2 = (select_ln1148_1_fu_1205_p3 + rhs_fu_1211_p3);

assign ret_fu_2862_p2 = ($signed(sext_ln215_fu_2854_p1) + $signed(33'd16));

assign rhs_fu_1211_p1 = p_read;

assign rhs_fu_1211_p3 = {{rhs_fu_1211_p1}, {20'd0}};

assign select_ln1148_1_fu_1205_p3 = ((tmp_25_reg_4588[0:0] == 1'b1) ? sub_ln1148_1_fu_1199_p2 : tmp_27_reg_4604);

assign select_ln1148_fu_1193_p3 = ((tmp_25_reg_4588[0:0] == 1'b1) ? tmp_26_fu_1184_p4 : tmp_27_reg_4604);

assign select_ln893_1_fu_1634_p3 = ((p_Result_6_fu_1626_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln893_fu_2767_p3 = ((p_Result_s_fu_2759_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln896_1_fu_1556_p3 = ((grp_fu_1027_p2[0:0] == 1'b1) ? icmp_ln899_1_fu_1530_p2 : grp_fu_1033_p3);

assign select_ln896_fu_2689_p3 = ((grp_fu_1027_p2[0:0] == 1'b1) ? icmp_ln899_fu_2663_p2 : grp_fu_1033_p3);

assign select_ln908_2_fu_1564_p3 = ((grp_fu_1041_p2[0:0] == 1'b1) ? select_ln896_1_fu_1556_p3 : and_ln899_3_fu_1550_p2);

assign select_ln908_fu_2697_p3 = ((grp_fu_1041_p2[0:0] == 1'b1) ? select_ln896_fu_2689_p3 : and_ln899_1_fu_2683_p2);

assign sext_ln215_1_fu_2871_p0 = right_bound_V_fu_320;

assign sext_ln215_1_fu_2871_p1 = sext_ln215_1_fu_2871_p0;

assign sext_ln215_2_fu_1785_p1 = ap_phi_mux_lhs_5_phi_fu_899_p8;

assign sext_ln215_fu_2854_p1 = lhs_reg_909;

assign sext_ln703_2_fu_1116_p0 = p_read;

assign sext_ln703_2_fu_1116_p1 = sext_ln703_2_fu_1116_p0;

assign sext_ln703_fu_1112_p1 = $signed(z_top);

assign sext_ln878_fu_1802_p1 = $signed(left_bound_V_fu_316);

assign shl_ln1_fu_2998_p3 = {{i_offset}, {13'd0}};

assign shl_ln2_fu_2891_p3 = {{i_offset}, {13'd0}};

assign shl_ln3_fu_1822_p3 = {{i_offset}, {13'd0}};

assign shl_ln428_10_fu_4180_p3 = {{ret_14_fu_4175_p2}, {4'd0}};

assign shl_ln428_11_fu_4208_p3 = {{ret_15_fu_4203_p2}, {4'd0}};

assign shl_ln428_12_fu_4236_p3 = {{ret_16_fu_4231_p2}, {4'd0}};

assign shl_ln428_13_fu_4264_p3 = {{ret_17_fu_4259_p2}, {4'd0}};

assign shl_ln428_14_fu_4292_p3 = {{ret_18_fu_4287_p2}, {4'd0}};

assign shl_ln428_15_fu_4315_p3 = {{ret_19_reg_5043}, {4'd0}};

assign shl_ln428_1_fu_3005_p3 = {{lhs_7_fu_2992_p2}, {4'd0}};

assign shl_ln428_2_fu_3054_p3 = {{ret_5_fu_3048_p2}, {4'd0}};

assign shl_ln428_3_fu_3828_p3 = {{ret_6_fu_3823_p2}, {4'd0}};

assign shl_ln428_4_fu_3874_p3 = {{ret_7_fu_3869_p2}, {4'd0}};

assign shl_ln428_5_fu_3930_p3 = {{ret_8_fu_3925_p2}, {4'd0}};

assign shl_ln428_6_fu_3976_p3 = {{ret_9_fu_3971_p2}, {4'd0}};

assign shl_ln428_7_fu_4032_p3 = {{ret_10_fu_4027_p2}, {4'd0}};

assign shl_ln428_8_fu_4078_p3 = {{ret_11_fu_4073_p2}, {4'd0}};

assign shl_ln428_9_fu_4124_p3 = {{ret_12_fu_4119_p2}, {4'd0}};

assign shl_ln428_s_fu_4152_p3 = {{ret_13_fu_4147_p2}, {4'd0}};

assign shl_ln436_10_fu_3464_p3 = {{ret_30_fu_3459_p2}, {4'd0}};

assign shl_ln436_11_fu_3492_p3 = {{ret_31_fu_3487_p2}, {4'd0}};

assign shl_ln436_12_fu_3520_p3 = {{ret_32_fu_3515_p2}, {4'd0}};

assign shl_ln436_13_fu_3548_p3 = {{ret_33_fu_3543_p2}, {4'd0}};

assign shl_ln436_14_fu_3576_p3 = {{ret_34_fu_3571_p2}, {4'd0}};

assign shl_ln436_15_fu_3604_p3 = {{ret_35_fu_3599_p2}, {4'd0}};

assign shl_ln436_1_fu_2898_p3 = {{trunc_ln1346_fu_2858_p1}, {4'd0}};

assign shl_ln436_2_fu_2945_p3 = {{ret_21_fu_2939_p2}, {4'd0}};

assign shl_ln436_3_fu_3112_p3 = {{ret_22_fu_3107_p2}, {4'd0}};

assign shl_ln436_4_fu_3158_p3 = {{ret_23_fu_3153_p2}, {4'd0}};

assign shl_ln436_5_fu_3214_p3 = {{ret_24_fu_3209_p2}, {4'd0}};

assign shl_ln436_6_fu_3260_p3 = {{ret_25_fu_3255_p2}, {4'd0}};

assign shl_ln436_7_fu_3316_p3 = {{ret_26_fu_3311_p2}, {4'd0}};

assign shl_ln436_8_fu_3362_p3 = {{ret_27_fu_3357_p2}, {4'd0}};

assign shl_ln436_9_fu_3408_p3 = {{ret_28_fu_3403_p2}, {4'd0}};

assign shl_ln436_s_fu_3436_p3 = {{ret_29_fu_3431_p2}, {4'd0}};

assign shl_ln453_1_fu_1721_p3 = {{trunc_ln453_fu_1718_p1}, {4'd0}};

assign shl_ln475_10_fu_2288_p3 = {{ret_46_fu_2283_p2}, {4'd0}};

assign shl_ln475_11_fu_2316_p3 = {{ret_47_fu_2311_p2}, {4'd0}};

assign shl_ln475_12_fu_2344_p3 = {{ret_48_fu_2339_p2}, {4'd0}};

assign shl_ln475_13_fu_2372_p3 = {{ret_49_fu_2367_p2}, {4'd0}};

assign shl_ln475_14_fu_2400_p3 = {{ret_50_fu_2395_p2}, {4'd0}};

assign shl_ln475_15_fu_2423_p3 = {{ret_51_reg_4799}, {4'd0}};

assign shl_ln475_1_fu_1829_p3 = {{add_ln1461_fu_1816_p2}, {4'd0}};

assign shl_ln475_2_fu_1878_p3 = {{ret_37_fu_1872_p2}, {4'd0}};

assign shl_ln475_3_fu_1936_p3 = {{ret_38_fu_1931_p2}, {4'd0}};

assign shl_ln475_4_fu_1982_p3 = {{ret_39_fu_1977_p2}, {4'd0}};

assign shl_ln475_5_fu_2038_p3 = {{ret_40_fu_2033_p2}, {4'd0}};

assign shl_ln475_6_fu_2084_p3 = {{ret_41_fu_2079_p2}, {4'd0}};

assign shl_ln475_7_fu_2140_p3 = {{ret_42_fu_2135_p2}, {4'd0}};

assign shl_ln475_8_fu_2186_p3 = {{ret_43_fu_2181_p2}, {4'd0}};

assign shl_ln475_9_fu_2232_p3 = {{ret_44_fu_2227_p2}, {4'd0}};

assign shl_ln475_s_fu_2260_p3 = {{ret_45_fu_2255_p2}, {4'd0}};

assign shl_ln899_1_fu_1512_p2 = 32'd1 << grp_fu_1011_p2;

assign shl_ln899_fu_2645_p2 = 32'd1 << grp_fu_1011_p2;

assign shl_ln909_1_fu_1584_p2 = zext_ln909_3_fu_1576_p1 << zext_ln909_1_fu_1580_p1;

assign shl_ln909_fu_2717_p2 = zext_ln909_2_fu_2709_p1 << zext_ln909_fu_2713_p1;

assign shl_ln_fu_1711_p3 = {{i_offset}, {13'd0}};

assign start_index_V_2_fu_1761_p2 = (start_index_V_3_fu_308 + 32'd1);

assign start_index_V_fu_2844_p2 = ($signed(start_index_V_1_load_reg_4705) + $signed(32'd4294967295));

assign start_value_V_1_fu_1775_p2 = (z_bits_fu_1771_p1 - projectionToRow_V_reg_4615);

assign sub_ln1148_1_fu_1199_p2 = (52'd0 - select_ln1148_fu_1193_p3);

assign sub_ln1148_fu_1179_p2 = (185'd0 - mul_ln1148_reg_4599);

assign sub_ln897_1_fu_1496_p2 = (6'd22 - trunc_ln897_1_fu_1492_p1);

assign sub_ln897_fu_2629_p2 = (6'd22 - trunc_ln897_fu_2625_p1);

assign sub_ln915_1_fu_1661_p2 = (11'd12 - trunc_ln893_1_reg_4755);

assign sub_ln915_fu_2794_p2 = (11'd12 - trunc_ln893_reg_4987);

assign tmp_10_fu_1283_p3 = {{57'd0}, {or_ln436_2_fu_1277_p2}};

assign tmp_11_fu_1298_p3 = {{57'd0}, {or_ln436_3_fu_1292_p2}};

assign tmp_12_fu_1313_p3 = {{57'd0}, {or_ln428_fu_1307_p2}};

assign tmp_13_fu_1328_p3 = {{57'd0}, {or_ln428_1_fu_1322_p2}};

assign tmp_14_fu_1343_p3 = {{57'd0}, {or_ln428_2_fu_1337_p2}};

assign tmp_15_fu_1358_p3 = {{57'd0}, {or_ln428_3_fu_1352_p2}};

assign tmp_16_fu_1373_p3 = {{57'd0}, {or_ln428_4_fu_1367_p2}};

assign tmp_17_fu_1388_p3 = {{57'd0}, {or_ln428_5_fu_1382_p2}};

assign tmp_18_fu_1403_p3 = {{57'd0}, {or_ln428_6_fu_1397_p2}};

assign tmp_19_fu_1418_p3 = {{57'd0}, {or_ln428_7_fu_1412_p2}};

assign tmp_20_fu_1433_p3 = {{57'd0}, {or_ln428_8_fu_1427_p2}};

assign tmp_21_fu_1448_p3 = {{57'd0}, {or_ln428_9_fu_1442_p2}};

assign tmp_22_fu_1463_p3 = {{57'd0}, {or_ln428_10_fu_1457_p2}};

assign tmp_24_fu_1152_p3 = {{r_V_2_reg_4583}, {20'd0}};

assign tmp_26_fu_1184_p4 = {{sub_ln1148_reg_4610[182:131]}};

assign tmp_28_fu_1748_p3 = {{lshr_ln_fu_1735_p4}, {trunc_ln453_1_fu_1745_p1}};

assign tmp_30_fu_2669_p3 = grp_fu_1011_p2[32'd31];

assign tmp_31_fu_3035_p3 = {{lshr_ln1_fu_3019_p4}, {add_ln428_16_fu_3029_p2}};

assign tmp_32_fu_3084_p3 = {{lshr_ln428_1_fu_3068_p4}, {add_ln428_17_fu_3078_p2}};

assign tmp_34_fu_1536_p3 = grp_fu_1011_p2[32'd31];

assign tmp_35_fu_3856_p3 = {{lshr_ln428_2_fu_3841_p4}, {add_ln428_18_fu_3851_p2}};

assign tmp_36_fu_3902_p3 = {{lshr_ln428_3_fu_3887_p4}, {add_ln428_19_fu_3897_p2}};

assign tmp_37_fu_3958_p3 = {{lshr_ln428_4_fu_3943_p4}, {add_ln428_20_fu_3953_p2}};

assign tmp_38_fu_4004_p3 = {{lshr_ln428_5_fu_3989_p4}, {add_ln428_21_fu_3999_p2}};

assign tmp_39_fu_4060_p3 = {{lshr_ln428_6_fu_4045_p4}, {add_ln428_22_fu_4055_p2}};

assign tmp_3_fu_2804_p3 = {{p_Result_10_reg_4727}, {add_ln915_fu_2799_p2}};

assign tmp_40_fu_4106_p3 = {{lshr_ln428_7_fu_4091_p4}, {add_ln428_23_fu_4101_p2}};

assign tmp_41_fu_4352_p3 = {{lshr_ln428_8_reg_5296}, {add_ln428_24_fu_4347_p2}};

assign tmp_42_fu_4369_p3 = {{lshr_ln428_9_reg_5301}, {add_ln428_25_fu_4364_p2}};

assign tmp_43_fu_4396_p3 = {{lshr_ln428_s_reg_5306}, {add_ln428_26_fu_4391_p2}};

assign tmp_44_fu_4413_p3 = {{lshr_ln428_10_reg_5311}, {add_ln428_27_fu_4408_p2}};

assign tmp_45_fu_4440_p3 = {{lshr_ln428_11_reg_5316}, {add_ln428_28_fu_4435_p2}};

assign tmp_46_fu_4457_p3 = {{lshr_ln428_12_reg_5321}, {add_ln428_29_fu_4452_p2}};

assign tmp_47_fu_4484_p3 = {{lshr_ln428_13_reg_5326}, {add_ln428_30_fu_4479_p2}};

assign tmp_48_fu_4496_p3 = {{lshr_ln428_14_reg_5331}, {empty_reg_5110}};

assign tmp_49_fu_2926_p3 = {{lshr_ln2_fu_2912_p4}, {trunc_ln436_fu_2922_p1}};

assign tmp_4_fu_1671_p3 = {{p_Result_14_reg_4740}, {add_ln915_1_fu_1666_p2}};

assign tmp_50_fu_2975_p3 = {{lshr_ln436_1_fu_2959_p4}, {add_ln436_16_fu_2969_p2}};

assign tmp_51_fu_3140_p3 = {{lshr_ln436_2_fu_3125_p4}, {add_ln436_17_fu_3135_p2}};

assign tmp_52_fu_3186_p3 = {{lshr_ln436_3_fu_3171_p4}, {add_ln436_18_fu_3181_p2}};

assign tmp_53_fu_3242_p3 = {{lshr_ln436_4_fu_3227_p4}, {add_ln436_19_fu_3237_p2}};

assign tmp_54_fu_3288_p3 = {{lshr_ln436_5_fu_3273_p4}, {add_ln436_20_fu_3283_p2}};

assign tmp_55_fu_3344_p3 = {{lshr_ln436_6_fu_3329_p4}, {add_ln436_21_fu_3339_p2}};

assign tmp_56_fu_3390_p3 = {{lshr_ln436_7_fu_3375_p4}, {add_ln436_22_fu_3385_p2}};

assign tmp_57_fu_3642_p3 = {{lshr_ln436_8_reg_5186}, {add_ln436_23_fu_3637_p2}};

assign tmp_58_fu_3659_p3 = {{lshr_ln436_9_reg_5191}, {add_ln436_24_fu_3654_p2}};

assign tmp_59_fu_3686_p3 = {{lshr_ln436_s_reg_5196}, {add_ln436_25_fu_3681_p2}};

assign tmp_60_fu_3703_p3 = {{lshr_ln436_10_reg_5201}, {add_ln436_26_fu_3698_p2}};

assign tmp_61_fu_3730_p3 = {{lshr_ln436_11_reg_5206}, {add_ln436_27_fu_3725_p2}};

assign tmp_62_fu_3747_p3 = {{lshr_ln436_12_reg_5211}, {add_ln436_28_fu_3742_p2}};

assign tmp_63_fu_3774_p3 = {{lshr_ln436_13_reg_5216}, {add_ln436_29_fu_3769_p2}};

assign tmp_64_fu_3791_p3 = {{lshr_ln436_14_reg_5221}, {add_ln436_30_fu_3786_p2}};

assign tmp_65_fu_1859_p3 = {{lshr_ln3_fu_1843_p4}, {add_ln475_16_fu_1853_p2}};

assign tmp_66_fu_1908_p3 = {{lshr_ln475_1_fu_1892_p4}, {add_ln475_17_fu_1902_p2}};

assign tmp_67_fu_1964_p3 = {{lshr_ln475_2_fu_1949_p4}, {add_ln475_18_fu_1959_p2}};

assign tmp_68_fu_2010_p3 = {{lshr_ln475_3_fu_1995_p4}, {add_ln475_19_fu_2005_p2}};

assign tmp_69_fu_2066_p3 = {{lshr_ln475_4_fu_2051_p4}, {add_ln475_20_fu_2061_p2}};

assign tmp_70_fu_2112_p3 = {{lshr_ln475_5_fu_2097_p4}, {add_ln475_21_fu_2107_p2}};

assign tmp_71_fu_2168_p3 = {{lshr_ln475_6_fu_2153_p4}, {add_ln475_22_fu_2163_p2}};

assign tmp_72_fu_2214_p3 = {{lshr_ln475_7_fu_2199_p4}, {add_ln475_23_fu_2209_p2}};

assign tmp_73_fu_2460_p3 = {{lshr_ln475_8_reg_4897}, {add_ln475_24_fu_2455_p2}};

assign tmp_74_fu_2477_p3 = {{lshr_ln475_9_reg_4902}, {add_ln475_25_fu_2472_p2}};

assign tmp_75_fu_2504_p3 = {{lshr_ln475_s_reg_4907}, {add_ln475_26_fu_2499_p2}};

assign tmp_76_fu_2521_p3 = {{lshr_ln475_10_reg_4912}, {add_ln475_27_fu_2516_p2}};

assign tmp_77_fu_2548_p3 = {{lshr_ln475_11_reg_4917}, {add_ln475_28_fu_2543_p2}};

assign tmp_78_fu_2565_p3 = {{lshr_ln475_12_reg_4922}, {add_ln475_29_fu_2560_p2}};

assign tmp_79_fu_2592_p3 = {{lshr_ln475_13_reg_4927}, {add_ln475_30_fu_2587_p2}};

assign tmp_80_fu_2604_p3 = {{lshr_ln475_14_reg_4932}, {trunc_ln1461_reg_4821}};

assign tmp_9_fu_1268_p3 = {{57'd0}, {or_ln436_1_fu_1262_p2}};

assign tmp_fu_1235_p3 = {{i_offset}, {4'd0}};

assign tmp_s_fu_1253_p3 = {{57'd0}, {or_ln436_fu_1247_p2}};

assign trunc_ln1346_fu_2858_p1 = lhs_reg_909[11:0];

assign trunc_ln1461_fu_1812_p1 = ap_phi_mux_lhs_5_phi_fu_899_p8[8:0];

assign trunc_ln1_fu_1642_p4 = {{m_8_fu_1610_p2[52:1]}};

assign trunc_ln428_10_fu_4425_p1 = points_q0[95:0];

assign trunc_ln428_11_fu_4430_p1 = points_q1[95:0];

assign trunc_ln428_12_fu_4469_p1 = points_q0[95:0];

assign trunc_ln428_13_fu_4474_p1 = points_q1[95:0];

assign trunc_ln428_14_fu_4507_p1 = points_q0[95:0];

assign trunc_ln428_15_fu_4512_p1 = points_q1[95:0];

assign trunc_ln428_1_fu_3818_p1 = points_q1[95:0];

assign trunc_ln428_2_fu_3915_p1 = points_q0[95:0];

assign trunc_ln428_3_fu_3920_p1 = points_q1[95:0];

assign trunc_ln428_4_fu_4017_p1 = points_q0[95:0];

assign trunc_ln428_5_fu_4022_p1 = points_q1[95:0];

assign trunc_ln428_6_fu_4337_p1 = points_q0[95:0];

assign trunc_ln428_7_fu_4342_p1 = points_q1[95:0];

assign trunc_ln428_8_fu_4381_p1 = points_q0[95:0];

assign trunc_ln428_9_fu_4386_p1 = points_q1[95:0];

assign trunc_ln428_fu_3813_p1 = points_q0[95:0];

assign trunc_ln436_10_fu_3676_p1 = points_q1[95:0];

assign trunc_ln436_11_fu_3715_p1 = points_q0[95:0];

assign trunc_ln436_12_fu_3720_p1 = points_q1[95:0];

assign trunc_ln436_13_fu_3759_p1 = points_q0[95:0];

assign trunc_ln436_14_fu_3764_p1 = points_q1[95:0];

assign trunc_ln436_15_fu_3803_p1 = points_q0[95:0];

assign trunc_ln436_16_fu_3808_p1 = points_q1[95:0];

assign trunc_ln436_1_fu_3097_p1 = points_q0[95:0];

assign trunc_ln436_2_fu_3102_p1 = points_q1[95:0];

assign trunc_ln436_3_fu_3199_p1 = points_q0[95:0];

assign trunc_ln436_4_fu_3204_p1 = points_q1[95:0];

assign trunc_ln436_5_fu_3301_p1 = points_q0[95:0];

assign trunc_ln436_6_fu_3306_p1 = points_q1[95:0];

assign trunc_ln436_7_fu_3627_p1 = points_q0[95:0];

assign trunc_ln436_8_fu_3632_p1 = points_q1[95:0];

assign trunc_ln436_9_fu_3671_p1 = points_q0[95:0];

assign trunc_ln436_fu_2922_p1 = lhs_reg_909[8:0];

assign trunc_ln453_1_fu_1745_p1 = start_index_V_3_fu_308[8:0];

assign trunc_ln453_fu_1718_p1 = start_index_V_3_fu_308[11:0];

assign trunc_ln475_10_fu_2533_p1 = points_q0[95:0];

assign trunc_ln475_11_fu_2538_p1 = points_q1[95:0];

assign trunc_ln475_12_fu_2577_p1 = points_q0[95:0];

assign trunc_ln475_13_fu_2582_p1 = points_q1[95:0];

assign trunc_ln475_14_fu_2615_p1 = points_q0[95:0];

assign trunc_ln475_15_fu_2620_p1 = points_q1[95:0];

assign trunc_ln475_1_fu_1926_p1 = points_q0[95:0];

assign trunc_ln475_2_fu_2023_p1 = points_q0[95:0];

assign trunc_ln475_3_fu_2028_p1 = points_q1[95:0];

assign trunc_ln475_4_fu_2125_p1 = points_q0[95:0];

assign trunc_ln475_5_fu_2130_p1 = points_q1[95:0];

assign trunc_ln475_6_fu_2445_p1 = points_q0[95:0];

assign trunc_ln475_7_fu_2450_p1 = points_q1[95:0];

assign trunc_ln475_8_fu_2489_p1 = points_q0[95:0];

assign trunc_ln475_9_fu_2494_p1 = points_q1[95:0];

assign trunc_ln475_fu_1921_p1 = points_q1[95:0];

assign trunc_ln731_fu_1100_p1 = get_radiiradii_q0[4:0];

assign trunc_ln893_1_fu_1572_p1 = grp_fu_997_p3[10:0];

assign trunc_ln893_fu_2705_p1 = grp_fu_997_p3[10:0];

assign trunc_ln897_1_fu_1492_p1 = grp_fu_1005_p2[5:0];

assign trunc_ln897_fu_2625_p1 = grp_fu_1005_p2[5:0];

assign trunc_ln_fu_2775_p4 = {{m_3_fu_2743_p2[52:1]}};

assign xor_ln899_1_fu_1544_p2 = (tmp_34_fu_1536_p3 ^ 1'd1);

assign xor_ln899_fu_2677_p2 = (tmp_30_fu_2669_p3 ^ 1'd1);

assign y_V_fu_1104_p3 = {{trunc_ln731_fu_1100_p1}, {20'd0}};

assign z_bits_fu_1771_p1 = points_q0[31:0];

assign zext_ln112_fu_1063_p1 = i_offset;

assign zext_ln428_10_fu_4403_p1 = tmp_43_fu_4396_p3;

assign zext_ln428_11_fu_4420_p1 = tmp_44_fu_4413_p3;

assign zext_ln428_12_fu_4447_p1 = tmp_45_fu_4440_p3;

assign zext_ln428_13_fu_4464_p1 = tmp_46_fu_4457_p3;

assign zext_ln428_14_fu_4491_p1 = tmp_47_fu_4484_p3;

assign zext_ln428_15_fu_4502_p1 = tmp_48_fu_4496_p3;

assign zext_ln428_1_fu_3092_p1 = tmp_32_fu_3084_p3;

assign zext_ln428_2_fu_3864_p1 = tmp_35_fu_3856_p3;

assign zext_ln428_3_fu_3910_p1 = tmp_36_fu_3902_p3;

assign zext_ln428_4_fu_3966_p1 = tmp_37_fu_3958_p3;

assign zext_ln428_5_fu_4012_p1 = tmp_38_fu_4004_p3;

assign zext_ln428_6_fu_4068_p1 = tmp_39_fu_4060_p3;

assign zext_ln428_7_fu_4114_p1 = tmp_40_fu_4106_p3;

assign zext_ln428_8_fu_4359_p1 = tmp_41_fu_4352_p3;

assign zext_ln428_9_fu_4376_p1 = tmp_42_fu_4369_p3;

assign zext_ln428_fu_3043_p1 = tmp_31_fu_3035_p3;

assign zext_ln436_10_fu_3666_p1 = tmp_58_fu_3659_p3;

assign zext_ln436_11_fu_3693_p1 = tmp_59_fu_3686_p3;

assign zext_ln436_12_fu_3710_p1 = tmp_60_fu_3703_p3;

assign zext_ln436_13_fu_3737_p1 = tmp_61_fu_3730_p3;

assign zext_ln436_14_fu_3754_p1 = tmp_62_fu_3747_p3;

assign zext_ln436_15_fu_3781_p1 = tmp_63_fu_3774_p3;

assign zext_ln436_16_fu_3798_p1 = tmp_64_fu_3791_p3;

assign zext_ln436_1_fu_2934_p1 = tmp_49_fu_2926_p3;

assign zext_ln436_2_fu_2983_p1 = tmp_50_fu_2975_p3;

assign zext_ln436_3_fu_3148_p1 = tmp_51_fu_3140_p3;

assign zext_ln436_4_fu_3194_p1 = tmp_52_fu_3186_p3;

assign zext_ln436_5_fu_3250_p1 = tmp_53_fu_3242_p3;

assign zext_ln436_6_fu_3296_p1 = tmp_54_fu_3288_p3;

assign zext_ln436_7_fu_3352_p1 = tmp_55_fu_3344_p3;

assign zext_ln436_8_fu_3398_p1 = tmp_56_fu_3390_p3;

assign zext_ln436_9_fu_3649_p1 = tmp_57_fu_3642_p3;

assign zext_ln436_fu_1242_p1 = tmp_fu_1235_p3;

assign zext_ln453_fu_1756_p1 = tmp_28_fu_1748_p3;

assign zext_ln475_10_fu_2511_p1 = tmp_75_fu_2504_p3;

assign zext_ln475_11_fu_2528_p1 = tmp_76_fu_2521_p3;

assign zext_ln475_12_fu_2555_p1 = tmp_77_fu_2548_p3;

assign zext_ln475_13_fu_2572_p1 = tmp_78_fu_2565_p3;

assign zext_ln475_14_fu_2599_p1 = tmp_79_fu_2592_p3;

assign zext_ln475_15_fu_2610_p1 = tmp_80_fu_2604_p3;

assign zext_ln475_1_fu_1916_p1 = tmp_66_fu_1908_p3;

assign zext_ln475_2_fu_1972_p1 = tmp_67_fu_1964_p3;

assign zext_ln475_3_fu_2018_p1 = tmp_68_fu_2010_p3;

assign zext_ln475_4_fu_2074_p1 = tmp_69_fu_2066_p3;

assign zext_ln475_5_fu_2120_p1 = tmp_70_fu_2112_p3;

assign zext_ln475_6_fu_2176_p1 = tmp_71_fu_2168_p3;

assign zext_ln475_7_fu_2222_p1 = tmp_72_fu_2214_p3;

assign zext_ln475_8_fu_2467_p1 = tmp_73_fu_2460_p3;

assign zext_ln475_9_fu_2484_p1 = tmp_74_fu_2477_p3;

assign zext_ln475_fu_1867_p1 = tmp_65_fu_1859_p3;

assign zext_ln897_1_fu_1502_p1 = sub_ln897_1_fu_1496_p2;

assign zext_ln897_fu_2635_p1 = sub_ln897_fu_2629_p2;

assign zext_ln908_1_fu_1590_p1 = grp_fu_1057_p2;

assign zext_ln908_fu_2723_p1 = grp_fu_1057_p2;

assign zext_ln909_1_fu_1580_p1 = grp_fu_1051_p2;

assign zext_ln909_2_fu_2709_p1 = reg_989;

assign zext_ln909_3_fu_1576_p1 = reg_989;

assign zext_ln909_fu_2713_p1 = grp_fu_1051_p2;

assign zext_ln911_1_fu_1607_p1 = select_ln908_2_reg_4750;

assign zext_ln911_fu_2740_p1 = select_ln908_reg_4982;

assign zext_ln912_1_fu_1658_p1 = m_13_reg_4760;

assign zext_ln912_fu_2791_p1 = m_11_reg_4992;

always @ (posedge ap_clk) begin
    zext_ln112_reg_4558[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    ret_V_6_reg_4578[19:0] <= 20'b00000000000000000000;
    init_patch_addr_reg_4625[3:0] <= 4'b0000;
    init_patch_addr_1_reg_4630[3:0] <= 4'b0001;
    init_patch_addr_2_reg_4635[3:0] <= 4'b0010;
    init_patch_addr_3_reg_4640[3:0] <= 4'b0011;
    init_patch_addr_4_reg_4645[3:0] <= 4'b0100;
    init_patch_addr_5_reg_4650[3:0] <= 4'b0101;
    init_patch_addr_6_reg_4655[3:0] <= 4'b0110;
    init_patch_addr_7_reg_4660[3:0] <= 4'b0111;
    init_patch_addr_8_reg_4665[3:0] <= 4'b1000;
    init_patch_addr_9_reg_4670[3:0] <= 4'b1001;
    init_patch_addr_10_reg_4675[3:0] <= 4'b1010;
    init_patch_addr_11_reg_4680[3:0] <= 4'b1011;
    init_patch_addr_12_reg_4685[3:0] <= 4'b1100;
    init_patch_addr_13_reg_4690[3:0] <= 4'b1101;
    init_patch_addr_14_reg_4695[3:0] <= 4'b1110;
    init_patch_addr_15_reg_4700[3:0] <= 4'b1111;
    select_ln893_1_reg_4765[10:1] <= 10'b0111111111;
    shl_ln3_reg_4839[12:0] <= 13'b0000000000000;
    select_ln893_reg_4997[10:1] <= 10'b0111111111;
    shl_ln2_reg_5064[12:0] <= 13'b0000000000000;
    shl_ln1_reg_5128[12:0] <= 13'b0000000000000;
end

endmodule //system_top_alignedtoline_per_layer_loop8
