Protel Design System Design Rule Check
PCB File : C:\Users\frankcesco\Documents\offline\CDRs_Eval\PCB.PcbDoc
Date     : 13/06/2024
Time     : 16:21:41

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=4mil) (HasFootprint('SAMTEC_SMA-J-P-H-ST-MT1') and InNetClass('50ohm')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=4mil) (InAnyDifferentialPair or InNetClass('50ohm') or HasFootprint('lane_width_transition')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=1mil) (Max=10mil) (Preferred=10mil) (HasFootprint('lane_width_transition'))
Rule Violations :0

Processing Rule : Width Constraint (Min=5.181mil) (Max=5.181mil) (Preferred=5.181mil) (InNetClass('50ohm'))
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=9.842mil) (MaxHoleWidth=11.811mil) (PreferredHoleWidth=9.842mil) (MinWidth=19.685mil) (MaxWidth=23.622mil) (PreferedWidth=19.685mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=8.226mil) (Max=8.226mil) (Prefered=8.226mil)  and Width Constraints (Min=4mil) (Max=5.181mil) (Prefered=4mil) (InDifferentialPairClass('All Differential Pairs'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=12mil) (Air Gap=7mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (InPadClass('Frame_Holes'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=25mil) (Air Gap=7mil) (Entries=4) (InComponentClass('PWR_Jumper'))
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=6mil) (not IsVia)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=9.842mil) (Max=255.905mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=16mil) (All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=11mil) (Isvia),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=2mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=3.5mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (InComponentClass('PWR_Connector'))
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mil) (InDifferentialPairClass('All Differential Pairs'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNetClass('Output_Lanes'))
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -20mil, Vertical Gap = 0mil ) (All),(All) 
Rule Violations :0


Violations Detected : 0
Waived Violations : 0
Time Elapsed        : 00:00:02