<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze_top.ucf

</twCmdLine><twDesign>microblaze_top.ncd</twDesign><twDesignPath>microblaze_top.ncd</twDesignPath><twPCF>microblaze_top.pcf</twPCF><twPcfPath>microblaze_top.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vsx55</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>148</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>39</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_reg (SLICE_X52Y212.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.069</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>3.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y212.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y212.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.654</twRouteDel><twTotDel>3.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.125</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>3.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y212.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y212.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>3.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.239</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_5</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>3.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_5</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y212.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y212.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_2 (SLICE_X52Y206.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.597</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_6</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>2.958</twTotPathDel><twClkSkew dest = "0.702" src = "1.147">0.445</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_6</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>1.339</twRouteDel><twTotDel>2.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.785</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>3.205</twTotPathDel><twClkSkew dest = "0.112" src = "0.122">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>3.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.851</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_3 (SLICE_X52Y206.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.597</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_6</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>2.958</twTotPathDel><twClkSkew dest = "0.702" src = "1.147">0.445</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_6</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>1.339</twRouteDel><twTotDel>2.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.785</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>3.205</twTotPathDel><twClkSkew dest = "0.112" src = "0.122">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>3.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.851</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y208.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y208.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X48Y221.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "0.114" src = "0.105">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X49Y221.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y221.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y221.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X48Y220.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X48Y220.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y220.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y220.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X49Y221.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew dest = "0.114" src = "0.105">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X48Y220.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y221.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y221.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="10.000" constraintValue="5.000" deviceLimit="2.667" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>1397993</twItemCnt><twErrCntSetup>18</twErrCntSetup><twErrCntEndPt>18</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14347</twEndPtCnt><twPathErrCnt>576</twPathErrCnt><twMinPer>13.992</twMinPer></twConstHead><twPathRptBanner iPaths="83" iCriticalPaths="32" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8 (SLICE_X25Y214.F3), 83 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.996</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twTotPathDel>6.820</twTotPathDel><twClkSkew dest = "2.162" src = "2.278">0.116</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y30.DOA1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y220.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y220.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f55</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y220.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f55</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y220.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f55</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y221.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f63</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y221.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f54</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y219.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y219.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f53</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twBEL></twPathDel><twLogDel>3.952</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>6.820</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.873</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twTotPathDel>6.717</twTotPathDel><twClkSkew dest = "1.100" src = "1.196">0.096</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y25.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y25.DOA1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y219.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f53</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_86</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y218.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f53</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y218.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f51</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f61</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y219.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f53</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y219.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y219.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f53</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twBEL></twPathDel><twLogDel>3.940</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>6.717</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.852</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twTotPathDel>6.615</twTotPathDel><twClkSkew dest = "2.162" src = "2.339">0.177</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y221.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y221.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f54</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_95</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y220.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f54</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y220.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f55</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y221.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f63</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y221.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f54</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y219.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y219.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f53</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;30&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y214.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;8&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_8</twBEL></twPathDel><twLogDel>3.950</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>6.615</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="32" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9 (SLICE_X26Y210.F4), 83 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.738</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twTotPathDel>6.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y31.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X4Y31.DOA0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y219.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y219.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f5</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_10</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y218.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y218.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f52</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y219.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y219.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y217.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y217.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y210.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y210.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;9&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twBEL></twPathDel><twLogDel>3.921</twLogDel><twRouteDel>2.757</twRouteDel><twTotDel>6.678</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.716</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twTotPathDel>6.656</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X4Y30.DOA0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y218.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y218.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f52</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_85</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y218.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y218.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f52</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y219.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y219.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y217.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y217.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y210.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y210.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;9&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twBEL></twPathDel><twLogDel>3.903</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>6.656</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.700</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twTotPathDel>6.422</twTotPathDel><twClkSkew dest = "2.121" src = "2.339">0.218</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y219.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y219.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y218.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y218.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f52</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y219.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y219.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y217.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y217.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y210.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;31&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y210.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;9&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_9</twBEL></twPathDel><twLogDel>3.929</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>6.422</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="32" sType="EndPoint">Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (SLICE_X68Y216.F4), 83 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.737</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>6.538</twTotPathDel><twClkSkew dest = "2.005" src = "2.144">0.139</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X8Y31.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X8Y31.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y215.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f58</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_108</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y214.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f58</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y214.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y215.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y215.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y213.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y213.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>3.922</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>6.538</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.734</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>6.487</twTotPathDel><twClkSkew dest = "2.005" src = "2.192">0.187</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X9Y29.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X9Y29.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y214.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y214.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_853</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y214.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f526</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y214.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y215.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y215.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y213.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y213.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>3.904</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>6.487</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.718</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>6.462</twTotPathDel><twClkSkew dest = "2.005" src = "2.201">0.196</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X9Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>RAMB16_X9Y28.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y215.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_933</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y214.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y214.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y215.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y215.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y213.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y213.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y216.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;1&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>3.930</twLogDel><twRouteDel>2.532</twRouteDel><twTotDel>6.462</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X3Y23.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23</twSrc><twDest BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.986" src = "1.008">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23</twSrc><twDest BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y185.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg&lt;23&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y23.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y23.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>-2.7</twPctLog><twPctRoute>102.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X2Y26.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk0000003e</twSrc><twDest BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "1.118" src = "1.146">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk0000003e</twSrc><twDest BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X23Y212.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/phase_out&lt;11&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk0000003e</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling">0.386</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/phase_out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>-2.4</twPctLog><twPctRoute>102.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X6Y26.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000003e</twSrc><twDest BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twTotPathDel>0.373</twTotPathDel><twClkSkew dest = "0.860" src = "0.915">0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000003e</twSrc><twDest BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y215.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X65Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/phase_out&lt;11&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000003e</twBEL></twPathDel><twPathDel><twSite>RAMB16_X6Y26.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/phase_out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X6Y26.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twLogDel>-0.009</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>-2.4</twPctLog><twPctRoute>102.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdspper_BML" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X1Y16.CLK" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tdspper_MPL" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X1Y15.CLK" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" logResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="microblaze_i/clk_100_0000MHz"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;         TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>87</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.642</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (SLICE_X57Y190.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.679</twSlack><twSrc BELType="FF">rst_generator_0/rst_reg</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twTotPathDel>2.394</twTotPathDel><twClkSkew dest = "-1.052" src = "1.730">2.782</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_reg</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y212.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y190.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>rst_generator_0/rst_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y190.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>1.773</twRouteDel><twTotDel>2.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (SLICE_X76Y128.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.963</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twDest><twTotPathDel>4.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y128.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y128.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>microblaze_i/mb_reset</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>3.392</twRouteDel><twTotDel>4.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0 (SLICE_X39Y202.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.132</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y205.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y204.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;1&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.162</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twTotPathDel>2.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;5&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y204.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;1&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twBEL></twPathDel><twLogDel>1.591</twLogDel><twRouteDel>1.222</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.167</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twTotPathDel>2.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y205.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y204.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;1&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>1.237</twRouteDel><twTotDel>2.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;
        TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2 (SLICE_X38Y202.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y203.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y202.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y202.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;2&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2_and00001</twBEL><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2</twBEL></twPathDel><twLogDel>0.170</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (SLICE_X44Y202.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.527</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y202.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y202.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>microblaze_i/sys_bus_reset</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0 (SLICE_X39Y207.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.533</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y207.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y207.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0</twBEL></twPathDel><twLogDel>0.205</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;
        TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="81" type="MINLOWPULSE" name="Twpl" slack="18.600" period="20.000" constraintValue="10.000" deviceLimit="0.700" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf&lt;1&gt;/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS" locationPin="SLICE_X44Y188.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Twpl" slack="18.600" period="20.000" constraintValue="10.000" deviceLimit="0.700" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS" locationPin="SLICE_X44Y203.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Twph" slack="18.628" period="20.000" constraintValue="10.000" deviceLimit="0.686" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf&lt;1&gt;/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS" locationPin="SLICE_X44Y188.CLK" clockNet="microblaze_i/clk_50_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="84"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="13.992" errors="0" errorRollup="18" items="148" itemsRollup="1398080"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="13.992" actualRollup="N/A" errors="18" errorRollup="0" items="1397993" itemsRollup="0"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;         TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="10.642" actualRollup="N/A" errors="0" errorRollup="0" items="87" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="85">1</twUnmetConstCnt><twDataSheet anchorID="86" twNameLen="24"><twClk2SUList anchorID="87" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.909</twRiseRise><twRiseFall>6.996</twRiseFall><twFallFall>3.984</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="88"><twErrCnt>18</twErrCnt><twScore>28221</twScore><twSetupScore>28221</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1398228</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24419</twConnCnt></twConstCov><twStats anchorID="89"><twMinPer>13.992</twMinPer><twFootnote number="1" /><twMaxFreq>71.469</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Oct 28 20:20:20 2017 </twTimestamp></twFoot><twClientInfo anchorID="90"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 373 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
