// Seed: 3273944613
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4
    , id_10,
    input wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8
);
  assign id_7 = ~1;
  wire id_11;
  wire id_12;
  tri0 id_13;
  assign id_13 = 1'd0;
  id_14 :
  assert property (@(negedge 1'b0) 1'd0)
  else;
  initial cover (1);
  wand id_15 = 1 * 1;
  assign id_13 = 'b0;
  wire id_16;
  wor  id_17 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri id_3
    , id_6,
    output tri1 id_4
);
  wire id_7;
  module_0(
      id_3, id_1, id_3, id_3, id_3, id_3, id_1, id_0, id_1
  );
endmodule
