Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 16:15:42 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: re/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   75          inf        0.000                      0                   75           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.159ns (47.471%)  route 4.602ns (52.529%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  state_reg[2]/Q
                         net (fo=7, routed)           4.602     5.086    state_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.675     8.761 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.761    state[2]
    V13                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 4.088ns (47.409%)  route 4.535ns (52.591%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  B_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  B_reg/Q
                         net (fo=3, routed)           0.710     1.169    buffB_OBUF
    SLICE_X65Y38         LUT3 (Prop_lut3_I2_O)        0.124     1.293 r  sel_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.824     5.118    sel_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.622 r  sel_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.622    sel_out
    U16                                                               r  sel_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 3.966ns (56.429%)  route 3.063ns (43.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  C_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  C_reg/Q
                         net (fo=3, routed)           3.063     3.522    buffC_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.029 r  buffC_OBUF_inst/O
                         net (fo=0)                   0.000     7.029    buffC
    N3                                                                r  buffC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 3.980ns (57.243%)  route 2.973ns (42.757%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  A_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  A_reg/Q
                         net (fo=3, routed)           2.973     3.432    buffA_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.954 r  buffA_OBUF_inst/O
                         net (fo=0)                   0.000     6.954    buffA
    L1                                                                r  buffA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.974ns (63.195%)  route 2.315ns (36.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  B_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  B_reg/Q
                         net (fo=3, routed)           2.315     2.774    buffB_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.289 r  buffB_OBUF_inst/O
                         net (fo=0)                   0.000     6.289    buffB
    P1                                                                r  buffB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 4.049ns (70.160%)  route 1.722ns (29.840%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  state_reg[0]/Q
                         net (fo=7, routed)           1.722     2.246    state_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.525     5.772 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.772    state[0]
    W3                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.753ns  (logic 4.032ns (70.089%)  route 1.721ns (29.911%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  state_reg[1]/Q
                         net (fo=7, routed)           1.721     2.245    state_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     5.753 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.753    state[1]
    V3                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            re/clear_samplecounter_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 1.580ns (27.893%)  route 4.085ns (72.107%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           4.085     5.541    re/RxD_IBUF
    SLICE_X31Y37         LUT4 (Prop_lut4_I0_O)        0.124     5.665 r  re/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     5.665    re/clear_samplecounter_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  re/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            re/clear_bitcounter_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 1.580ns (28.914%)  route 3.885ns (71.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=5, routed)           3.885     5.341    re/RxD_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  re/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     5.465    re/clear_bitcounter_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  re/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            re/baudrate_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.371ns  (logic 1.578ns (29.375%)  route 3.793ns (70.625%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.936     4.390    re/reset_IBUF
    SLICE_X28Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.514 r  re/baudrate_counter[0]_i_1/O
                         net (fo=12, routed)          0.857     5.371    re/baudrate_counter
    SLICE_X29Y37         FDRE                                         r  re/baudrate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/sample_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE                         0.000     0.000 r  re/inc_samplecounter_reg/C
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.113     0.254    re/inc_samplecounter_reg_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  re/sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    re/sample_counter[0]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  re/sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.212ns (66.726%)  route 0.106ns (33.274%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  state_reg[0]/Q
                         net (fo=7, routed)           0.106     0.273    re/state_OBUF[0]
    SLICE_X65Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  re/C_i_1/O
                         net (fo=1, routed)           0.000     0.318    re_n_2
    SLICE_X65Y38         FDRE                                         r  C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.191ns (58.369%)  route 0.136ns (41.631%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  B_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  B_reg/Q
                         net (fo=3, routed)           0.136     0.282    re/buffB_OBUF
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.327 r  re/B_i_1/O
                         net (fo=1, routed)           0.000     0.327    re_n_3
    SLICE_X65Y38         FDRE                                         r  B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/sample_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE                         0.000     0.000 r  re/clear_samplecounter_reg/C
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  re/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.147     0.288    re/clear_samplecounter
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  re/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    re/sample_counter[1]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  re/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.249ns (73.518%)  route 0.090ns (26.482%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  state_reg[2]/Q
                         net (fo=7, routed)           0.090     0.241    state_OBUF[2]
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.098     0.339 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    state[0]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.212ns (60.447%)  route 0.139ns (39.553%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  state_reg[1]/Q
                         net (fo=7, routed)           0.139     0.306    re/state_OBUF[1]
    SLICE_X65Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.351 r  re/A_i_1/O
                         net (fo=1, routed)           0.000     0.351    re_n_1
    SLICE_X65Y38         FDRE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  re/baudrate_counter_reg[11]/C
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    re/baudrate_counter_reg[11]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  re/baudrate_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    re/baudrate_counter_reg[8]_i_1_n_4
    SLICE_X29Y38         FDRE                                         r  re/baudrate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE                         0.000     0.000 r  re/baudrate_counter_reg[3]/C
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    re/baudrate_counter_reg[3]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  re/baudrate_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.368    re/baudrate_counter_reg[0]_i_3_n_4
    SLICE_X29Y36         FDRE                                         r  re/baudrate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE                         0.000     0.000 r  re/baudrate_counter_reg[7]/C
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    re/baudrate_counter_reg[7]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  re/baudrate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    re/baudrate_counter_reg[4]_i_1_n_4
    SLICE_X29Y37         FDRE                                         r  re/baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/baudrate_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/baudrate_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  re/baudrate_counter_reg[10]/C
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/baudrate_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    re/baudrate_counter_reg[10]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  re/baudrate_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    re/baudrate_counter_reg[8]_i_1_n_5
    SLICE_X29Y38         FDRE                                         r  re/baudrate_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------





