vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:17:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(34): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 16:17:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(38): (vcom-1294) Declaration with designator "butterfly_st1" already exists in this region.
# ** =====> Prior declaration of "butterfly_st1" is at /home/will/DSP/HW6/lab_6/src/fft_top.vhd(29).
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(46): (vcom-1294) Declaration with designator "butterfly_st1" already exists in this region.
# ** =====> Prior declaration of "butterfly_st1" is at /home/will/DSP/HW6/lab_6/src/fft_top.vhd(37).
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(59): VHDL Compiler exiting
# End time: 16:18:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:20 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 16:18:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 16:18:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:02 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 16:24:02 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:35:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 16:35:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:42:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(28): near "constant": (vcom-1576) expecting ';'.
# End time: 16:42:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:42:11 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(27): Deferred constants are allowed only in a package declaration.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(28): Deferred constants are allowed only in a package declaration.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(30): near "w_real": (vcom-1576) expecting BEGIN.
# End time: 16:42:12 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:42:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(30): near "w_real": (vcom-1576) expecting BEGIN.
# End time: 16:42:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:43:15 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(34): near "(": (vcom-1576) expecting ':'.
# End time: 16:43:15 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:47:44 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(42): near "(": (vcom-1576) expecting ':'.
# End time: 16:47:44 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:49:42 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(67): near "end": syntax error
# End time: 16:49:42 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:49:53 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(67): near "end": syntax error
# End time: 16:49:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:50:03 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 16:50:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:52:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "data_input_buffered".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "st1_output_real".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "st1_output_imag".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(68): VHDL Compiler exiting
# End time: 16:52:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "data_input_buffered".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "st1_output_real".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(64): (vcom-1136) Unknown identifier "st1_output_imag".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(68): VHDL Compiler exiting
# End time: 16:59:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:00:23 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:00:23 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:02:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:02:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:11:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:11:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:16:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): (vcom-1136) Unknown identifier "en_buf".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): (vcom-1136) Unknown identifier "enable_buf".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(83): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(101): VHDL Compiler exiting
# End time: 17:16:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): (vcom-1136) Unknown identifier "en_buf".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(83): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(101): VHDL Compiler exiting
# End time: 17:17:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:31 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(71): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): Illegal target for signal assignment.
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(74): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(83): (vcom-1136) Unknown identifier "enable_buffer".
# ** Error: /home/will/DSP/HW6/lab_6/src/fft_top.vhd(101): VHDL Compiler exiting
# End time: 17:17:31 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:18:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:18:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:20:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 17:20:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(41): (vcom-1136) Unknown identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(41): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(49): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1136) Unknown identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(60): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(63): (vcom-1136) Unknown identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(63): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1136) Unknown identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(82): VHDL Compiler exiting
# End time: 17:26:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(41): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(41): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(63): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(63): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(82): VHDL Compiler exiting
# End time: 17:26:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:27:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(27): (vcom-1136) Unknown identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(27): Bad resolution function (INTEGER) for type (error).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(27): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 17:27:15 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 17:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.complex_addsub
# vsim work.complex_addsub 
# Start time: 17:32:00 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3350) Generic "op" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /complex_addsub File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 17:32:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.eight_right_shift
# vsim work.eight_right_shift 
# Start time: 17:33:37 on Oct 12,2017
# Loading std.standard
# Refreshing /home/will/DSP/HW6/lab_6/run/work.eight_right_shift(eight_right_shift_arch)
# ** Error: (vcom-7) Failed to open  file "/home/will/DSP/HW6/lab_6/run/work/eight_right_shift/eight_right_shift_arch.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vcom-7) Failed to open design unit file "/home/will/DSP/HW6/lab_6/run/work/eight_right_shift/eight_right_shift_arch.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: vcom failed.
# ** Error: subinvocation of vcom failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for '/home/will/DSP/HW6/lab_6/run/work.eight_right_shift(eight_right_shift_arch)'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:33:38 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:15 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 17:34:15 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:40:31 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 17:40:31 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:40:38 on Oct 12,2017
# vcom -reportprogress 300 /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 17:40:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:53 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 17:42:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:28 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 17:50:28 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:28 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 17:50:29 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 17:50:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:06 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 17:51:07 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:55:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 17:55:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 17:56:03 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# ** Fatal: (vsim-3817) Port "a_real" of entity "complex_mult" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 17:56:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 17:56:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 17:56:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 17:56:55 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# ** Fatal: (vsim-3817) Port "a_real" of entity "complex_mult" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 17:56:55 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 17:57:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 17:57:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:57:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 17:57:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:34 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:34 on Oct 12,2017
# vcom -reportprogress 300 /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:34 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:34 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:34 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 17:57:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 17:57:40 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# ** Fatal: (vsim-3817) Port "a_real" of entity "complex_mult" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 17:57:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
# invalid command name "vadel"
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.fft_pkg.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(13): (vcom-1195) Cannot find expanded name "work.fft_pkg".
# ** Error: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(13): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(15): VHDL Compiler exiting
# End time: 17:59:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 17:59:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:11 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 17:59:11 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 17:59:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 17:59:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 17:59:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 17:59:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:20 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 17:59:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:21 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 17:59:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:22 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 17:59:22 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 17:59:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 17:59:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 17:59:38 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# ** Fatal: (vsim-3817) Port "a_real" of entity "complex_mult" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# End time: 17:59:39 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:01:40 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): (vcom-1136) Unknown identifier "a_real".
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): (vcom-1136) Unknown identifier "a_imag".
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): Type error resolving infix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(37): (vcom-1136) Unknown identifier "a_imag".
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(37): (vcom-1136) Unknown identifier "a_real".
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(37): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(37): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(37): Type error resolving infix expression "+" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(42): VHDL Compiler exiting
# End time: 18:01:41 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:01:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:01:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:02:02 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:02:04 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# ** Error: (vsim-3732) /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd(88): No default binding for component instance 'Mult_stage'.
#    The following component ports are not on the entity:
#           mult_imag
#           mult_real
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:02:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:03:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:03:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:03:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:03:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:03:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:03:38 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:03:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:03:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:03:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:03:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:03:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft work.mult_add_block work.fft_top work.fft_pkg work.eight_right_shift work.complex_mult work.complex_addsub work.butterfly_st3 work.butterfly_st2 work.butterfly_st1
# vsim work.tb_fft work.mult_add_block work.fft_top work.fft_pkg work.eight_right_shift work.complex_mult work.complex_addsub work.butterfly_st3 work.butterfly_st2 work.butterfly_st1 
# Start time: 18:03:41 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.fft_top(fft_top_arch)
# ** Fatal: (vsim-3370) Design unit 'fft_pkg' (VHDL PACKAGE) is not allowed at the top level.
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# End time: 18:03:41 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:04:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:40 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:04:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:04:42 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:04:43 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:05:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:05:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:40 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:05:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:05:42 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:05:43 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:05:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:05:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:05:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:05:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:05:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:05:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:05:53 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:05:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:06:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:06:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:06:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:06:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:07:02 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:07:02 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:10:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:10:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:10:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:10:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:10:04 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:10:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:11:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:11:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:11:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:11:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:11:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:11:18 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:11:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:11:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:11:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:11:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:11:21 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:11:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:11:29 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (13) for port "/tb_fft/DUT/Stage2/mult_add_block_02/x_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage2/mult_add_block_02 File: /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 18:11:30 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:12:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:12:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:12:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:12:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:12:23 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (10) for port "/tb_fft/DUT/Stage1/mult_add_block_04/x_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04 File: /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 18:12:23 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:07 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:13:07 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:07 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:13:07 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:07 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:13:07 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:07 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:13:07 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:07 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:13:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:13:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:13:19 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "input_r".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage3 File: /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# End time: 18:13:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:14:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:14:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:14:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:14:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:14:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:14:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:14:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:14:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:14:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:14:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:14:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:14:42 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 9 (17 downto 9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_right_shift File: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 18:14:42 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:15:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:15:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:15:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:15:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:15:30 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 8 (17 downto 10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_right_shift File: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 18:15:31 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:15:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:15:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:15:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:15:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:15:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:15:46 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:15:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:15:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:15:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:15:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:15:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:15:49 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 13 (12 downto 0). Right is 10 (20 downto 11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage2/mult_add_block_02/Add_right_shift File: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 18:15:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:22:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:22:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:22:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:22:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:22:53 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_26/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_15/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_37/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_02/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_13/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_46/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_57/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_04/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_15/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_26/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 13 (12 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 18:23:42 on Oct 12,2017, Elapsed time: 0:00:49
# Errors: 2, Warnings: 12
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:03 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:25:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:03 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:25:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:03 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:04 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:25:04 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:25:09 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_26/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_15/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_37/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_02/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_13/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_46/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_57/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_04/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_15/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_26/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 23 (22 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 18:25:40 on Oct 12,2017, Elapsed time: 0:00:31
# Errors: 2, Warnings: 12
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:27:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:27:26 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:27:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:27:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:27:29 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:27:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:27:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:27:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:27:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:27:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:27:53 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_26/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_15/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_37/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_02/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_13/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_46/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_57/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_04/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_15/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_26/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 22 (21 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 18:28:16 on Oct 12,2017, Elapsed time: 0:00:23
# Errors: 2, Warnings: 12
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:29:26 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:29:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:29:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:26 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:29:26 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:29:29 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/tb_fft/DUT/Stage1/mult_add_block_04/Add_stage/res_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04/Add_stage File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd Line: 24
# FATAL ERROR while loading design
# Error loading design
# End time: 18:29:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:32:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:32:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:32:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:32:22 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_26/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_15/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_37/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_02/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_13/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_46/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_57/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_04/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_15/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_26/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 23 (22 downto 0). Right is 22 (21 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/line__37 File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Fatal error in Architecture complex_mult_arch at /home/will/DSP/HW6/lab_6/src/complex_mult.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 37 Architecture complex_mult_arch
# 
quit -sim
# End time: 18:32:39 on Oct 12,2017, Elapsed time: 0:00:17
# Errors: 2, Warnings: 12
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:33:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:33:48 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:33:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:33:51 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_04/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_26/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_15/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage1/mult_add_block_37/Mult_stage/res_imag(16 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_02/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_13/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_46/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage2/mult_add_block_57/Mult_stage/res_imag(19 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_04/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_15/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_26/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_fft/DUT/Stage3/mult_add_block_37/Mult_stage/res_imag(22 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 18:35:17 on Oct 12,2017, Elapsed time: 0:01:26
# Errors: 0, Warnings: 12
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 18:38:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 18:38:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 18:38:29 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:29 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:38:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 18:38:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 18:38:33 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 18:52:27 on Oct 12,2017, Elapsed time: 0:13:54
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_stage0_butterfly.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_stage0_butterfly.vhd 
# -- Loading package STANDARD
# ** Error: /home/will/DSP/HW6/lab_6/tb/tb_stage0_butterfly.vhd(1): near "S": syntax error
# End time: 18:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.complex_mult
# vsim work.complex_mult 
# Start time: 19:26:14 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.complex_mult(complex_mult_arch)
# ** Fatal: (vsim-3350) Generic "n" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /complex_mult File: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
# End time: 19:26:15 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 19:34:03 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
run -a
# ** Fatal: (vsim-3332) Attempt to write to or flush an unopened file.
#    Time: 1410 ns  Iteration: 1  Process: /tb_fft/line__148 File: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Fatal error in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 158
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 158 Process line__148
# 
quit -sim
# End time: 19:43:57 on Oct 12,2017, Elapsed time: 0:09:54
# Errors: 2, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 19:44:01 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 19:48:43 on Oct 12,2017, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:49:15 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(37): (vcom-1339) Selected signal assignment choices cover only 2 out of 9 cases.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(48): VHDL Compiler exiting
# End time: 19:49:16 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(41): near "with": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(48): VHDL Compiler exiting
# End time: 19:52:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:41 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 19:52:41 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 19:52:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 19:52:48 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 19:52:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 19:52:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:48 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 19:52:48 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 19:52:51 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 19:53:21 on Oct 12,2017, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:53:59 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 19:53:59 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 19:54:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 19:54:01 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:54:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 19:54:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 19:54:05 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:08:29 on Oct 12,2017, Elapsed time: 0:14:24
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:14:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:14:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:14:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:14:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:14:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:18 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:14:19 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:14:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:14:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:14:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:14:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:14:22 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:14:23 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:14:24 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 23 (22 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 20:16:06 on Oct 12,2017, Elapsed time: 0:01:42
# Errors: 2, Warnings: 0
vsim work.tb_fft work.mult_add_block work.fft_top work.fft_pkg work.eight_right_shift work.complex_mult work.complex_addsub work.butterfly_st3 work.butterfly_st2 work.butterfly_st1
# vsim work.tb_fft work.mult_add_block work.fft_top work.fft_pkg work.eight_right_shift work.complex_mult work.complex_addsub work.butterfly_st3 work.butterfly_st2 work.butterfly_st1 
# Start time: 20:16:11 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.fft_top(fft_top_arch)
# ** Fatal: (vsim-3370) Design unit 'fft_pkg' (VHDL PACKAGE) is not allowed at the top level.
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# End time: 20:16:11 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:16:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:16:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:16:15 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:16:17 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 23 (22 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 20:17:09 on Oct 12,2017, Elapsed time: 0:00:52
# Errors: 2, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(38): near "when": (vcom-1576) expecting ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(48): VHDL Compiler exiting
# End time: 20:18:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:18:14 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:18:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:18:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:19:02 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 23 (22 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_fft/DUT/Stage3/mult_add_block_37/Sub_stage/line__42 File: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Fatal error in Architecture complex_addsub_arch at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd line 43
# 
# HDL call sequence:
# Stopped at /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 43 Architecture complex_addsub_arch
# 
quit -sim
# End time: 20:19:27 on Oct 12,2017, Elapsed time: 0:00:25
# Errors: 2, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:19:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:19:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:19:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:19:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:19:36 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:29:16 on Oct 12,2017, Elapsed time: 0:09:40
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:29:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:29:25 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:29:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:29:34 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:31:02 on Oct 12,2017, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:35:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:35:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:35:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:35:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:35:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:16 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:35:17 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:35:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:35:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:35:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:35:17 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:35:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:35:20 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# ** Fatal: (vsim-3348) Port length (11) does not match actual length (10) for port "/tb_fft/DUT/Stage1/mult_add_block_04/x_real".
#    Time: 0 ps  Iteration: 0  Instance: /tb_fft/DUT/Stage1/mult_add_block_04 File: /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 20:35:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:36:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:36:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:36:03 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:37:47 on Oct 12,2017, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:37:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:37:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:37:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:37:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:37:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:37:52 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:37:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:37:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:37:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:37:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:37:55 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:39:42 on Oct 12,2017, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:39:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:39:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:39:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:39:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:39:48 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:39:50 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
quit -sim
# End time: 20:41:23 on Oct 12,2017, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:35 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Loading package fft_pkg
# -- Compiling entity tb_fft
# -- Compiling architecture tb_fft_arch of tb_fft
# End time: 20:41:35 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/mult_add_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_add_block
# -- Compiling architecture mult_add_block_arch of mult_add_block
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fft_pkg
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st3
# -- Compiling architecture butterfly_st3_arch of butterfly_st3
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:36 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st2
# -- Compiling architecture butterfly_st2_arch of butterfly_st2
# End time: 20:41:36 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:41:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fft_pkg
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# End time: 20:41:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fft
# vsim work.tb_fft 
# Start time: 20:41:39 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fft_pkg
# Loading work.tb_fft(tb_fft_arch)
# Loading work.fft_top(fft_top_arch)
# Loading work.butterfly_st1(butterfly_st1_arch)
# Loading work.mult_add_block(mult_add_block_arch)
# Loading work.complex_mult(complex_mult_arch)
# Loading work.complex_addsub(complex_addsub_arch)
# Loading work.eight_right_shift(eight_right_shift_arch)
# Loading work.butterfly_st2(butterfly_st2_arch)
# Loading work.butterfly_st3(butterfly_st3_arch)
run -a
# ** Note: Test completed
#    Time: 1390 ns  Iteration: 1  Instance: /tb_fft
# Break in Process line__148 at /home/will/DSP/HW6/lab_6/tb/tb_fft.vhd line 175
