yosys -p "read_verilog -sv red.sv red_top.sv; synth_ecp5 -json red.json"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+42 (git sha1 43b807fe6, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv red.sv red_top.sv; synth_ecp5 -json red.json' --

1. Executing Verilog-2005 frontend: red.sv
Parsing SystemVerilog input from `red.sv' to AST representation.
Generating RTLIL representation for module `\red'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: red_top.sv
Parsing SystemVerilog input from `red_top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing SYNTH_ECP5 pass.

3.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

3.3. Executing HIERARCHY pass (managing design hierarchy).

3.3.1. Finding top of design hierarchy..
root of   1 design levels: top                 
root of   0 design levels: red                 
Automatically selected top as design top module.

3.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \red

3.3.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \red
Removed 0 unused modules.

3.4. Executing PROC pass (convert processes to netlists).

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$277'.
Cleaned up 1 empty switch.

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$384 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278 in module TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 42 assignments to connections.

3.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$385'.
  Set init value: \Q = 1'0

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$385'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
Creating decoders for process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336'.
     1/3: $1$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_EN[3:0]$342
     2/3: $1$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_DATA[3:0]$341
     3/3: $1$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_ADDR[3:0]$340
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278'.
     1/3: $1$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_EN[3:0]$284
     2/3: $1$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_DATA[3:0]$283
     3/3: $1$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_ADDR[3:0]$282
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$277'.

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$384'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$320_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$321_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$322_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$323_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$324_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$325_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$326_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$327_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$328_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$329_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$330_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$331_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$332_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$333_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$334_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_ADDR' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_DATA' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$335_EN' using process `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$260_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$261_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$262_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$263_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$264_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$265_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$266_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$267_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$268_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$269_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$270_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$271_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$272_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$273_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$274_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$275_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$276_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$277'.
  created direct connection (no actual register cell created).

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$385'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$384'.
Removing empty process `TRELLIS_FF.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$384'.
Removing empty process `DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$359'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$336'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$302'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$278'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$277'.
Cleaned up 4 empty switches.

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module red.
<suppressed ~157 debug messages>

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module red.
<suppressed ~1 debug messages>

3.6. Executing TRIBUF pass.

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 160 unused wires.
<suppressed ~1 debug messages>

3.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: found logic loop in module top:
    cell $flatten\inst_gen.$or$red.sv:127$23 ($or)
    wire \inst_gen.p0_21_20_24 [2]
Warning: found logic loop in module top:
    cell $flatten\inst_gen.$or$red.sv:132$30 ($or)
    wire \inst_gen.p0_21_20_26 [2]
Warning: found logic loop in module top:
    cell $flatten\inst_gen.$or$red.sv:166$65 ($or)
    wire \inst_gen.p0_21_20_18 [2]
Found and reported 3 problems.

3.11. Executing OPT pass (performing simple optimizations).

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.9. Finished OPT passes. (There is nothing left to do.)

3.12. Executing FSM pass (extract and optimize FSM).

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.9. Finished OPT passes. (There is nothing left to do.)

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell top.$flatten\inst_gen.$or$red.sv:166$65 ($or).
Removed top 1 bits (of 3) from port B of cell top.$flatten\inst_gen.$or$red.sv:132$30 ($or).
Removed top 1 bits (of 3) from port B of cell top.$flatten\inst_gen.$or$red.sv:127$23 ($or).

3.15. Executing PEEPOPT pass (run peephole optimizers).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.17. Executing SHARE pass (SAT-based resource sharing).

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.21.2. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

3.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.23.6. Executing OPT_DFF pass (perform DFF optimizations).

3.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.23.9. Finished OPT passes. (There is nothing left to do.)

3.24. Executing MEMORY pass.

3.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.27. Executing TECHMAP pass (map to technology primitives).

3.27.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

3.27.2. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

3.27.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.28. Executing OPT pass (performing simple optimizations).

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.30. Executing OPT pass (performing simple optimizations).

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.6. Executing OPT_DFF pass (perform DFF optimizations).

3.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.9. Finished OPT passes. (There is nothing left to do.)

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

3.32. Executing OPT pass (performing simple optimizations).

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.32.3. Executing OPT_DFF pass (perform DFF optimizations).

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.32.5. Finished fast OPT passes.

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.35. Executing TECHMAP pass (map to technology primitives).

3.35.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.35.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.38. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

3.39. Executing ATTRMVCP pass (move or copy attributes).

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.42. Executing ABC pass (technology mapping using ABC).

3.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ebby/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

3.44. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.

3.45. Executing AUTONAME pass.

3.46. Executing HIERARCHY pass (managing design hierarchy).

3.46.1. Analyzing design hierarchy..
Top module:  \top

3.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

3.47. Printing statistics.

=== top ===

   Number of wires:                109
   Number of wire bits:            275
   Number of public wires:         109
   Number of public wire bits:     275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

3.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3.49. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 371156e3b5, CPU: user 0.42s system 0.03s, MEM: 22.70 MB peak
Yosys 0.29+42 (git sha1 43b807fe6, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 58% 16x read_verilog (0 sec), 8% 15x opt_clean (0 sec), ...
nextpnr-ecp5 --json red.json --textcfg red_out.config --85k --package CSFBGA285 --lpf orangecrab_r0.2.1.pcf
ecppack --compress --freq 38.8 --input red_out.config --bit red.bit
cp -a red.bit red.dfu
rm red_out.config red.json red.bit
