// Seed: 200602302
module module_0 #(
    parameter id_7 = 32'd93
) (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
);
  logic [7:0] id_6;
  assign {1, -1, id_2} = -1'b0;
  assign module_1.id_3 = 0;
  logic _id_7;
  ;
  assign id_6[-1'b0] = id_7;
  wire id_8;
  wire [1 : 1 'b0] id_9;
  assign id_8 = id_0;
  logic [-1 : id_7] id_10;
  ;
  localparam id_11 = 1;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd10
) (
    output tri0 id_0,
    input wire id_1,
    output wand id_2,
    output supply0 id_3,
    output wire id_4
    , id_14,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    output wire id_11,
    input wire _id_12
);
  id_15 :
  assert property (@((id_15) or id_9) 1)
  else;
  generate
    assign id_14 = -1;
  endgenerate
  wire [1 : 1  ==  ~  id_12] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_9,
      id_6,
      id_9
  );
  wire id_17;
endmodule
