<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='156' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentSGPRClass(const llvm::TargetRegisterClass * VRC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='155'>/// \returns A SGPR reg class with the same width as \p SRC</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='217' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1377' ll='1397' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentSGPRClass(const llvm::TargetRegisterClass * VRC) const'/>
