# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do table_subsystem_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Modifying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/rx_fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:45:27 on Nov 01,2017
# vcom -reportprogress 300 -93 -work work C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/rx_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rx_fsm
# -- Compiling architecture rx_fsm_rtl of rx_fsm
# End time: 23:45:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/tx_fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:45:27 on Nov 01,2017
# vcom -reportprogress 300 -93 -work work C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/tx_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tx_fsm
# -- Compiling architecture tx_fsm_rtl of tx_fsm
# End time: 23:45:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/table_interface.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:45:27 on Nov 01,2017
# vcom -reportprogress 300 -93 -work work C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/table_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity table_interface
# -- Compiling architecture table_interface_rtl of table_interface
# End time: 23:45:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
