{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589802637306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589802637306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 05:50:37 2020 " "Processing started: Mon May 18 05:50:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589802637306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589802637306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589802637306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589802637868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589802637868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_tb " "Found entity 1: shift_tb" {  } { { "shift_tb.sv" "" { Text "C:/lab3_git/shift_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.sv" "" { Text "C:/lab3_git/shift_right_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_arithmetic " "Found entity 1: shift_left_arithmetic" {  } { { "shift_left_arithmetic.sv" "" { Text "C:/lab3_git/shift_left_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/lab3_git/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/lab3_git/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder_tb " "Found entity 1: OneBitFullAdder_tb" {  } { { "OneBitFullAdder_tb.sv" "" { Text "C:/lab3_git/OneBitFullAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.sv" "" { Text "C:/lab3_git/OneBitFullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfullsubstractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfullsubstractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullSubstractor_tb " "Found entity 1: NBitsFullSubstractor_tb" {  } { { "NBitsFullSubstractor_tb.sv" "" { Text "C:/lab3_git/NBitsFullSubstractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfullsubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfullsubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullSubstractor " "Found entity 1: NBitsFullSubstractor" {  } { { "NBitsFullSubstractor.sv" "" { Text "C:/lab3_git/NBitsFullSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfulladder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfulladder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullAdder_tb " "Found entity 1: NBitsFullAdder_tb" {  } { { "NBitsFullAdder_tb.sv" "" { Text "C:/lab3_git/NBitsFullAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullAdder " "Found entity 1: NBitsFullAdder" {  } { { "NBitsFullAdder.sv" "" { Text "C:/lab3_git/NBitsFullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N_tb " "Found entity 1: MUX_N_tb" {  } { { "MUX_N_tb.sv" "" { Text "C:/lab3_git/MUX_N_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N " "Found entity 1: MUX_N" {  } { { "MUX_N.sv" "" { Text "C:/lab3_git/MUX_N.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addernbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file addernbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AdderNBits " "Found entity 1: AdderNBits" {  } { { "AdderNBits.sv" "" { Text "C:/lab3_git/AdderNBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N " "Found entity 1: and_N" {  } { { "and_N.sv" "" { Text "C:/lab3_git/and_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N " "Found entity 1: or_N" {  } { { "or_N.sv" "" { Text "C:/lab3_git/or_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N " "Found entity 1: xor_N" {  } { { "xor_N.sv" "" { Text "C:/lab3_git/xor_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N " "Found entity 1: notA_N" {  } { { "notA_N.sv" "" { Text "C:/lab3_git/notA_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.sv" "" { Text "C:/lab3_git/logic_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_TestBench " "Found entity 1: and_N_TestBench" {  } { { "and_N_TestBench.sv" "" { Text "C:/lab3_git/and_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_-testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_-testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_TestBench " "Found entity 1: or_N_TestBench" {  } { { "or_N_-TestBench.sv" "" { Text "C:/lab3_git/or_N_-TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_TestBench " "Found entity 1: xor_N_TestBench" {  } { { "xor_N_TestBench.sv" "" { Text "C:/lab3_git/xor_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N_TestBench " "Found entity 1: notA_N_TestBench" {  } { { "notA_N_TestBench.sv" "" { Text "C:/lab3_git/notA_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic " "Found entity 1: flagZero_logic" {  } { { "flagZero_logic.sv" "" { Text "C:/lab3_git/flagZero_logic.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic_TestBench " "Found entity 1: flagZero_logic_TestBench" {  } { { "flagZero_logic_TestBench.sv" "" { Text "C:/lab3_git/flagZero_logic_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_unit " "Found entity 1: flag_unit" {  } { { "flag_unit.sv" "" { Text "C:/lab3_git/flag_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_2 " "Found entity 1: nor_2" {  } { { "nor_2.sv" "" { Text "C:/lab3_git/nor_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.sv" "" { Text "C:/lab3_git/xor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "xnor_2.sv" "" { Text "C:/lab3_git/xnor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and__3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and__3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and__3.sv" "" { Text "C:/lab3_git/and__3.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic " "Found entity 1: flagV_logic" {  } { { "flagV_logic.sv" "" { Text "C:/lab3_git/flagV_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic_TestBench " "Found entity 1: flagV_logic_TestBench" {  } { { "flagV_logic_TestBench.sv" "" { Text "C:/lab3_git/flagV_logic_TestBench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagvb_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagvb_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagVB_logic " "Found entity 1: flagVB_logic" {  } { { "flagVB_logic.sv" "" { Text "C:/lab3_git/flagVB_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/lab3_git/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/lab3_git/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J xnor_2.sv(7) " "Verilog HDL Implicit Net warning at xnor_2.sv(7): created implicit net for \"J\"" {  } { { "xnor_2.sv" "" { Text "C:/lab3_git/xnor_2.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1589802651508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_tb " "Elaborating entity \"ALU_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589802651555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT\"" {  } { { "ALU_tb.sv" "DUT" { Text "C:/lab3_git/ALU_tb.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitsFullAdder ALU:DUT\|NBitsFullAdder:Adder " "Elaborating entity \"NBitsFullAdder\" for hierarchy \"ALU:DUT\|NBitsFullAdder:Adder\"" {  } { { "ALU.sv" "Adder" { Text "C:/lab3_git/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder ALU:DUT\|NBitsFullAdder:Adder\|OneBitFullAdder:GenAdders\[0\].U1 " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"ALU:DUT\|NBitsFullAdder:Adder\|OneBitFullAdder:GenAdders\[0\].U1\"" {  } { { "NBitsFullAdder.sv" "GenAdders\[0\].U1" { Text "C:/lab3_git/NBitsFullAdder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitsFullSubstractor ALU:DUT\|NBitsFullSubstractor:Substractor " "Elaborating entity \"NBitsFullSubstractor\" for hierarchy \"ALU:DUT\|NBitsFullSubstractor:Substractor\"" {  } { { "ALU.sv" "Substractor" { Text "C:/lab3_git/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_N ALU:DUT\|and_N:And " "Elaborating entity \"and_N\" for hierarchy \"ALU:DUT\|and_N:And\"" {  } { { "ALU.sv" "And" { Text "C:/lab3_git/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_N ALU:DUT\|or_N:OR " "Elaborating entity \"or_N\" for hierarchy \"ALU:DUT\|or_N:OR\"" {  } { { "ALU.sv" "OR" { Text "C:/lab3_git/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notA_N ALU:DUT\|notA_N:NOT " "Elaborating entity \"notA_N\" for hierarchy \"ALU:DUT\|notA_N:NOT\"" {  } { { "ALU.sv" "NOT" { Text "C:/lab3_git/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_N ALU:DUT\|xor_N:XOR " "Elaborating entity \"xor_N\" for hierarchy \"ALU:DUT\|xor_N:XOR\"" {  } { { "ALU.sv" "XOR" { Text "C:/lab3_git/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N ALU:DUT\|MUX_N:Mux " "Elaborating entity \"MUX_N\" for hierarchy \"ALU:DUT\|MUX_N:Mux\"" {  } { { "ALU.sv" "Mux" { Text "C:/lab3_git/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N ALU:DUT\|MUX_N:MuxCarryOut " "Elaborating entity \"MUX_N\" for hierarchy \"ALU:DUT\|MUX_N:MuxCarryOut\"" {  } { { "ALU.sv" "MuxCarryOut" { Text "C:/lab3_git/ALU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagZero_logic ALU:DUT\|flagZero_logic:ZeroFlag " "Elaborating entity \"flagZero_logic\" for hierarchy \"ALU:DUT\|flagZero_logic:ZeroFlag\"" {  } { { "ALU.sv" "ZeroFlag" { Text "C:/lab3_git/ALU.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagVB_logic ALU:DUT\|flagVB_logic:VFlag " "Elaborating entity \"flagVB_logic\" for hierarchy \"ALU:DUT\|flagVB_logic:VFlag\"" {  } { { "ALU.sv" "VFlag" { Text "C:/lab3_git/ALU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:DUT\|shift_left:LeftShiftLogic " "Elaborating entity \"shift_left\" for hierarchy \"ALU:DUT\|shift_left:LeftShiftLogic\"" {  } { { "ALU.sv" "LeftShiftLogic" { Text "C:/lab3_git/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:DUT\|shift_right:RightShiftLogic " "Elaborating entity \"shift_right\" for hierarchy \"ALU:DUT\|shift_right:RightShiftLogic\"" {  } { { "ALU.sv" "RightShiftLogic" { Text "C:/lab3_git/ALU.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic ALU:DUT\|shift_right_arithmetic:RightShiftArithmetic " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"ALU:DUT\|shift_right_arithmetic:RightShiftArithmetic\"" {  } { { "ALU.sv" "RightShiftArithmetic" { Text "C:/lab3_git/ALU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589802651602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1589802651711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589802651790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 05:50:51 2020 " "Processing ended: Mon May 18 05:50:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589802651790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589802651790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589802651790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589802651790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589802652477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589802653133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589802653149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 05:50:52 2020 " "Processing started: Mon May 18 05:50:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589802653149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1589802653149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Laboratorio_3 Laboratorio_3 " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Laboratorio_3 Laboratorio_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1589802653149 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Laboratorio_3 Laboratorio_3 " "Quartus(args): --rtl_sim Laboratorio_3 Laboratorio_3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1589802653149 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1589802653399 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1589802653586 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1589802653602 ""}
{ "Warning" "0" "" "Warning: File Laboratorio_3_run_msim_rtl_verilog.do already exists - backing up current file as Laboratorio_3_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Laboratorio_3_run_msim_rtl_verilog.do already exists - backing up current file as Laboratorio_3_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1589802653696 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/lab3_git/simulation/modelsim/Laboratorio_3_run_msim_rtl_verilog.do" {  } { { "C:/lab3_git/simulation/modelsim/Laboratorio_3_run_msim_rtl_verilog.do" "0" { Text "C:/lab3_git/simulation/modelsim/Laboratorio_3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/lab3_git/simulation/modelsim/Laboratorio_3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1589802653743 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1589802653743 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1589802653743 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1589802653743 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/lab3_git/Laboratorio_3_nativelink_simulation.rpt" {  } { { "C:/lab3_git/Laboratorio_3_nativelink_simulation.rpt" "0" { Text "C:/lab3_git/Laboratorio_3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/lab3_git/Laboratorio_3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1589802653743 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1589802653743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589802653743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 05:50:53 2020 " "Processing ended: Mon May 18 05:50:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589802653743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589802653743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589802653743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1589802653743 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1589802701539 ""}
