0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/column_transform.sv,1738582546,systemVerilog,,C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/controller.sv,,column_transform,,uvm,,,,,,
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/controller.sv,1738583194,systemVerilog,,C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/output_scaling.sv,,controller,,uvm,,,,,,
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/output_scaling.sv,1738583829,systemVerilog,,C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/row_transform.sv,,output_scaling,,uvm,,,,,,
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/row_transform.sv,1738583209,systemVerilog,,C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/testbench.sv,,row_transform,,uvm,,,,,,
C:/Users/NEEL/Downloads/IDCT/IDCT/IDCT.srcs/sources_1/new/testbench.sv,1738585556,systemVerilog,,,,testbench,,uvm,,,,,,
