//  ----------------------------------------------------------------------
//  File Name   : GenCFold/aon_timer_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __AON_TIMER_REGFILE_H__
#define __AON_TIMER_REGFILE_H__

#include <stdint.h>

#define AON_TIMER_OS_TIMER_CTRL_OFFSET              0x000
#define AON_TIMER_OS_TIMER_CTRL_LOADER_Pos          30
#define AON_TIMER_OS_TIMER_CTRL_LOADER_Msk          0x40000000
#define AON_TIMER_OS_TIMER_CTRL_WRAP_MODE_Pos       29
#define AON_TIMER_OS_TIMER_CTRL_WRAP_MODE_Msk       0x20000000
#define AON_TIMER_OS_TIMER_CTRL_REPEAT_MODE_Pos     28
#define AON_TIMER_OS_TIMER_CTRL_REPEAT_MODE_Msk     0x10000000
#define AON_TIMER_OS_TIMER_CTRL_CLK_ENABLE_Pos      27
#define AON_TIMER_OS_TIMER_CTRL_CLK_ENABLE_Msk      0x8000000
#define AON_TIMER_OS_TIMER_CTRL_LOADED_Pos          26
#define AON_TIMER_OS_TIMER_CTRL_LOADED_Msk          0x4000000
#define AON_TIMER_OS_TIMER_CTRL_ENABLED_Pos         25
#define AON_TIMER_OS_TIMER_CTRL_ENABLED_Msk         0x2000000
#define AON_TIMER_OS_TIMER_CTRL_ENABLE_Pos          24
#define AON_TIMER_OS_TIMER_CTRL_ENABLE_Msk          0x1000000
#define AON_TIMER_OS_TIMER_CTRL_LOADVAL_Pos         0
#define AON_TIMER_OS_TIMER_CTRL_LOADVAL_Msk         0xffffff

#define AON_TIMER_OS_TIMER_CURVAL_OFFSET            0x004
#define AON_TIMER_OS_TIMER_CURVAL_CURVAL_Pos        0
#define AON_TIMER_OS_TIMER_CURVAL_CURVAL_Msk        0xffffffff

#define AON_TIMER_OS_TIMER_IRQ_MASK_OFFSET          0x008
#define AON_TIMER_OS_TIMER_IRQ_MASK_OSTIMER_MASK_Pos    0
#define AON_TIMER_OS_TIMER_IRQ_MASK_OSTIMER_MASK_Msk    0x1

#define AON_TIMER_OS_TIMER_IRQ_CLR_OFFSET           0x00C
#define AON_TIMER_OS_TIMER_IRQ_CLR_OSTIMER_CLR_Pos    0
#define AON_TIMER_OS_TIMER_IRQ_CLR_OSTIMER_CLR_Msk    0x1

#define AON_TIMER_OS_TIMER_IRQ_CAUSE_OFFSET         0x010
#define AON_TIMER_OS_TIMER_IRQ_CAUSE_OSTIMER_STATUS_Pos    16
#define AON_TIMER_OS_TIMER_IRQ_CAUSE_OSTIMER_STATUS_Msk    0x10000
#define AON_TIMER_OS_TIMER_IRQ_CAUSE_AONTIME_IRQ_CAUSE_Pos    0
#define AON_TIMER_OS_TIMER_IRQ_CAUSE_AONTIME_IRQ_CAUSE_Msk    0x1

struct AON_TIMER_REG_OS_TIMER_CTRL_BITS
{
    volatile uint32_t LOADVAL                       : 24; // bit 0~23
    volatile uint32_t ENABLE                        : 1; // bit 24~24
    volatile uint32_t ENABLED                       : 1; // bit 25~25
    volatile uint32_t LOADED                        : 1; // bit 26~26
    volatile uint32_t CLK_ENABLE                    : 1; // bit 27~27
    volatile uint32_t REPEAT_MODE                   : 1; // bit 28~28
    volatile uint32_t WRAP_MODE                     : 1; // bit 29~29
    volatile uint32_t LOADER                        : 1; // bit 30~30
    volatile uint32_t RESV_31_31                    : 1; // bit 31~31
};

union AON_TIMER_REG_OS_TIMER_CTRL {
    volatile uint32_t                               all;
    struct AON_TIMER_REG_OS_TIMER_CTRL_BITS         bit;
};

struct AON_TIMER_REG_OS_TIMER_CURVAL_BITS
{
    volatile uint32_t CURVAL                        : 32; // bit 0~31
};

union AON_TIMER_REG_OS_TIMER_CURVAL {
    volatile uint32_t                               all;
    struct AON_TIMER_REG_OS_TIMER_CURVAL_BITS       bit;
};

struct AON_TIMER_REG_OS_TIMER_IRQ_MASK_BITS
{
    volatile uint32_t OSTIMER_MASK                  : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union AON_TIMER_REG_OS_TIMER_IRQ_MASK {
    volatile uint32_t                               all;
    struct AON_TIMER_REG_OS_TIMER_IRQ_MASK_BITS     bit;
};

struct AON_TIMER_REG_OS_TIMER_IRQ_CLR_BITS
{
    volatile uint32_t OSTIMER_CLR                   : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union AON_TIMER_REG_OS_TIMER_IRQ_CLR {
    volatile uint32_t                               all;
    struct AON_TIMER_REG_OS_TIMER_IRQ_CLR_BITS      bit;
};

struct AON_TIMER_REG_OS_TIMER_IRQ_CAUSE_BITS
{
    volatile uint32_t AONTIME_IRQ_CAUSE             : 1; // bit 0~0
    volatile uint32_t RESV_1_15                     : 15; // bit 1~15
    volatile uint32_t OSTIMER_STATUS                : 1; // bit 16~16
    volatile uint32_t RESV_17_31                    : 15; // bit 17~31
};

union AON_TIMER_REG_OS_TIMER_IRQ_CAUSE {
    volatile uint32_t                               all;
    struct AON_TIMER_REG_OS_TIMER_IRQ_CAUSE_BITS    bit;
};

typedef struct
{
    union AON_TIMER_REG_OS_TIMER_CTRL               REG_OS_TIMER_CTRL; // 0x000
    union AON_TIMER_REG_OS_TIMER_CURVAL             REG_OS_TIMER_CURVAL; // 0x004
    union AON_TIMER_REG_OS_TIMER_IRQ_MASK           REG_OS_TIMER_IRQ_MASK; // 0x008
    union AON_TIMER_REG_OS_TIMER_IRQ_CLR            REG_OS_TIMER_IRQ_CLR; // 0x00C
    union AON_TIMER_REG_OS_TIMER_IRQ_CAUSE          REG_OS_TIMER_IRQ_CAUSE; // 0x010
} AON_TIMER_RegDef;


#endif // __AON_TIMER_REGFILE_H__

