Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu_tb_isim_beh.exe -prj D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu.v" into library work
Analyzing Verilog file "D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu_tb.v" Line 42: Size mismatch in connection of port <F>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module alu
Compiling module alu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/HZIEE/2-COCP/works/1-final/ex3_alu/alu/alu_tb_isim_beh.exe
Fuse Memory Usage: 28684 KB
Fuse CPU Usage: 406 ms
