Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/FA_using_HA_test_isim_beh.exe -prj /home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/FA_using_HA_test_beh.prj work.FA_using_HA_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/Half_Adder_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/FA_using_HA_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/FA_using_HA_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83420 KB
Fuse CPU Usage: 1050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Half_Adder_rtl [half_adder_rtl_default]
Compiling architecture behavioral of entity FA_using_HA_rtl [fa_using_ha_rtl_default]
Compiling architecture behavior of entity fa_using_ha_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/nahshal/Documents/Nahshal_ISE_Design/FA_using_HA/FA_using_HA_test_isim_beh.exe
Fuse Memory Usage: 1173368 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 490 ms
