// Seed: 1465669399
module module_0 (
    id_1
);
  inout wire id_1;
  wor id_2 = 1;
  id_3(
      .id_0(), .id_1(1), .id_2(1 * 1), .id_3(id_1), .id_4(id_2), .id_5(), .id_6(id_1), .id_7(id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = 1;
  or primCall (id_4, id_1, id_5, id_2);
  module_0 modCall_1 (id_5);
endmodule
