/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6833";
	interrupt-parent = <0x1>;
	model = "MT6833";

	2x1_sub_common@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x2f 0x6>;
		compatible = "mediatek,2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	__symbols__ {
		accdet = "/accdet";
		adc = "/i2c5@11e01000/mt6360_pmu_dts/adc";
		afe = "/mt6833-afe-pcm@11210000";
		apdma = "/dma-controller@10217a80";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_pins_hacamp_high = "/pinctrl/aud_pins_hacamp_high";
		aud_pins_hacamp_low = "/pinctrl/aud_pins_hacamp_low";
		audiosys_clk = "/audiosys_clk@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		boot_dramboost = "/boot_dramboost";
		bt = "/bt@00000000";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camsys_main = "/camsys_main@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		ccifdriver = "/ccifdriver@10209000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18002000";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_color0 = "/disp_color0@14009000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_wdma0 = "/disp_wdma0@14014000";
		dispsys_config = "/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		eint = "/eint@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		extcon_usb = "/extcon_usb";
		finger_fp = "/finger_fp";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		fpc1020_fp = "/fpc1020_fp";
		fpsensor_fp_eint = "/fpsensor_fp_eint";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gps = "/gps@18c00000";
		gpufreq = "/gpufreq";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e01000";
		i2c6 = "/i2c6@11f00000";
		i2c7 = "/i2c7@11e02000";
		i2c8 = "/i2c8@11d00000";
		i2c9 = "/i2c9@11d01000";
		i2c_common = "/i2c_common";
		imgsys1 = "/imgsys1@15020000";
		imgsys2 = "/imgsys2@15820000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f01000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d02000";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e03000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/infracfg_ao@10001000";
		infracfg_rst = "/infracfg_ao@10001000/reset-controller";
		iocfg_bl = "/iocfg_bl@11e60000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		ion = "/iommu";
		ipesys = "/ipesys@1b000000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_cam1 = "/mtk_lpm/irq-remain-list/level_cam1";
		level_cam2 = "/mtk_lpm/irq-remain-list/level_cam2";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		lk_charger = "/lk_charger";
		lkg = "/lkg";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcucfg1 = "/mcucfg1@0c530000";
		mcupm = "/mcupm@0c540000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdpsys_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mmc0 = "/mmc@11230000";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1 = "/mmc@11240000";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc1_ins = "/msdc1_ins";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		mt6360_chg = "/i2c5@11e01000/mt6360_pmu_dts/chg";
		mt6360_ldo = "/i2c5@11e01000/mt6360_ldo_dts";
		mt6360_pmic = "/i2c5@11e01000/mt6360_pmic_dts";
		mt6360_pmu = "/i2c5@11e01000/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt6382_nfc = "/mt6382_nfc";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/i2c5@11e01000/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/i2c5@11e01000/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/i2c5@11e01000/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/i2c5@11e01000/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		mtk_lpm = "/mtk_lpm";
		mtk_ts_pmic = "/pwrap@10026000/mt6359-pmic/mtk_ts_pmic";
		mtkfb = "/mtkfb@0";
		odm = "/odm";
		otg_vbus = "/i2c5@11e01000/mt6360_pmu_dts/chg/usb-otg-vbus";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_efuse = "/pwrap@10026000/mt6359-pmic/pmic_efuse";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		ptp3 = "/ptp3";
		pwrap = "/pwrap@10026000";
		pwraph = "/pwraphal@10026000";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		s2idle = "/cpus/idle-states/s2idle";
		scp_clk_ctrl = "/scp_clk_ctrl@10721000";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/scpsys@10001000";
		slbc = "/slbc";
		sleep = "/sleep@10006000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_scp_ultra = "/snd_scp_ultra";
		sound = "/sound";
		speaker_amp = "/i2c6@11f00000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		spmi_bus = "/spmi@10027000";
		spmtwam = "/spmtwam@10006000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		swtp = "/swtp";
		swtp_1 = "/swtp_1";
		swtp_2 = "/swtp_2";
		swtp_3 = "/swtp_3";
		swtp_4 = "/swtp_4";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tboard_thermistor4 = "/thermal-sensor4";
		tboard_thermistor5 = "/thermal-sensor5";
		tboard_thermistor7 = "/thermal-sensor7";
		tcpc_pd = "/tcpc_pd";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		u2phy0 = "/usb-phy@11210000";
		u2port0 = "/usb-phy@11210000/usb-phy@11210000";
		uart_clk = "/dummy26m";
		udi = "/udi@10005000";
		ufshci = "/ufshci@11270000";
		upower = "/upower";
		usb = "/usb0@11200000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi = "/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x103>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		ccorr0 = "/disp_ccorr0@1400b000";
		dsi0 = "/dsi@14013000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x127 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xc2 0x4>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xc4 0x4>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xc7 0x4>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x0 0x1025c000 0x0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021bc00 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-apmixedsys", "syscon";
		phandle = <0x5b>;
		reg = <0x0 0x1000c000 0x0 0xe00>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xd3 0x4>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x9c00 0xd000>;
		prefer_mode = <0x0>;
		reg = <0x0 0x11212000 0x0 0xd000>;
	};

	audiosys_clk@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "mediatek,mt6833-audio", "syscon";
		phandle = <0x5e>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x11210000 0x0 0x2000>;
	};

	auxadc@11001000 {
		#interconnect-cells = <0x1>;
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x35 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x1>;
		mediatek,cali-efuse-reg-offset = <0x1c4>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		nvmem = <0x39>;
		nvmem-names = "mtk_efuse";
		phandle = <0x4e>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0xa>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xa8d4 0x4fb 0x4fb 0x131 0xa832 0x4fb 0x4fb 0x263 0xa7b8 0x514 0x514 0x394 0xa73e 0x517 0x517 0x4c5 0xa6ce 0x548 0x548 0x5f6 0xa65d 0x55d 0x55d 0x728 0xa5e3 0x549 0x549 0x859 0xa56b 0x55f 0x55f 0x98a 0xa4f9 0x55f 0x55f 0xabb 0xa481 0x563 0x563 0xbed 0xa411 0x578 0x578 0xd1e 0xa3a3 0x578 0x578 0xe4f 0xa33d 0x573 0x573 0xf80 0xa2d3 0x55f 0x55f 0x10b2 0xa25d 0x56b 0x56b 0x11e3 0xa1f7 0x591 0x591 0x1314 0xa18f 0x599 0x599 0x1445 0xa126 0x5a2 0x5a2 0x1577 0xa0b9 0x591 0x591 0x16a8 0xa050 0x59a 0x59a 0x17d9 0x9fe4 0x5a0 0x5a0 0x190a 0x9f82 0x59b 0x59b 0x1a3c 0x9f2b 0x5bf 0x5bf 0x1b6d 0x9ee6 0x608 0x608 0x1c9e 0x9e9d 0x629 0x629 0x1dcf 0x9e29 0x5f6 0x5f6 0x1f01 0x9da0 0x5dc 0x5dc 0x2032 0x9d16 0x5dc 0x5dc 0x2163 0x9ca7 0x603 0x603 0x2294 0x9c4b 0x60c 0x60c 0x23c6 0x9c06 0x61f 0x61f 0x24f7 0x9bc8 0x64e 0x64e 0x2628 0x9b8c 0x668 0x668 0x2759 0x9b53 0x663 0x663 0x288b 0x9b03 0x649 0x649 0x29bc 0x9abb 0x670 0x670 0x2aed 0x9a6a 0x68b 0x68b 0x2c1e 0x9a1c 0x69c 0x69c 0x2d50 0x99b9 0x693 0x693 0x2e81 0x993b 0x655 0x655 0x2fb2 0x98af 0x61b 0x61b 0x30e3 0x9837 0x5c3 0x5c3 0x3215 0x97d7 0x5bd 0x5bd 0x3346 0x9783 0x5af 0x5af 0x3477 0x9732 0x56e 0x56e 0x35a8 0x96f1 0x55f 0x55f 0x36da 0x96bc 0x55f 0x55f 0x380b 0x9688 0x549 0x549 0x393c 0x964c 0x52f 0x52f 0x3a6d 0x9621 0x52d 0x52d 0x3b9f 0x95ef 0x545 0x545 0x3cd0 0x95bc 0x52e 0x52e 0x3e01 0x9593 0x545 0x545 0x3f32 0x956a 0x52d 0x52d 0x4064 0x9542 0x52d 0x52d 0x4195 0x9519 0x515 0x515 0x42c6 0x94fb 0x548 0x548 0x43f7 0x94dc 0x576 0x576 0x4529 0x94bc 0x55f 0x55f 0x465a 0x948b 0x55f 0x55f 0x478b 0x946e 0x562 0x562 0x48bc 0x9459 0x57b 0x57b 0x49ee 0x9445 0x595 0x595 0x4b1f 0x942f 0x5ae 0x5ae 0x4c50 0x9412 0x5c3 0x5c3 0x4d81 0x93fc 0x5be 0x5be 0x4eb3 0x93e0 0x5b5 0x5b5 0x4fe4 0x93c9 0x5dc 0x5dc 0x5115 0x93a8 0x5c9 0x5c9 0x5246 0x937f 0x591 0x591 0x5378 0x9356 0x58a 0x58a 0x54a9 0x9334 0x580 0x580 0x55da 0x9319 0x589 0x589 0x570b 0x92ed 0x578 0x578 0x583d 0x92be 0x566 0x566 0x596e 0x9299 0x546 0x546 0x5a9f 0x9276 0x53c 0x53c 0x5bd0 0x9251 0x538 0x538 0x5d02 0x9237 0x552 0x552 0x5e33 0x9214 0x55f 0x55f 0x5f64 0x91e1 0x56c 0x56c 0x6095 0x91a4 0x551 0x551 0x61c7 0x9167 0x53a 0x53a 0x62f8 0x9134 0x554 0x554 0x6429 0x90fc 0x56d 0x56d 0x655a 0x90ad 0x55b 0x55b 0x668c 0x9064 0x555 0x555 0x67bd 0x9046 0x55f 0x55f 0x68ee 0x903c 0x56f 0x56f 0x6a1f 0x9031 0x599 0x599 0x6b51 0x9027 0x5aa 0x5aa 0x6c82 0x900f 0x5de 0x5de 0x6db3 0x8fdb 0x619 0x619 0x6ee4 0x8f14 0x615 0x615 0x7016 0x8d80 0x60e 0x60e 0x7147 0x8b6a 0x65a 0x65a 0x7278 0x888f 0x6d4 0x6d4 0x73a9 0x8448 0x806 0x806 0x74db 0x7bb8 0x2b47 0x2b47 0x760c 0x6d7e 0x19e1 0x19e1>;
		battery0_profile_t0_col = <0x4>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xa8d4 0x4fb 0x4fb 0x131 0xa832 0x4fb 0x4fb 0x263 0xa7b8 0x514 0x514 0x394 0xa73e 0x517 0x517 0x4c5 0xa6ce 0x548 0x548 0x5f6 0xa65d 0x55d 0x55d 0x728 0xa5e3 0x549 0x549 0x859 0xa56b 0x55f 0x55f 0x98a 0xa4f9 0x55f 0x55f 0xabb 0xa481 0x563 0x563 0xbed 0xa411 0x578 0x578 0xd1e 0xa3a3 0x578 0x578 0xe4f 0xa33d 0x573 0x573 0xf80 0xa2d3 0x55f 0x55f 0x10b2 0xa25d 0x56b 0x56b 0x11e3 0xa1f7 0x591 0x591 0x1314 0xa18f 0x599 0x599 0x1445 0xa126 0x5a2 0x5a2 0x1577 0xa0b9 0x591 0x591 0x16a8 0xa050 0x59a 0x59a 0x17d9 0x9fe4 0x5a0 0x5a0 0x190a 0x9f82 0x59b 0x59b 0x1a3c 0x9f2b 0x5bf 0x5bf 0x1b6d 0x9ee6 0x608 0x608 0x1c9e 0x9e9d 0x629 0x629 0x1dcf 0x9e29 0x5f6 0x5f6 0x1f01 0x9da0 0x5dc 0x5dc 0x2032 0x9d16 0x5dc 0x5dc 0x2163 0x9ca7 0x603 0x603 0x2294 0x9c4b 0x60c 0x60c 0x23c6 0x9c06 0x61f 0x61f 0x24f7 0x9bc8 0x64e 0x64e 0x2628 0x9b8c 0x668 0x668 0x2759 0x9b53 0x663 0x663 0x288b 0x9b03 0x649 0x649 0x29bc 0x9abb 0x670 0x670 0x2aed 0x9a6a 0x68b 0x68b 0x2c1e 0x9a1c 0x69c 0x69c 0x2d50 0x99b9 0x693 0x693 0x2e81 0x993b 0x655 0x655 0x2fb2 0x98af 0x61b 0x61b 0x30e3 0x9837 0x5c3 0x5c3 0x3215 0x97d7 0x5bd 0x5bd 0x3346 0x9783 0x5af 0x5af 0x3477 0x9732 0x56e 0x56e 0x35a8 0x96f1 0x55f 0x55f 0x36da 0x96bc 0x55f 0x55f 0x380b 0x9688 0x549 0x549 0x393c 0x964c 0x52f 0x52f 0x3a6d 0x9621 0x52d 0x52d 0x3b9f 0x95ef 0x545 0x545 0x3cd0 0x95bc 0x52e 0x52e 0x3e01 0x9593 0x545 0x545 0x3f32 0x956a 0x52d 0x52d 0x4064 0x9542 0x52d 0x52d 0x4195 0x9519 0x515 0x515 0x42c6 0x94fb 0x548 0x548 0x43f7 0x94dc 0x576 0x576 0x4529 0x94bc 0x55f 0x55f 0x465a 0x948b 0x55f 0x55f 0x478b 0x946e 0x562 0x562 0x48bc 0x9459 0x57b 0x57b 0x49ee 0x9445 0x595 0x595 0x4b1f 0x942f 0x5ae 0x5ae 0x4c50 0x9412 0x5c3 0x5c3 0x4d81 0x93fc 0x5be 0x5be 0x4eb3 0x93e0 0x5b5 0x5b5 0x4fe4 0x93c9 0x5dc 0x5dc 0x5115 0x93a8 0x5c9 0x5c9 0x5246 0x937f 0x591 0x591 0x5378 0x9356 0x58a 0x58a 0x54a9 0x9334 0x580 0x580 0x55da 0x9319 0x589 0x589 0x570b 0x92ed 0x578 0x578 0x583d 0x92be 0x566 0x566 0x596e 0x9299 0x546 0x546 0x5a9f 0x9276 0x53c 0x53c 0x5bd0 0x9251 0x538 0x538 0x5d02 0x9237 0x552 0x552 0x5e33 0x9214 0x55f 0x55f 0x5f64 0x91e1 0x56c 0x56c 0x6095 0x91a4 0x551 0x551 0x61c7 0x9167 0x53a 0x53a 0x62f8 0x9134 0x554 0x554 0x6429 0x90fc 0x56d 0x56d 0x655a 0x90ad 0x55b 0x55b 0x668c 0x9064 0x555 0x555 0x67bd 0x9046 0x55f 0x55f 0x68ee 0x903c 0x56f 0x56f 0x6a1f 0x9031 0x599 0x599 0x6b51 0x9027 0x5aa 0x5aa 0x6c82 0x900f 0x5de 0x5de 0x6db3 0x8fdb 0x619 0x619 0x6ee4 0x8f14 0x615 0x615 0x7016 0x8d80 0x60e 0x60e 0x7147 0x8b6a 0x65a 0x65a 0x7278 0x888f 0x6d4 0x6d4 0x73a9 0x8448 0x806 0x806 0x74db 0x7bb8 0x2b47 0x2b47 0x760c 0x6d7e 0x19e1 0x19e1>;
		battery0_profile_t1_col = <0x4>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xa816 0x92e 0x758 0x131 0xa774 0x930 0x75a 0x263 0xa6fa 0x9ac 0x7bd 0x394 0xa67f 0x9c4 0x7d0 0x4c5 0xa5fc 0x9c4 0x7d0 0x5f6 0xa583 0x9c6 0x7d2 0x728 0xa51c 0x9da 0x7e2 0x859 0xa4ab 0x9c1 0x7ce 0x98a 0xa434 0x9af 0x7bf 0xabb 0xa3cd 0x9cc 0x7d6 0xbed 0xa35e 0x9ff 0x7ff 0xd1e 0xa2f7 0xa36 0x82b 0xe4f 0xa287 0xa78 0x860 0xf80 0xa219 0xaa3 0x882 0x10b2 0xa1b1 0xafc 0x8ca 0x11e3 0xa143 0xb22 0x8e8 0x1314 0xa0d4 0xb0a 0x8d5 0x1445 0xa064 0xae8 0x8ba 0x1577 0xa009 0xaf8 0x8c6 0x16a8 0x9fb4 0xae9 0x8ba 0x17d9 0x9f71 0xb1c 0x8e3 0x190a 0x9f30 0xb4f 0x90c 0x1a3c 0x9ed4 0xb63 0x91c 0x1b6d 0x9e48 0xb3e 0x8fe 0x1c9e 0x9d9c 0xb2d 0x8f1 0x1dcf 0x9cf8 0xb2f 0x8f2 0x1f01 0x9c73 0xb3a 0x8fb 0x2032 0x9c03 0xb54 0x910 0x2163 0x9ba8 0xb61 0x91a 0x2294 0x9b62 0xb88 0x93a 0x23c6 0x9b14 0xb9f 0x94c 0x24f7 0x9ac9 0xb9f 0x94c 0x2628 0x9a6f 0xb81 0x934 0x2759 0x99ff 0xb5e 0x918 0x288b 0x9989 0xb25 0x8ea 0x29bc 0x991b 0xaf9 0x8c7 0x2aed 0x98bc 0xadf 0x8b2 0x2c1e 0x9868 0xac6 0x89e 0x2d50 0x981d 0xabe 0x898 0x2e81 0x97cf 0xaac 0x88a 0x2fb2 0x9785 0xaca 0x8a2 0x30e3 0x974c 0xa54 0x843 0x3215 0x971a 0x9ee 0x7f2 0x3346 0x96d7 0x9f1 0x7f4 0x3477 0x96a0 0xa83 0x869 0x35a8 0x9675 0xace 0x8a5 0x36da 0x963c 0x9f0 0x7f3 0x380b 0x9606 0x9c4 0x7d0 0x393c 0x95dc 0x9f1 0x7f4 0x3a6d 0x95b3 0xa52 0x842 0x3b9f 0x9581 0xa89 0x86e 0x3cd0 0x9558 0xaa4 0x883 0x3e01 0x9539 0xabd 0x897 0x3f32 0x951a 0xb09 0x8d4 0x4064 0x94e8 0xaf1 0x8c1 0x4195 0x94bf 0xb22 0x8e8 0x42c6 0x94aa 0xb22 0x8e8 0x43f7 0x9483 0xb28 0x8ed 0x4529 0x946e 0xb86 0x938 0x465a 0x944e 0xb84 0x936 0x478b 0x9428 0xb70 0x926 0x48bc 0x9413 0xb89 0x93a 0x49ee 0x93fd 0xba3 0x94f 0x4b1f 0x93dd 0xbb4 0x95d 0x4c50 0x93b5 0xb96 0x945 0x4d81 0x938e 0xb72 0x928 0x4eb3 0x936d 0xb86 0x938 0x4fe4 0x9347 0xb4a 0x908 0x5115 0x9326 0xa79 0x861 0x5246 0x92fd 0xa56 0x845 0x5378 0x92d4 0xab1 0x88e 0x54a9 0x92ac 0xb20 0x8e6 0x55da 0x9283 0xb7d 0x931 0x570b 0x9250 0xb58 0x913 0x583d 0x9210 0xa7c 0x863 0x596e 0x91e1 0xad8 0x8ad 0x5a9f 0x91b0 0xb7c 0x930 0x5bd0 0x916a 0xb57 0x912 0x5d02 0x911b 0xac0 0x89a 0x5e33 0x90de 0xb06 0x8d2 0x5f64 0x90ba 0xbb8 0x960 0x6095 0x90a0 0xc2a 0x9bb 0x61c7 0x9082 0xc33 0x9c2 0x62f8 0x9074 0xb92 0x942 0x6429 0x9063 0xb5b 0x916 0x655a 0x9039 0xc0a 0x9a2 0x668c 0x8f9f 0xc85 0xa04 0x67bd 0x8e48 0xd06 0xa6b 0x68ee 0x8c3a 0xdb8 0xafa 0x6a1f 0x897c 0xebc 0xbca 0x6b51 0x8573 0x1053 0xd0f 0x6c82 0x7c66 0x29b0 0x215a 0x6db3 0x6e32 0x1a45 0x1504 0x6ee4 0x6e32 0x1a45 0x1504 0x7016 0x6e32 0x1a45 0x1504 0x7147 0x6e32 0x1a45 0x1504 0x7278 0x6e32 0x1a45 0x1504 0x73a9 0x6e32 0x1a45 0x1504 0x74db 0x6e32 0x1a45 0x1504 0x760c 0x6e32 0x1a45 0x1504>;
		battery0_profile_t2_col = <0x4>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xa6d6 0xed8 0xa64 0x131 0xa60b 0xeda 0xa65 0x263 0xa574 0xf40 0xaad 0x394 0xa4fa 0xfa1 0xaf1 0x4c5 0xa480 0xfbd 0xb04 0x5f6 0xa407 0xfed 0xb26 0x728 0xa39f 0x1007 0xb38 0x859 0xa329 0x1036 0xb59 0x98a 0xa2cb 0x10fa 0xbe2 0xabb 0xa25b 0x118b 0xc48 0xbed 0xa1eb 0x11f5 0xc92 0xd1e 0xa17d 0x124e 0xcd0 0xe4f 0xa117 0x11fc 0xc97 0xf80 0xa0af 0x1185 0xc44 0x10b2 0xa044 0x110a 0xbed 0x11e3 0x9fed 0x116d 0xc33 0x1314 0x9faa 0x1250 0xcd2 0x1445 0x9f6e 0x1302 0xd4e 0x1577 0x9f0e 0x135f 0xd8f 0x16a8 0x9e89 0x1301 0xd4e 0x17d9 0x9de9 0x1213 0xca7 0x190a 0x9d34 0x11ee 0xc8d 0x1a3c 0x9c90 0x1288 0xcf9 0x1b6d 0x9c16 0x132c 0xd6c 0x1c9e 0x9ba0 0x1312 0xd59 0x1dcf 0x9b43 0x123e 0xcc5 0x1f01 0x9af7 0x1202 0xc9b 0x2032 0x9aa6 0x128f 0xcfe 0x2163 0x9a4f 0x12f4 0xd44 0x2294 0x99e8 0x12fb 0xd49 0x23c6 0x9984 0x1223 0xcb2 0x24f7 0x9928 0x1177 0xc3a 0x2628 0x98c7 0x118f 0xc4b 0x2759 0x986d 0x11db 0xc80 0x288b 0x981c 0x1217 0xcaa 0x29bc 0x97d7 0x126b 0xce5 0x2aed 0x979a 0x126d 0xce6 0x2c1e 0x975d 0x128f 0xcfe 0x2d50 0x9719 0x1273 0xcea 0x2e81 0x96d9 0x1161 0xc2a 0x2fb2 0x96a3 0x115a 0xc25 0x30e3 0x9678 0x1224 0xcb3 0x3215 0x9648 0x12f6 0xd46 0x3346 0x960d 0x1287 0xcf8 0x3477 0x95e8 0x117f 0xc3f 0x35a8 0x95c1 0x11b0 0xc62 0x36da 0x9598 0x1244 0xcc9 0x380b 0x956f 0x12e1 0xd37 0x393c 0x9534 0x131f 0xd63 0x3a6d 0x951c 0x1352 0xd86 0x3b9f 0x94eb 0x1282 0xcf5 0x3cd0 0x94d5 0x11e5 0xc87 0x3e01 0x94b7 0x12a2 0xd0b 0x3f32 0x948e 0x1355 0xd88 0x4064 0x9470 0x13eb 0xdf1 0x4195 0x9447 0x137e 0xda5 0x42c6 0x9432 0x1248 0xccc 0x43f7 0x940b 0x12b9 0xd1b 0x4529 0x9400 0x13c4 0xdd6 0x465a 0x93eb 0x1437 0xe27 0x478b 0x93cb 0x1405 0xe04 0x48bc 0x93a5 0x129f 0xd09 0x49ee 0x938f 0x1335 0xd72 0x4b1f 0x9373 0x1426 0xe1b 0x4c50 0x935c 0x1459 0xe3e 0x4d81 0x933c 0x147d 0xe58 0x4eb3 0x9311 0x145e 0xe42 0x4fe4 0x92e5 0x1449 0xe33 0x5115 0x92c9 0x145b 0xe40 0x5246 0x9296 0x13d7 0xde3 0x5378 0x925e 0x138b 0xdae 0x54a9 0x9220 0x13ab 0xdc5 0x55da 0x91f4 0x14bb 0xe83 0x570b 0x91b3 0x1563 0xef9 0x583d 0x915f 0x1511 0xebf 0x596e 0x9117 0x145c 0xe40 0x5a9f 0x90e4 0x1432 0xe23 0x5bd0 0x90cf 0x145b 0xe40 0x5d02 0x90b6 0x14a3 0xe72 0x5e33 0x90a1 0x1553 0xeed 0x5f64 0x9092 0x1638 0xf8e 0x6095 0x9069 0x172a 0x1037 0x61c7 0x9006 0x181b 0x10e0 0x62f8 0x8ee7 0x1883 0x1129 0x6429 0x8d02 0x1920 0x1196 0x655a 0x8a7c 0x1a9f 0x12a3 0x668c 0x86dc 0x1cd3 0x142d 0x67bd 0x801b 0x2796 0x1bb6 0x68ee 0x7940 0x33db 0x244d 0x6a1f 0x7940 0x33db 0x244d 0x6b51 0x7940 0x33db 0x244d 0x6c82 0x7940 0x33db 0x244d 0x6db3 0x7940 0x33db 0x244d 0x6ee4 0x7940 0x33db 0x244d 0x7016 0x7940 0x33db 0x244d 0x7147 0x7940 0x33db 0x244d 0x7278 0x7940 0x33db 0x244d 0x73a9 0x7940 0x33db 0x244d 0x74db 0x7940 0x33db 0x244d 0x760c 0x7940 0x33db 0x244d>;
		battery0_profile_t3_col = <0x4>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xa4a6 0x28d2 0x1c93 0x131 0xa3b1 0x28d9 0x1c98 0x263 0xa2a9 0x2a4e 0x1d9d 0x394 0xa198 0x2ae2 0x1e05 0x4c5 0xa0be 0x2b23 0x1e32 0x5f6 0xa032 0x2c2e 0x1eed 0x728 0x9fc5 0x2db0 0x1ffb 0x859 0x9f65 0x2e5d 0x2074 0x98a 0x9ee7 0x2e2a 0x2051 0xabb 0x9e4a 0x2df7 0x202d 0xbed 0x9d92 0x2db7 0x2000 0xd1e 0x9cdd 0x2d5a 0x1fbf 0xe4f 0x9c3b 0x2d62 0x1fc5 0xf80 0x9bc3 0x2cd0 0x1f5e 0x10b2 0x9b55 0x2c63 0x1f12 0x11e3 0x9af4 0x2c29 0x1eea 0x1314 0x9aa4 0x2c0a 0x1ed4 0x1445 0x9a5a 0x2c66 0x1f14 0x1577 0x9a05 0x2ccb 0x1f5b 0x16a8 0x99a9 0x2cec 0x1f72 0x17d9 0x994a 0x2ce2 0x1f6b 0x190a 0x98e8 0x2ce7 0x1f6f 0x1a3c 0x9888 0x2cd1 0x1f5f 0x1b6d 0x982b 0x2c7d 0x1f24 0x1c9e 0x97da 0x2c58 0x1f0a 0x1dcf 0x9788 0x2bf6 0x1ec6 0x1f01 0x9741 0x2b82 0x1e75 0x2032 0x9709 0x2b43 0x1e49 0x2163 0x96d1 0x2b37 0x1e40 0x2294 0x9694 0x2b35 0x1e3f 0x23c6 0x965c 0x2b0e 0x1e23 0x24f7 0x9629 0x2aea 0x1e0a 0x2628 0x95f6 0x2b47 0x1e4b 0x2759 0x95c3 0x2b7f 0x1e73 0x288b 0x9597 0x2ba4 0x1e8c 0x29bc 0x956e 0x2bf0 0x1ec2 0x2aed 0x9545 0x2bea 0x1ebd 0x2c1e 0x9516 0x2bfb 0x1ec9 0x2d50 0x94f1 0x2c3f 0x1ef9 0x2e81 0x94cb 0x2cb0 0x1f48 0x2fb2 0x94aa 0x2d66 0x1fc7 0x30e3 0x9493 0x2e57 0x2070 0x3215 0x946f 0x2de8 0x2022 0x3346 0x9456 0x2c7a 0x1f22 0x3477 0x944a 0x2d15 0x1f8f 0x35a8 0x942f 0x2da2 0x1ff1 0x36da 0x9422 0x2e32 0x2056 0x380b 0x940e 0x2eb9 0x20b5 0x393c 0x93f1 0x2e9a 0x209f 0x3a6d 0x93dc 0x2e50 0x206b 0x3b9f 0x93c7 0x2dbd 0x2004 0x3cd0 0x93bc 0x2d6c 0x1fcc 0x3e01 0x93a8 0x2e76 0x2086 0x3f32 0x9380 0x2f2a 0x2104 0x4064 0x9362 0x2fc3 0x216f 0x4195 0x9343 0x308a 0x21fa 0x42c6 0x931b 0x30c2 0x2221 0x43f7 0x92fb 0x3153 0x2287 0x4529 0x92c8 0x3168 0x2296 0x465a 0x9296 0x3147 0x227f 0x478b 0x926c 0x3104 0x2250 0x48bc 0x9239 0x31f2 0x22f6 0x49ee 0x9203 0x33b4 0x2431 0x4b1f 0x91ba 0x3564 0x2560 0x4c50 0x916f 0x3757 0x26bd 0x4d81 0x913a 0x380e 0x273d 0x4eb3 0x90ff 0x3819 0x2745 0x4fe4 0x90ce 0x38e8 0x27d6 0x5115 0x90a8 0x3bbd 0x29d1 0x5246 0x9082 0x3e96 0x2bcf 0x5378 0x9042 0x409d 0x2d3b 0x54a9 0x8fee 0x416a 0x2dca 0x55da 0x8f64 0x42e8 0x2ed6 0x570b 0x8e68 0x45fb 0x30fd 0x583d 0x8cca 0x4743 0x31e2 0x596e 0x8a75 0x481d 0x327b 0x5a9f 0x86f8 0x4c23 0x354c 0x5bd0 0x8172 0x45ef 0x30f4 0x5d02 0x7882 0x3200 0x2300 0x5e33 0x7882 0x3200 0x2300 0x5f64 0x7882 0x3200 0x2300 0x6095 0x7882 0x3200 0x2300 0x61c7 0x7882 0x3200 0x2300 0x62f8 0x7882 0x3200 0x2300 0x6429 0x7882 0x3200 0x2300 0x655a 0x7882 0x3200 0x2300 0x668c 0x7882 0x3200 0x2300 0x67bd 0x7882 0x3200 0x2300 0x68ee 0x7882 0x3200 0x2300 0x6a1f 0x7882 0x3200 0x2300 0x6b51 0x7882 0x3200 0x2300 0x6c82 0x7882 0x3200 0x2300 0x6db3 0x7882 0x3200 0x2300 0x6ee4 0x7882 0x3200 0x2300 0x7016 0x7882 0x3200 0x2300 0x7147 0x7882 0x3200 0x2300 0x7278 0x7882 0x3200 0x2300 0x73a9 0x7882 0x3200 0x2300 0x74db 0x7882 0x3200 0x2300 0x760c 0x7882 0x3200 0x2300>;
		battery0_profile_t4_col = <0x4>;
		battery0_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100_row = <0x4>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_QMAX_SYS_VOL = <0x85fc 0x8534 0x8886 0x8886 0x85fc 0x8534 0x8886 0x8886 0x86d0 0x866c 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x89f0 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL_row = <0x4>;
		phandle = <0xbd>;
	};

	boot_dramboost {
		boost_opp = <0x0>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0xf1>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		phandle = <0xc0>;
		pm_qos_support = <0x1>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x35 0x1a 0x35 0x72>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x9e 0x4 0x0 0x98 0x4 0x0 0x99 0x4>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10217d80 0x0 0x80 0x0 0x10217e00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0xc9 0x4>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	bus_parity {
		compatible = "mediatek,mt6885-bus-parity";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2IFR_REG", "INF_L3C2MCU";
		infra-types = <0x1 0x1 0x1 0x0>;
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";
		interrupts = <0x0 0x1f 0x4 0x0 0xb1 0x4>;
		mcu-data-len = <0x4 0x4 0x2 0x4 0x2 0x2>;
		mcu-names = "MST_CCIM0", "MST_CCIM1", "MST_INTAXI", "SLV_1TO2", "SLV_L3C", "SLV_GIC";
		mcu-types = <0x0 0x0 0x0 0x1 0x1 0x1>;
		reg = <0x0 0xc538800 0x0 0x20 0x0 0xc538820 0x0 0x20 0x0 0xc538840 0x0 0x20 0x0 0xc538860 0x0 0x40 0x0 0xc5388a0 0x0 0x30 0x0 0xc5388d0 0x0 0x30 0x0 0x10001780 0x0 0x14 0x0 0x10001794 0x0 0x14 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc53a39c 0x0 0x4>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30 0x70>;
		mediatek,enabled_tracer = <0x1 0x1 0x1>;
		mediatek,num_tracer = <0x3>;
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100 0x0 0xd040a00 0x0 0x100>;
	};

	cache_parity {
		arm_dsu_ecc_hwirq = <0x20>;
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <0x1>;
		interrupts = <0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4 0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x0 0x4>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x140 0x4>;
		phandle = <0x2a>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x141 0x4>;
		phandle = <0x2b>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x2f 0xd>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	cam_smi_subcom@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x2f 0xd>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x13f>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x147 0x4>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x148 0x4>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x0 0x149 0x4>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x0 0x14a 0x4>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x0 0x14e 0x4>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x0 0x14f 0x4>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys@1a000000 {
		clock-names = "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x2f 0xd 0x2f 0xe 0x2f 0xf 0x30 0x3 0x30 0x4 0x30 0x6 0x30 0x7 0x30 0x8 0x30 0x0 0x30 0x1 0x30 0x9 0x30 0x5 0x30 0xf 0x31 0x0 0x31 0x1 0x31 0x2 0x32 0x0 0x32 0x1 0x32 0x2 0x33 0xa4 0x33 0xcf>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0xbb>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		phandle = <0x143>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		phandle = <0x144>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		phandle = <0x145>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	camsys_main@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_main", "mediatek,mt6833-camsys_main", "syscon";
		phandle = <0x30>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsys_rawa@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa", "mediatek,mt6833-camsys_rawa", "syscon";
		phandle = <0x31>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb", "mediatek,mt6833-camsys_rawb", "syscon";
		phandle = <0x32>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	ccifdriver@10209000 {
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md", "infra-ccif5-md";
		clocks = <0x35 0x2c 0x35 0x2f 0x35 0x23 0x35 0x24 0x35 0x5b 0x35 0x5c 0x35 0x66 0x35 0x59>;
		compatible = "mediatek,ccci_ccif";
		interrupts = <0x0 0xc2 0x4 0x0 0xc3 0x4>;
		mediatek,sram_size = <0x200>;
		phandle = <0xf3>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	ccu@1a101000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_TOP_MUX", "CAM_PWR";
		clocks = <0x30 0x9 0x33 0xa4 0x2f 0xd>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x14b 0x4>;
		reg = <0x0 0x1a101000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bootmode = <0x34>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x166>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \t\tvmalloc=400M swiotlb=noforce \t\tfirmware_class.path=/vendor/firmware \t\tandroidboot.hardware=mt6833 \t\tpage_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x34>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xb6>;
		status = "okay";

		bring-up {
			clocks = <0x2c>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x4f>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x2c>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xb8>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xb7>;
		};
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x58 0x17 0x0 0x1>;
		mediatek,gce = <0x58>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x59>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x2f 0x1 0x35 0x65>;
		compatible = "mediatek,mt6833-consys";
		interrupts = <0x0 0x17a 0x4 0x0 0x4f 0x4 0x0 0x17b 0x4>;
		memory-region = <0x38>;
		phandle = <0xc1>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cpe@13fb7000 {
		compatible = "mediatek,cpe";
		reg = <0x0 0x13fb7000 0x0 0x3000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0x10b>;
		state = <0x0>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xa>;
				};

				core1 {
					cpu = <0xb>;
				};

				core2 {
					cpu = <0xc>;
				};

				core3 {
					cpu = <0xd>;
				};

				core4 {
					cpu = <0xe>;
				};

				core5 {
					cpu = <0xf>;
				};

				doe {
					phandle = <0xaf>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0xb0>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xa>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xb>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xc>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xd>;
			reg = <0x300>;
		};

		cpu@004 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xe>;
			reg = <0x400>;
		};

		cpu@005 {
			capacity-dmips-mhz = <0x195>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xf>;
			reg = <0x500>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x8 0x9 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x7>;
			phandle = <0x10>;
			reg = <0x600>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x8 0x9 0x5 0x6>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x7>;
			phandle = <0x11>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x9>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x4>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x8>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x3>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x5>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x6>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x35 0x4b>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4>;
		nr_channel = <0x4>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x0 0xd000000 0x0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0xae 0x4>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6833-dcm";
		infra_disable = <0x0>;
		mcu_disable = <0x0>;
		phandle = <0xba>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0xc530000 0x0 0x5000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000 0x0 0xc53c000 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "mcusys_par_wrap", "mp_cpusys_top", "cpccfg_reg", "mcusys_cfg_reg";
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		interrupts = <0x0 0x16a 0x4>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x35 0x2b>;
		compatible = "mediatek,mt6833-devapc";
		interrupts = <0x0 0xbb 0x4>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x10275000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10022000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10024000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10025000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xbc 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x91fe>;
		mediatek,check_dfd_support = <0x1>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_latch_offset = <0x44>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x112>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x113>;
	};

	dfd_controller@13e00000 {
		compatible = "mediatek,dfd_controller";
		reg = <0x0 0x13e00000 0x0 0x112000>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x15a 0x4>;
		reg = <0x0 0x15021000 0x0 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		interrupts = <0x0 0x161 0x4>;
		reg = <0x0 0x15821000 0x0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	disp_aal0@1400c000 {
		clocks = <0x59 0x8>;
		compatible = "mediatek,disp_aal0", "mediatek,mt6833-disp-aal";
		interrupts = <0x0 0x106 0x4>;
		phandle = <0x12c>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		clocks = <0x59 0x9>;
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6833-disp-ccorr";
		interrupts = <0x0 0x104 0x4>;
		phandle = <0x12b>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_color0@14009000 {
		clocks = <0x59 0xa>;
		compatible = "mediatek,disp_color0", "mediatek,mt6833-disp-color";
		interrupts = <0x0 0x103 0x4>;
		phandle = <0x12a>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_dither0@1400f000 {
		clocks = <0x59 0x10>;
		compatible = "mediatek,disp_dither0", "mediatek,mt6833-disp-dither";
		interrupts = <0x0 0x109 0x4>;
		phandle = <0x12f>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_gamma0@1400d000 {
		clocks = <0x59 0xd>;
		compatible = "mediatek,disp_gamma0", "mediatek,mt6833-disp-gamma";
		interrupts = <0x0 0x107 0x4>;
		phandle = <0x12d>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0xff>;
		};
	};

	disp_mutex@14001000 {
		clocks = <0x59 0x0>;
		compatible = "mediatek,disp_mutex0", "mediatek,mt6833-disp-mutex";
		interrupts = <0x0 0xfd 0x4>;
		phandle = <0x125>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@14005000 {
		clocks = <0x59 0x2>;
		compatible = "mediatek,disp_ovl0", "mediatek,mt6833-disp-ovl";
		interrupts = <0x0 0xff 0x4>;
		iommus = <0x85 0x2 0x85 0x1>;
		mediatek,larb = <0x84>;
		mediatek,smi-id = <0x0>;
		phandle = <0x126>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		clocks = <0x59 0x4>;
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6833-disp-ovl";
		interrupts = <0x0 0x100 0x4>;
		iommus = <0x85 0x21 0x85 0x20>;
		mediatek,larb = <0x86>;
		mediatek,smi-id = <0x1>;
		phandle = <0x127>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	disp_postmask0@1400e000 {
		clocks = <0x59 0xe>;
		compatible = "mediatek,disp_postmask0", "mediatek,mt6833-disp-postmask";
		interrupts = <0x0 0x108 0x4>;
		iommus = <0x85 0x0>;
		mediatek,larb = <0x84>;
		mediatek,smi-id = <0x0>;
		phandle = <0x12e>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x2>;
		clock-names = "main", "mm", "pwm_src";
		clocks = <0x35 0x35 0x33 0xbd 0x33 0x4f>;
		compatible = "mediatek,disp_pwm0", "mediatek,mt6833-disp-pwm";
		interrupts = <0x0 0xab 0x4>;
		phandle = <0x13>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@14007000 {
		clocks = <0x59 0x3>;
		compatible = "mediatek,disp_rdma0", "mediatek,mt6833-disp-rdma";
		interrupts = <0x0 0x101 0x4>;
		iommus = <0x85 0x22>;
		mediatek,larb = <0x86>;
		mediatek,smi-id = <0x1>;
		phandle = <0x128>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	disp_rsz0@14008000 {
		clocks = <0x59 0x7>;
		compatible = "mediatek,disp_rsz0", "mediatek,mt6833-disp-rsz";
		interrupts = <0x0 0x102 0x4>;
		phandle = <0x129>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		clock-names = "scp-dis";
		clocks = <0x2f 0xb>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u0", "mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		clock-names = "scp-dis";
		clocks = <0x2f 0xb>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u1", "mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	disp_wdma0@14014000 {
		clocks = <0x59 0x5>;
		compatible = "mediatek,disp_wdma0", "mediatek,mt6833-disp-wdma";
		interrupts = <0x0 0x10e 0x4>;
		iommus = <0x85 0x23>;
		mediatek,larb = <0x86>;
		mediatek,smi-id = <0x1>;
		phandle = <0x138>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_GALS", "MMSYS_SMI_INFRA", "MMSYS_SMI_IOMMU", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_POSTMASK0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_MUTEX0", "MMSYS_DISP_CONFIG", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_MUX_DISP", "TOP_UNIVPLL2_D4";
		clocks = <0x2f 0xb 0x59 0x11 0x59 0x16 0x59 0xb 0x59 0x17 0x59 0x2 0x59 0x4 0x59 0x3 0x59 0x5 0x59 0xa 0x59 0x9 0x59 0x8 0x59 0xd 0x59 0xe 0x59 0x10 0x59 0x13 0x59 0x18 0x59 0x19 0x59 0x0 0x59 0x1 0x59 0x7 0x5b 0x11 0x33 0xd0 0x35 0x35 0x2c 0x33 0x9d 0x33 0x1d>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x84>;
	};

	dispsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-num = <0x4>;
		clocks = <0x2f 0xb 0x59 0x19 0x59 0x1 0x59 0x0>;
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6833-mmsys";
		fake-engine = <0x84 0x3 0x86 0x24>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SODI_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
		gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_token_sodi0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
		gce-events = <0x58 0x1b2 0x58 0x280 0x58 0x29f 0x58 0x1c2 0x58 0x281 0x58 0x19a 0x58 0x282 0x58 0x19e 0x58 0x19b 0x58 0x283 0x58 0x284 0x58 0x19b 0x58 0x18e>;
		gce-subsys = <0x58 0x14000000 0x1 0x58 0x14010000 0x2 0x58 0x14020000 0x3>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_SF_PF";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
		iommus = <0x85 0x21>;
		mboxes = <0x58 0x0 0x0 0x4 0x58 0x5 0x0 0x4 0x58 0x2 0x0 0x4 0x58 0x3 0xffffffff 0x2 0x58 0x1 0xffffffff 0x6 0x58 0x4 0x0 0x4 0x58 0x6 0x0 0x4 0x87 0x8 0x0 0x3 0x87 0x9 0x0 0x3 0x87 0x9 0x0 0x3>;
		mediatek,larb = <0x86>;
		mediatek,mailbox-gce = <0x58>;
		phandle = <0x124>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	dma-controller@10217a80 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x35 0x72>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		dma-requests = <0x4>;
		interrupts = <0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4>;
		phandle = <0x50>;
		reg = <0x0 0x10217a80 0x0 0x80 0x0 0x10217b00 0x0 0x80 0x0 0x10217b80 0x0 0x80 0x0 0x10217c00 0x0 0x80>;
	};

	dpmaif@10014000 {
		clock-names = "infra-dpmaif-clk", "infra-dpmaif-blk-clk";
		clocks = <0x35 0x64 0x35 0x36>;
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xd1 0x4>;
		mediatek,dpmaif_capability = <0xe>;
		phandle = <0xf2>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
		ckdiv4_ca = <0xb74 0x4 0x2 0xb74 0x4 0x2>;
		cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
		compatible = "mediatek,mt6873-dramc", "mediatek,common-dramc";
		crystal_freq = <0x34>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
		fmeter_version = <0x1>;
		mr4_rg = <0x90 0xffff 0x0>;
		mr4_version = <0x1>;
		pll_id = <0x50c 0x100 0x8>;
		pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
		posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10246000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10248000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1024a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10256000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10258000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1025a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10266000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10268000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1026a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10900000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10940000 0x0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a00000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a40000 0x0 0xc0000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10240000 0x0 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10250000 0x0 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10260000 0x0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10242000 0x0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10252000 0x0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10262000 0x0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10244000 0x0 0x1000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10264000 0x0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10245000 0x0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10265000 0x0 0x1000>;
	};

	dsi@14013000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x59 0x13 0x59 0x18 0x88>;
		compatible = "mediatek,dsi0", "mediatek,mt6833-dsi";
		interrupts = <0x0 0x10d 0x4>;
		phandle = <0x130>;
		phy-names = "dphy";
		phys = <0x88>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x136>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11>;
		interrupts = <0x0 0x12 0x4>;
	};

	dummy26m {
		clock-frequency = <0x18cba80>;
		compatible = "fixed-clock";
		phandle = <0xfa>;
	};

	dvfsp@0011bc00 {
		B-table = <0x8a2 0x68 0x1 0x1 0x82d 0x63 0x1 0x1 0x7d0 0x5f 0x1 0x1 0x772 0x5b 0x1 0x1 0x6fe 0x56 0x1 0x1 0x6b8 0x53 0x1 0x1 0x672 0x50 0x2 0x1 0x5fe 0x4b 0x2 0x1 0x58a 0x46 0x2 0x1 0x4fa 0x40 0x2 0x1 0x469 0x39 0x2 0x1 0x412 0x36 0x2 0x1 0x3d9 0x33 0x2 0x1 0x382 0x2f 0x2 0x1 0x348 0x2d 0x4 0x1 0x2d5 0x28 0x4 0x1>;
		CCI-table = <0x640 0x60 0x1 0x1 0x5e4 0x5c 0x2 0x1 0x578 0x57 0x2 0x1 0x52d 0x54 0x2 0x1 0x4e8 0x51 0x2 0x1 0x475 0x4c 0x2 0x1 0x41a 0x48 0x2 0x1 0x3cf 0x44 0x2 0x1 0x384 0x40 0x2 0x1 0x339 0x3c 0x2 0x1 0x2ee 0x38 0x4 0x1 0x2a3 0x34 0x4 0x1 0x26a 0x31 0x4 0x1 0x232 0x2e 0x4 0x1 0x1fa 0x2b 0x4 0x1 0x1c2 0x28 0x4 0x1>;
		L-table = <0x7d0 0x60 0x1 0x1 0x77c 0x5c 0x1 0x1 0x714 0x57 0x1 0x1 0x6d6 0x54 0x1 0x1 0x66d 0x4f 0x2 0x1 0x5dc 0x48 0x2 0x1 0x56e 0x44 0x2 0x1 0x500 0x40 0x2 0x1 0x45b 0x3a 0x2 0x1 0x408 0x37 0x2 0x1 0x3b6 0x34 0x2 0x1 0x348 0x30 0x4 0x1 0x2da 0x2c 0x4 0x1 0x2a3 0x2a 0x4 0x1 0x26c 0x28 0x4 0x1 0x1f4 0x28 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6833-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0x104>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf9 0x4>;
		phandle = <0xf0>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
	};

	dvp@1b100800 {
		EVENT_IPE_DVP_DONE = <0xb5>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x33 0xa2 0x83 0x6>;
		compatible = "mediatek,dvp";
		interrupts = <0x0 0x16b 0x4>;
		iommus = <0x85 0x260>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dvs@1b100000 {
		EVENT_IPE_DVS_DONE = <0xb4>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x33 0xa2 0x83 0x6>;
		compatible = "mediatek,dvs";
		interrupts = <0x0 0x16a 0x4>;
		iommus = <0x85 0x260>;
		mboxes = <0x58 0x10 0x0 0x1>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xd0 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-initmon-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0xa8 0x4>;
		nvmem = <0x39>;
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x57>;
		nvmem-names = "mtk_efuse";
		phandle = <0x107>;
		proc1-supply = <0x53>;
		proc2-supply = <0x54>;
		reg = <0x0 0x11278000 0x0 0x1000>;
		sn-status = <0x1>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		eemg-clamp-gpu = <0x0>;
		eemg-initmon-gpu = <0xf>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x1>;
		interrupts = <0x0 0xa7 0x4>;
		nvmem = <0x39>;
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x57>;
		nvmem-names = "mtk_efuse";
		phandle = <0x108>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efuse@11c10000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x39>;
		reg = <0x0 0x11c10000 0x0 0x10000>;

		segment@78 {
			phandle = <0x57>;
			reg = <0x78 0x4>;
		};
	};

	eint@1000b000 {
		compatible = "mediatek,eint";
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x49>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6833-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x51>;
		phandle = <0x52>;
		reg = <0x0 0x10219000 0x0 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn", "mediatek,common-emichn";
		phandle = <0x51>;
		reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6833-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x2 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6833-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xbd 0x4>;
		mediatek,emi-reg = <0x52>;
		reg = <0x0 0x10226000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	extcon_usb {
		charger = <0xa7>;
		compatible = "mediatek,extcon-usb";
		dev-conn = <0xac>;
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0x168>;
	};

	fdvt@1b001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0x83 0x3>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0xb1>;
		interrupts = <0x0 0x167 0x4>;
		mboxes = <0x58 0xe 0x0 0x1 0x87 0xb 0x0 0x1>;
		mediatek,larb = <0x94>;
		reg = <0x0 0x1b001000 0x0 0x1000>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		interrupts = <0x0 0x169 0x4>;
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			adsppll {
				fh-id = <0xc>;
				pll-id = <0xc>;
			};

			armpll_bl0 {
				fh-id = <0x1>;
				perms = <0x18>;
				pll-id = <0x1>;
			};

			armpll_bl1 {
				fh-id = <0x2>;
				perms = <0x18>;
				pll-id = <0x2>;
			};

			armpll_bl2 {
				fh-id = <0x3>;
				perms = <0x18>;
				pll-id = <0x3>;
			};

			armpll_ll {
				fh-id = <0x0>;
				perms = <0x18>;
				pll-id = <0x0>;
			};

			ccipll {
				fh-id = <0x5>;
				perms = <0x18>;
				pll-id = <0x5>;
			};

			mainpll {
				fh-id = <0xa>;
				pll-id = <0xa>;
			};

			mfgpll {
				fh-id = <0x6>;
				pll-id = <0x6>;
			};

			mmpll {
				fh-id = <0x9>;
				pll-id = <0x9>;
			};

			mpll {
				fh-id = <0x8>;
				pll-id = <0x8>;
			};

			msdcpll {
				fh-id = <0xb>;
				pll-id = <0xb>;
			};

			npupll {
				fh-id = <0x4>;
				pll-id = <0x4>;
			};

			tvdpll {
				fh-id = <0xe>;
				pll-id = <0xe>;
			};
		};
	};

	finger_fp {
		compatible = "mediatek,finger-chipone", "sil,silead_fp-pins";
		phandle = <0x100>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xff>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x11d>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x1>;
		phandle = <0x11e>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	fpc1020_fp {
		compatible = "fpc,fpc1020";
		phandle = <0x102>;
	};

	fpsensor_fp_eint {
		compatible = "mediatek,fpsensor_fp_eint";
		int-gpios = <0x3f 0x12 0x0>;
		phandle = <0x101>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10318000 0x0 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10319000 0x0 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031a000 0x0 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031b000 0x0 0x1000>;
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x35 0x7 0x35 0x18>;
		compatible = "mediatek,mt6833-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xcb 0x4>;
		phandle = <0x58>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_sec@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x35 0x7>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x58 0xf 0xffffffff 0x1>;
		phandle = <0x87>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x81>;
		phandle = <0x7d>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x42>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xf6>;
	};

	gps@18c00000 {
		b13b14-status-addr = <0x10003328>;
		compatible = "mediatek,gps";
		phandle = <0x147>;
	};

	gpufreq {
		_vgpu-supply = <0x7f>;
		_vsram_gpu-supply = <0x80>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_bg3d", "mtcmos_mfg0", "mtcmos_mfg1", "mtcmos_mfg2", "mtcmos_mfg3";
		clocks = <0x33 0xac 0x33 0x2d 0x33 0xab 0x7e 0x0 0x2f 0x2 0x2f 0x3 0x2f 0x4 0x2f 0x5>;
		compatible = "mediatek,gpufreq";
		phandle = <0x81>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xe6 0x4>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xfd>;
	};

	i2c0@11e00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa3 0x0 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x0>;
		interrupts = <0x0 0x70 0x4>;
		mem_len = <0x200>;
		phandle = <0x29>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e00000 0x0 0x1000 0x0 0x10217080 0x0 0x80>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
	};

	i2c10@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xab 0x0>;
		compatible = "mediatek,i2c";
		id = <0xa>;
		interrupts = <0x0 0x7a 0x4>;
		mediatek,fifo_only;
		phandle = <0x161>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	i2c11@11017000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xab 0x1>;
		compatible = "mediatek,i2c";
		id = <0xb>;
		interrupts = <0x0 0x7b 0x4>;
		mediatek,fifo_only;
		phandle = <0x162>;
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	i2c1@11d20000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa4 0x0 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x1>;
		interrupts = <0x0 0x71 0x4>;
		mem_len = <0x200>;
		phandle = <0x153>;
		pu_cfg = <0x120>;
		reg = <0x0 0x11d20000 0x0 0x1000 0x0 0x10217100 0x0 0x80>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
	};

	i2c2@11d21000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa4 0x1 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x60>;
		gpio_start = <0x11d10000>;
		id = <0x2>;
		interrupts = <0x0 0x72 0x4>;
		mem_len = <0x200>;
		phandle = <0x154>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d21000 0x0 0x1000 0x0 0x10217180 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
	};

	i2c3@11cb0000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa5 0x0 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x73 0x4>;
		mem_len = <0x200>;
		phandle = <0x155>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x10217300 0x0 0x80>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c4@11d22000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa4 0x2 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x60>;
		gpio_start = <0x11d10000>;
		id = <0x4>;
		interrupts = <0x0 0x74 0x4>;
		mem_len = <0x200>;
		phandle = <0x156>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d22000 0x0 0x1000 0x0 0x10217380 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11e01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa3 0x1 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x5>;
		interrupts = <0x0 0x75 0x4>;
		mem_len = <0x200>;
		phandle = <0x157>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e01000 0x0 0x1000 0x0 0x10217500 0x0 0x80>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;

		mt6360_ldo_dts {
			interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
			interrupt-parent = <0xa8>;
			interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
			phandle = <0x15a>;
			status = "ok";

			ldo1 {
				phandle = <0x15b>;
				regulator-compatible = "LDO1";
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "VFP";
			};

			ldo2 {
				phandle = <0x15c>;
				regulator-compatible = "LDO2";
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-name = "VTP";
			};

			ldo3 {
				phandle = <0x41>;
				regulator-compatible = "LDO3";
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "VMC";
			};

			ldo5 {
				phandle = <0x40>;
				regulator-compatible = "LDO5";
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x2932e0>;
				regulator-name = "VMCH";
			};
		};

		mt6360_pmic_dts {
			interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
			interrupt-parent = <0xa8>;
			interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
			phandle = <0x159>;
			pwr_off_seq = <0x6040002>;
			status = "ok";

			buck1 {
				regulator-always-on;
				regulator-compatible = "BUCK1";
				regulator-max-microvolt = <0x13d620>;
				regulator-min-microvolt = <0x493e0>;
				regulator-name = "VMDLA";
			};

			buck2 {
				regulator-compatible = "BUCK2";
				regulator-max-microvolt = <0x13d620>;
				regulator-min-microvolt = <0x493e0>;
				regulator-name = "VDRAM1";
			};

			ldo6 {
				regulator-always-on;
				regulator-compatible = "LDO6";
				regulator-max-microvolt = <0x200b20>;
				regulator-min-microvolt = <0x7a120>;
				regulator-name = "VMDDR";
			};

			ldo7 {
				regulator-always-on;
				regulator-compatible = "LDO7";
				regulator-max-microvolt = <0x200b20>;
				regulator-min-microvolt = <0x7a120>;
				regulator-name = "VDRAM2";
			};
		};

		mt6360_pmu_dts {
			#interrupt-cells = <0x2>;
			interrupt-controller;
			mt6360,intr_gpio = <0x3f 0xa 0x0>;
			mt6360,intr_gpio_num = <0xa>;
			phandle = <0xa8>;
			status = "ok";

			adc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6360_pmu_adc";
				interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
				interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
				phandle = <0xa6>;
			};

			chg {
				aicc_once = <0x1>;
				aicr = <0x7a120>;
				batoc_notify = <0x0>;
				bc12_sel = <0x0>;
				bootmode = <0x34>;
				charger = <0xa7>;
				chg_name = "primary_chg";
				compatible = "mediatek,mt6360_pmu_chg";
				cv = <0x426030>;
				en_otg_wdt = <0x1>;
				en_te = <0x1>;
				en_wdt = <0x1>;
				ichg = <0x1e8480>;
				ieoc = <0x249f0>;
				interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
				interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
				io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
				io-channels = <0xa6 0x0 0xa6 0x1 0xa6 0x3 0xa6 0x4 0xa6 0x5 0xa6 0x6 0xa6 0x8 0xa6 0xa>;
				ircmp_resistor = <0x61a8>;
				ircmp_vclamp = <0x7d00>;
				mivr = <0x432380>;
				phandle = <0xa7>;
				post_aicc = <0x1>;
				safety_timer = <0xc>;
				vrechg = <0x30d40>;

				usb-otg-vbus {
					phandle = <0x158>;
					regulator-compatible = "usb-otg-vbus";
					regulator-max-microamp = <0x2dc6c0>;
					regulator-max-microvolt = <0x58e1e8>;
					regulator-min-microamp = <0x7a120>;
					regulator-min-microvolt = <0x438528>;
					regulator-name = "usb-otg-vbus";
				};
			};

			core {
				apwdtrst_en = <0x1>;
				cc_open_sel = <0x3>;
				compatible = "mediatek,mt6360_pmu_core";
				i2c_cc_open_tsel = <0x1>;
				interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
				interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
				ldo5_otp_en = <0x0>;
				mren = <0x1>;
			};

			fled {
				compatible = "mediatek,mt6360_pmu_fled";
				fled1_strb_cur = <0xb71b0>;
				fled1_tor_cur = <0x927c>;
				fled2_strb_cur = <0xc3500>;
				fled2_tor_cur = <0x927c>;
				fled_strb_tout = <0x4e0>;
				fled_vmid_track = <0x0>;
				interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
				interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
			};

			rgbled {
				compatible = "mediatek,mt6360_pmu_rgbled";
				mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
				mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
			};
		};
	};

	i2c6@11f00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa9 0x0 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11e20000>;
		id = <0x6>;
		interrupts = <0x0 0x76 0x4>;
		mem_len = <0x200>;
		phandle = <0x15d>;
		pu_cfg = <0x80>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x10217580 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0x7c>;
			reg = <0x34>;
			status = "disabled";
		};
	};

	i2c7@11e02000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xa3 0x2 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x7>;
		interrupts = <0x0 0x77 0x4>;
		mem_len = <0x200>;
		phandle = <0x15e>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e02000 0x0 0x1000 0x0 0x10217600 0x0 0x180>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;
	};

	i2c8@11d00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xaa 0x0 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x8>;
		interrupts = <0x0 0x78 0x4>;
		mem_len = <0x200>;
		phandle = <0x15f>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x10217780 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
	};

	i2c9@11d01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xaa 0x1 0x35 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x9>;
		interrupts = <0x0 0x79 0x4>;
		mem_len = <0x200>;
		phandle = <0x160>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x10217900 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		dma_ver = [01];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x152>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	img1_smi_2x1_sub_common@1401e000 {
		clock-names = "scp-dis";
		clocks = <0x2f 0xb>;
		compatible = "mediatek,img1_smi_2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	imgsys1@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-imgsys1", "syscon";
		phandle = <0x95>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys2@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-imgsys2", "syscon";
		phandle = <0x96>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2", "syscon";
		phandle = <0x141>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys_config@15020000 {
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		clocks = <0x95 0x0 0x95 0x2 0x96 0x0 0x96 0x4 0x96 0x2>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x13e>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imp_iic_wrap_c@11007000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_c", "mediatek,mt6833-imp_iic_wrap_c", "syscon";
		phandle = <0xab>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11007000 0x0 0x1000>;
	};

	imp_iic_wrap_e@11cb1000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_e", "mediatek,mt6833-imp_iic_wrap_e", "syscon";
		phandle = <0xa5>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11cb1000 0x0 0x1000>;
	};

	imp_iic_wrap_n@11f01000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_n", "mediatek,mt6833-imp_iic_wrap_n", "syscon";
		phandle = <0xa9>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11f01000 0x0 0x1000>;
	};

	imp_iic_wrap_s@11d02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_s", "mediatek,mt6833-imp_iic_wrap_s", "syscon";
		phandle = <0xaa>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11d02000 0x0 0x1000>;
	};

	imp_iic_wrap_w@11e03000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_w", "mediatek,mt6833-imp_iic_wrap_w", "syscon";
		phandle = <0xa3>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11e03000 0x0 0x1000>;
	};

	imp_iic_wrap_ws@11d23000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_ws", "mediatek,mt6833-imp_iic_wrap_ws", "syscon";
		phandle = <0xa4>;
		pwr-regmap = <0x33>;
		reg = <0x0 0x11d23000 0x0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022d000 0x0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022e000 0x0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022f000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "mediatek,mt6833-infracfg_ao", "syscon";
		phandle = <0x35>;
		reg = <0x0 0x10001000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x37>;
			ti,reset-bits = <0x130 0xf 0x134 0xf 0x0 0x0 0x1c 0x140 0x7 0x144 0x7 0x0 0x0 0x1c 0x150 0x15 0x154 0x15 0x0 0x0 0x1c>;
		};
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x47>;
		reg = <0x0 0x11e60000 0x0 0x1000>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x44>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x45>;
		reg = <0x0 0x11d40000 0x0 0x1000>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x46>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		phandle = <0x43>;
		reg = <0x0 0x11c30000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x48>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x85 0x3>;
		phandle = <0x139>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x85 0x2>;
	};

	ipe_smi_subcom@1b00e000 {
		clock-names = "scp-ipe";
		clocks = <0x2f 0x8>;
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x0 0x1b00e000 0x0 0x1000>;
	};

	ipesys@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys", "mediatek,mt6833-ipesys", "syscon";
		phandle = <0x83>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0x98 0x2>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x137 0x4>;
		iommus = <0x85 0xe9>;
		mediatek,larb = <0x8b>;
		port-id = <0xe9 0xea 0xeb 0xec>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x122>;
	};

	kp@10010000 {
		clock-names = "kpd";
		clocks = <0x2c>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4a 0x1>;
		mediatek,boot_mode = <0x1>;
		phandle = <0x26>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x58 0x182 0x58 0x183 0x58 0x100>;
		gce-subsys = <0x58 0x14000000 0x1 0x58 0x14010000 0x2 0x58 0x14020000 0x3>;
		mboxes = <0x58 0x8 0x0 0x1 0x58 0x9 0xffffffff 0x1 0x58 0xa 0x0 0x1>;
		mediatek,gce = <0x58>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x59>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x165>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	lkg {
		compatible = "mediatek,lkg";
		nvmem = <0x39>;
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x57>;
		nvmem-names = "mtk_efuse";
		phandle = <0x10a>;
	};

	m4u@14016000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		clock-names = "disp-iommu-ck", "power";
		clocks = <0x59 0x17 0x2f 0xb>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x10f 0x4>;
		mediatek,larbs = <0x84 0x86 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94>;
		phandle = <0x85>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	m4u@14017000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0x110 0x4>;
		phandle = <0x13a>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	m4u@14018000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x13b>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	m4u@14019000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0x112 0x4>;
		phandle = <0x13c>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	m4u@1401a000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x0 0x113 0x4>;
		phandle = <0x13d>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		ged-supply = <0x7d>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4>;
		phandle = <0x28>;
		reg = <0x0 0x13000000 0x0 0x4000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0x0 0x13fbb000 0x0 0x1000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		phandle = <0x106>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x12>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x0 0x4>;
		reg = <0x0 0x10200000 0x0 0x1000>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x1 0x4>;
		reg = <0x0 0x10201000 0x0 0x1000>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x2 0x4>;
		reg = <0x0 0x10202000 0x0 0x1000>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x3 0x4>;
		reg = <0x0 0x10203000 0x0 0x1000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x12>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		interrupts = <0x0 0x21 0x4 0x0 0x22 0x4 0x0 0x23 0x4 0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4 0x0 0x28 0x4>;
		phandle = <0xb9>;
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc55fb00 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fba0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fc40 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fce0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fd80 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fe20 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fec0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55ff60 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xf7>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xf8>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x4e 0x2>;
		phandle = <0xf5>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x0 0x1025d000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mddriver {
		ccci-infracfg = <0x35>;
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md", "infra-ccif5-md";
		clocks = <0x2f 0x0 0x35 0x64 0x35 0x36 0x35 0x2c 0x35 0x2f 0x35 0x23 0x35 0x24 0x35 0x5b 0x35 0x5c 0x35 0x66 0x35 0x59>;
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6833";
		interrupts = <0x0 0x4e 0x1 0x0 0xc2 0x4 0x0 0xc3 0x4>;
		mediatek,ap_plat_info = <0x1ab1>;
		mediatek,cldma_capability = <0xe>;
		mediatek,md_generation = <0x1899>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		mediatek,offset_apon_md1 = <0x2844>;
		phandle = <0x27>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_aal0@1f005000 {
		clock-names = "MDP_AAL0";
		clocks = <0x2e 0xf>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0xa1>;
		reg = <0x0 0x1f005000 0x0 0x1000>;
	};

	mdp_hdr0@1f007000 {
		clock-names = "MDP_HDR0";
		clocks = <0x2e 0xa>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0xa2>;
		reg = <0x0 0x1f007000 0x0 0x1000>;
	};

	mdp_mutex@1f001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,mdp_mutex";
		phandle = <0x9a>;
		reg = <0x0 0x1f001000 0x0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		clocks = <0x2e 0x0 0x35 0x8 0x35 0x18>;
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x10c>;
		img_dl_relay_sof = <0x10b>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x87 0xa 0x0 0x1 0x58 0x13 0x0 0x1 0x58 0x14 0x0 0x1 0x58 0x15 0x0 0x1 0x58 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0xa1>;
		mdp_aal_frame_done = <0x136>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0 = <0xa2>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_hdr0_sof = <0x104>;
		mdp_rdma0 = <0x9b>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_rdma0_sof = <0x100>;
		mdp_rsz0 = <0x9c>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1 = <0x9d>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz1_sof = <0x106>;
		mdp_tdshp0 = <0xa0>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x109>;
		mdp_wrot0 = <0x9e>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0x9f>;
		mdp_wrot1_sof = <0x108>;
		mdp_wrot1_write_frame_done = <0x122>;
		mediatek,mailbox-gce = <0x58>;
		mm_mutex = <0x9a>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x99>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0x9b>;
		reg = <0x0 0x1f003000 0x0 0x1000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wpe_b_frame_done = <0xd7>;
	};

	mdp_rsz1@1f009000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x2e 0xd>;
		compatible = "mediatek,mdp_rsz1";
		phandle = <0x9d>;
		reg = <0x0 0x1f009000 0x0 0x1000>;
	};

	mdp_rsz@1f008000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x2e 0x9>;
		compatible = "mediatek,mdp_rsz0";
		phandle = <0x9c>;
		reg = <0x0 0x1f008000 0x0 0x1000>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	mdp_tdshp0@1f00c000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x2e 0x1>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0xa0>;
		reg = <0x0 0x1f00c000 0x0 0x1000>;
	};

	mdp_wrot0@1f00a000 {
		clock-names = "MDP_WROT0";
		clocks = <0x2e 0x8>;
		compatible = "mediatek,mdp_wrot0";
		phandle = <0x9e>;
		reg = <0x0 0x1f00a000 0x0 0x1000>;
	};

	mdp_wrot1@1f00b000 {
		clock-names = "MDP_WROT1";
		clocks = <0x2e 0xc>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0x9f>;
		reg = <0x0 0x1f00b000 0x0 0x1000>;
	};

	mdpsys_config@1f000000 {
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
		clocks = <0x2e 0x2 0x2e 0x3 0x2e 0x12 0x2e 0x13 0x2e 0x7>;
		compatible = "mediatek,mdpsys_config", "syscon";
		phandle = <0x99>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x149>;
		prot-region-based-size = <0x0 0x8000000>;
		svp-region-based-size = <0x0 0x18000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		interrupts = <0x0 0x15c 0x4>;
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		interrupts = <0x0 0x1f4 0x4>;
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "mediatek,mt6833-mfgsys", "syscon", "mediatek,g3d_config";
		phandle = <0x7e>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi_tx_config@11e50000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x2c>;
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6833-mipi-tx";
		phandle = <0x88>;
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x1025e000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10309000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1025f000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030a000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030b000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030c000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	mmc@11230000 {
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		clocks = <0x33 0xb4 0x35 0x1c 0x35 0x1e 0x35 0x28>;
		compatible = "mediatek,mt6833-mmc";
		host-index = <0x0>;
		hs400-ds-delay = <0x12814>;
		interrupts = <0x0 0x63 0x4>;
		max-frequency = <0xbebc200>;
		mediatek,cqhci;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xc2>;
		pinctrl-0 = <0x3a>;
		pinctrl-1 = <0x3b>;
		pinctrl-names = "default", "state_uhs";
		reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11f50000 0x0 0x1000>;
		status = "okay";
		vcore-supply = <0x3c>;
		vmmc-supply = <0x36>;
	};

	mmc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-gpios = <0x3f 0x4 0x0>;
		clock-names = "source", "hclk", "source_cg";
		clocks = <0x33 0x74 0x35 0x1d 0x35 0x27>;
		compatible = "mediatek,mt6833-mmc";
		host-function = <0x1>;
		host-index = <0x1>;
		interrupts = <0x0 0x67 0x4>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0xc3>;
		pinctrl-0 = <0x3d>;
		pinctrl-1 = <0x3e>;
		pinctrl-names = "default", "state_uhs";
		reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11c70000 0x0 0x1000>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x40>;
		vqmmc-supply = <0x41>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2", "cam_step3";
		cam_larb = <0xd 0xe 0x10 0x11 0x17 0x18>;
		cam_step0 = <0x270 0x1 0x1 0xe>;
		cam_step1 = <0x222 0x1 0x1 0xa>;
		cam_step2 = <0x188 0x1 0x1 0x10>;
		cam_step3 = <0x11e 0x1 0x1 0x1a>;
		ccu_freq = "ccu_step0", "ccu_step1", "ccu_step2", "ccu_step3";
		ccu_step0 = <0x1f3 0x1 0x9 0xf>;
		ccu_step1 = <0x188 0x1 0x9 0x10>;
		ccu_step2 = <0x16c 0x1 0x9 0x15>;
		ccu_step3 = <0xe5 0x1 0x9 0x13>;
		clock-names = "CLK_TOP_DISP_SEL", "CLK_TOP_CAM_SEL", "CLK_TOP_IMG1_SEL", "CLK_TOP_IMG2_SEL", "CLK_TOP_DPE_SEL", "CLK_TOP_IPE_SEL", "CLK_TOP_VENC_SEL", "CLK_TOP_VDEC_SEL", "CLK_TOP_MDP_SEL", "CLK_TOP_CCU_SEL", "CLK_TOP_MAINPLL_D4", "CLK_TOP_UNIVPLL_D6", "CLK_TOP_UNIVPLL_D4_D2", "CLK_TOP_UNIVPLL_D6_D2", "CLK_TOP_UNIVPLL_D4", "CLK_TOP_UNIVPLL_D5", "CLK_TOP_MMPLL_D7", "CLK_TOP_MAINPLL_D4_D2", "CLK_TOP_MMPLL_D4_D2", "CLK_TOP_MMPLL_D5_D2", "CLK_TOP_MMPLL_D6", "CLK_TOP_MAINPLL_D6", "CLK_TOP_UNIVPLL_D5_D2", "CLK_TOP_MAINPLL_D5_D2", "CLK_TOP_TVDPLL", "CLK_TOP_MAINPLL_D5", "CLK_TOP_NPUPLL";
		clocks = <0x33 0x9d 0x33 0xa3 0x33 0x9f 0x33 0xa0 0x33 0xa2 0x33 0xa1 0x33 0xcd 0x33 0xce 0x33 0x9e 0x33 0xa4 0x33 0x2 0x33 0x26 0x33 0x1e 0x33 0x27 0x33 0x1d 0x33 0x21 0x33 0x40 0x33 0x3 0x33 0x39 0x33 0x3c 0x33 0x3e 0x33 0xb 0x33 0x22 0x33 0x8 0x33 0x43 0x33 0x7 0x33 0x42>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "disp_step0", "disp_step1", "disp_step2", "disp_step3";
		disp_step0 = <0x222 0x1 0x0 0xa>;
		disp_step1 = <0x1a0 0x1 0x0 0xb>;
		disp_step2 = <0x138 0x1 0x0 0xc>;
		disp_step3 = <0xd0 0x1 0x0 0xd>;
		dpe_freq = "dpe_step0", "dpe_step1", "dpe_step2", "dpe_step3";
		dpe_step0 = <0x222 0x1 0x4 0xa>;
		dpe_step1 = <0x1ca 0x1 0x4 0x14>;
		dpe_step2 = <0x16c 0x1 0x4 0x15>;
		dpe_step3 = <0xf9 0x1 0x4 0x16>;
		img2_freq = "img2_step0", "img2_step1", "img2_step2", "img2_step3";
		img2_step0 = <0x270 0x1 0x3 0xe>;
		img2_step1 = <0x1ca 0x1 0x3 0x14>;
		img2_step2 = <0x157 0x1 0x3 0x12>;
		img2_step3 = <0xe5 0x1 0x3 0x13>;
		img_freq = "img_step0", "img_step1", "img_step2", "img_step3";
		img_step0 = <0x270 0x1 0x2 0xe>;
		img_step1 = <0x1ca 0x1 0x2 0x14>;
		img_step2 = <0x157 0x1 0x2 0x12>;
		img_step3 = <0xe5 0x1 0x2 0x13>;
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2", "ipe_step3";
		ipe_step0 = <0x222 0x1 0x5 0xa>;
		ipe_step1 = <0x1a0 0x1 0x5 0xb>;
		ipe_step2 = <0x138 0x1 0x5 0xc>;
		ipe_step3 = <0xe5 0x1 0x5 0x13>;
		larb0 = <0x8 0x7 0x8 0x8>;
		larb1 = <0x7 0x8 0x8 0x9 0x8>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb2 = <0x7 0x7 0x7 0x7 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x7 0x8>;
		larb4 = <0x3 0x7 0x4 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x4 0x7>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb_groups = <0x0 0x1 0x2 0x4 0x7 0x9 0xb 0xd 0xe 0x10 0x11 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2", "mdp_step3";
		mdp_step0 = <0x252 0x1 0x8 0x18>;
		mdp_step0_ext = <0x252 0x2 0x9 0x1a713b>;
		mdp_step1 = <0x1b4 0x1 0x8 0x19>;
		mdp_step1_ext = <0x1b4 0x2 0x9 0x1a713b>;
		mdp_step2 = <0x157 0x1 0x8 0x12>;
		mdp_step2_ext = <0x157 0x2 0x9 0x1a713b>;
		mdp_step3 = <0xe5 0x1 0x8 0x13>;
		mdp_step3_ext = <0xe5 0x2 0x9 0x1604ec>;
		vcore-supply = <0x3c>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2", "vdec_step3";
		vdec_step0 = <0x222 0x1 0x7 0xa>;
		vdec_step1 = <0x1a0 0x1 0x7 0xb>;
		vdec_step2 = <0x138 0x1 0x7 0xc>;
		vdec_step3 = <0xda 0x1 0x7 0x17>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2", "venc_step3";
		venc_step0 = <0x270 0x1 0x6 0xe>;
		venc_step1 = <0x1ca 0x1 0x6 0x14>;
		venc_step2 = <0x16c 0x1 0x6 0x15>;
		venc_step3 = <0xf9 0x1 0x6 0x16>;
		vopp_steps = <0x0 0x1 0x2 0x3>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mmsys_config", "mediatek,mt6833-mmsys_config", "syscon";
		phandle = <0x59>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x53 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		force_mode = "SYSRST";
		mode = "RST";
		phandle = <0x169>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0x10c>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c70000 0x0 0x1000>;
	};

	msf_b@15810000 {
		clock-names = "MFB_CG_IMG2_LARB11", "MFB_CG_IMG2_MSS", "MFB_CG_IMG2_MFB", "MFB_CG_IMG1_GALS";
		clocks = <0x96 0x0 0x96 0x4 0x96 0x2 0x2f 0x6>;
		compatible = "mediatek,msf_b";
		interrupts = <0x0 0x1f4 0x4>;
		mboxes = <0x58 0x12 0x0 0x1>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x0 0x1f4 0x4>;
		reg = <0x0 0xf13dd0 0x0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		interrupts = <0x0 0x1f5 0x4>;
		mboxes = <0x58 0x11 0x0 0x1>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x0 0x1f5 0x4>;
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mt6359_gauge {
		alias_name = "MT6359";
		bootmode = <0x34>;
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		io-channel-names = "pmic_hpofs_cal", "pmic_accdet";
		io-channels = <0x4b 0xc 0x4b 0x9>;
		mediatek,pwrap-regmap = <0x4c>;
		nvmem = <0x79>;
		nvmem-names = "pmic-hp-efuse";
		phandle = <0x7a>;
	};

	mt6382_nfc {
		compatible = "mediatek, mt6382_nfc-eint";
		interrupt-parent = <0x3f>;
		interrupts = <0x19 0x3 0x19 0x0>;
		mt6382_nfc_srclk = <0x3f 0x19 0x0>;
		phandle = <0x137>;
		status = "okay";
	};

	mt6833-afe-pcm@11210000 {
		apmixed = <0x5b>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x5e 0x0 0x5e 0x7 0x5e 0x8 0x5e 0x6 0x5e 0x15 0x5e 0x1 0x5e 0x2 0x5e 0x4 0x5e 0x3 0x5e 0x5 0x5e 0x9 0x5e 0xa 0x5e 0x12 0x5e 0x13 0x5e 0x14 0x5e 0x16 0x5e 0x17 0x5e 0x18 0x5e 0x19 0x5e 0x1a 0x2f 0xc 0x35 0x2e 0x35 0x37 0x33 0xb7 0x33 0xb8 0x33 0x4 0x33 0xc9 0x33 0x2e 0x33 0xca 0x33 0x32 0x33 0xc5 0x33 0x31 0x33 0xc6 0x33 0x35 0x33 0xd7 0x33 0xd8 0x33 0xd9 0x33 0xda 0x33 0xdb 0x33 0xdc 0x33 0xe1 0x33 0xe2 0x33 0xe3 0x33 0xe4 0x33 0xe5 0x33 0xe6 0x33 0xe7 0x33 0xd1 0x33 0x56>;
		compatible = "mediatek,mt6833-sound";
		infracfg_ao = <0x35>;
		interrupts = <0x0 0xca 0x4>;
		phandle = <0x7b>;
		pinctrl-0 = <0x5f>;
		pinctrl-1 = <0x60>;
		pinctrl-10 = <0x69>;
		pinctrl-11 = <0x6a>;
		pinctrl-12 = <0x6b>;
		pinctrl-13 = <0x6c>;
		pinctrl-14 = <0x6d>;
		pinctrl-15 = <0x6e>;
		pinctrl-16 = <0x6f>;
		pinctrl-17 = <0x70>;
		pinctrl-18 = <0x71>;
		pinctrl-19 = <0x72>;
		pinctrl-2 = <0x61>;
		pinctrl-20 = <0x73>;
		pinctrl-21 = <0x74>;
		pinctrl-22 = <0x75>;
		pinctrl-23 = <0x76>;
		pinctrl-24 = <0x77>;
		pinctrl-25 = <0x78>;
		pinctrl-3 = <0x62>;
		pinctrl-4 = <0x63>;
		pinctrl-5 = <0x64>;
		pinctrl-6 = <0x65>;
		pinctrl-7 = <0x66>;
		pinctrl-8 = <0x67>;
		pinctrl-9 = <0x68>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "hacamp_pullhigh", "hacamp_pulllow";
		reg = <0x0 0x11210000 0x0 0x2000>;
		topckgen = <0x33>;
	};

	mt_charger {
		bootmode = <0x34>;
		compatible = "mediatek,mt-charger";
		phandle = <0xae>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0x105>;
		proc1-supply = <0x53>;
		proc2-supply = <0x54>;
		sram_proc1-supply = <0x55>;
		sram_proc2-supply = <0x56>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		interrupts = <0x0 0x177 0x4>;
		mediatek,infracfg = <0x35>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x121>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x14000>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x140>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x23 0x24 0x25>;
		cpupm-method = "mcu";
		irq-remain = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d>;
		phandle = <0xb1>;
		ranges;
		resource-ctrl = <0x1e 0x1f 0x20 0x21 0x22>;
		suspend-method = "s2idle";

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				phandle = <0x23>;
				value = <0x1>;
			};

			rc_dram {
				id = <0x2>;
				phandle = <0x25>;
				value = <0x1>;
			};

			rc_syspll {
				id = <0x1>;
				phandle = <0x24>;
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0xb2>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x14>;
				target = <0x26>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x15>;
				target = <0x27>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_cam1 {
				phandle = <0x1c>;
				target = <0x2a>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_cam2 {
				phandle = <0x1d>;
				target = <0x2b>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_i2c0 {
				phandle = <0x1b>;
				target = <0x29>;
				value = <0x0 0x4 0x0 0x0>;
			};

			level_mali0 {
				phandle = <0x16>;
				target = <0x28>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali1 {
				phandle = <0x17>;
				target = <0x28>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_mali2 {
				phandle = <0x18>;
				target = <0x28>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_mali3 {
				phandle = <0x19>;
				target = <0x28>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level_mali4 {
				phandle = <0x1a>;
				target = <0x28>;
				value = <0x0 0x4 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xb3>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x1e>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x21>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x22>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x1f>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x20>;
				value = <0x0>;
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x123>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x148>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x2>;

		opp0 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x24f47300>;
			opp-microvolt = <0x9eb10>;
		};

		opp10 {
			opp-hz = <0x0 0x59682f00>;
			opp-microvolt = <0xcf850>;
		};

		opp11 {
			opp-hz = <0x0 0x620cb540>;
			opp-microvolt = <0xda336>;
		};

		opp12 {
			opp-hz = <0x0 0x684ee180>;
			opp-microvolt = <0xe1d48>;
		};

		opp13 {
			opp-hz = <0x0 0x6c00ed00>;
			opp-microvolt = <0xe6686>;
		};

		opp14 {
			opp-hz = <0x0 0x7233d700>;
			opp-microvolt = <0xee098>;
		};

		opp15 {
			opp-hz = <0x0 0x77359400>;
			opp-microvolt = <0xf4240>;
		};

		opp2 {
			opp-hz = <0x0 0x283baec0>;
			opp-microvolt = <0xa1be4>;
		};

		opp3 {
			opp-hz = <0x0 0x2b82ea80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp4 {
			opp-hz = <0x0 0x32116200>;
			opp-microvolt = <0xaae60>;
		};

		opp5 {
			opp-hz = <0x0 0x389fd980>;
			opp-microvolt = <0xb1008>;
		};

		opp6 {
			opp-hz = <0x0 0x3d831200>;
			opp-microvolt = <0xb5946>;
		};

		opp7 {
			opp-hz = <0x0 0x42758cc0>;
			opp-microvolt = <0xba284>;
		};

		opp8 {
			opp-hz = <0x0 0x4c4b4000>;
			opp-microvolt = <0xc3500>;
		};

		opp9 {
			opp-hz = <0x0 0x52d9b780>;
			opp-microvolt = <0xc96a8>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x7>;

		opp0 {
			opp-hz = <0x0 0x2b369f40>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x32116200>;
			opp-microvolt = <0xa6522>;
		};

		opp10 {
			opp-hz = <0x0 0x6675dbc0>;
			opp-microvolt = <0xe04de>;
		};

		opp11 {
			opp-hz = <0x0 0x6a92b700>;
			opp-microvolt = <0xe4e1c>;
		};

		opp12 {
			opp-hz = <0x0 0x716d79c0>;
			opp-microvolt = <0xec82e>;
		};

		opp13 {
			opp-hz = <0x0 0x76e948c0>;
			opp-microvolt = <0xf29d6>;
		};

		opp14 {
			opp-hz = <0x0 0x7c6517c0>;
			opp-microvolt = <0xf8b7e>;
		};

		opp15 {
			opp-hz = <0x0 0x834f1cc0>;
			opp-microvolt = <0x100590>;
		};

		opp2 {
			opp-hz = <0x0 0x35866480>;
			opp-microvolt = <0xa95f6>;
		};

		opp3 {
			opp-hz = <0x0 0x3ab5e840>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x0 0x3e1ba880>;
			opp-microvolt = <0xb40dc>;
		};

		opp5 {
			opp-hz = <0x0 0x434b2c40>;
			opp-microvolt = <0xb8a1a>;
		};

		opp6 {
			opp-hz = <0x0 0x4befb280>;
			opp-microvolt = <0xc3500>;
		};

		opp7 {
			opp-hz = <0x0 0x5484f680>;
			opp-microvolt = <0xcc77c>;
		};

		opp8 {
			opp-hz = <0x0 0x5b6efb80>;
			opp-microvolt = <0xd418e>;
		};

		opp9 {
			opp-hz = <0x0 0x62590080>;
			opp-microvolt = <0xdbba0>;
		};
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x167>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "mediatek,mt6833-pericfg", "syscon";
		phandle = <0x5c>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x2>;
		compatible = "mediatek,mt6833-pinctrl";
		gpio-controller;
		gpio-ranges = <0x3f 0x0 0x0 0xc9>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x3f>;
		pins-are-numbered;
		reg_base_eint = <0x49>;
		reg_bases = <0x42 0x43 0x44 0x45 0x46 0x47 0x48>;

		aud_clk_mosi_off {
			phandle = <0x5f>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9800>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x60>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9901>;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x63>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x64>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f01>;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x65>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x66>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa001>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x61>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9a00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9b00>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x62>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9a01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x6d>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2a00>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x6e>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2a01>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x6f>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x70>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x71>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x72>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x73>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2800>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2900>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2b00>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x74>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2801>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2901>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2b01>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x75>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x76>;
		};

		aud_nle_mosi_off {
			phandle = <0x6b>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9e00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9d00>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x6c>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9e01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9d01>;
			};
		};

		aud_pins_hacamp_high {
			phandle = <0x77>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x6200>;
				slew-rate = <0x1>;
			};
		};

		aud_pins_hacamp_low {
			phandle = <0x78>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x6200>;
				slew-rate = <0x1>;
			};
		};

		input_booster {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "input_booster";
			ib_release_values = "-1, 16";
			max_resource_count = [32 00];
			resValcount = [32 00];
			status = "okay";

			booster_key@1 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "key";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x0>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x137090 0x0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@2 {
				input_booster,head_time = <0x1>;
				input_booster,label = "touchkey";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x1>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x0 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@3 {
				input_booster,head_time = <0x82>;
				input_booster,label = "touch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x2>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x137090 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x10aa 0x10aa>;
					};
				};
			};

			booster_key@4 {
				input_booster,head_time = <0x3e8>;
				input_booster,label = "multitouch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x3>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x176830 0x137090>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@5 {
				input_booster,head_time = <0x82>;
				input_booster,label = "keyboard";
				input_booster,tail_time = <0x82>;
				input_booster,type = <0x4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0xfe650 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@6 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "mouse";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x5>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x137090 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@7 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "mouse_wheel";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x6>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x137090 0x0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@8 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen_hover";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x7>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x137090 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@9 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen";
				input_booster,tail_time = <0x258>;
				input_booster,type = <0x8>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1a3ad8 0xfe650>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};
		};

		mmc0@0 {
			phandle = <0x3b>;

			pins_clk {
				drive-strength = <0x4>;
				pinmux = <0x4201>;
			};

			pins_cmd_dat {
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x4501 0x4601 0x4701 0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4301>;
			};

			pins_ds {
				drive-strength = <0x4>;
				pinmux = <0x4101>;
			};

			pins_rst {
				drive-strength = <0x4>;
				pinmux = <0x4401>;
			};
		};

		mmc0default {
			phandle = <0x3a>;

			pins_clk {
				drive-strength = <0x4>;
				pinmux = <0x4201>;
			};

			pins_cmd_dat {
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x4501 0x4601 0x4701 0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4301>;
			};

			pins_ds {
				drive-strength = <0x4>;
				pinmux = <0x4101>;
			};

			pins_rst {
				drive-strength = <0x4>;
				pinmux = <0x4401>;
			};
		};

		mmc1@0 {
			phandle = <0x3e>;

			pins_clk {
				drive-strength = <0x3>;
				pinmux = <0x7d01>;
			};

			pins_cmd_dat {
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0x8001 0x7f01 0x8101 0x8201 0x7e01>;
			};
		};

		mmc1default {
			phandle = <0x3d>;

			pins_clk {
				drive-strength = <0x3>;
				pinmux = <0x7d01>;
			};

			pins_cmd_dat {
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0x8001 0x7f01 0x8101 0x8201 0x7e01>;
			};

			pins_insert {
				bias-pull-up;
				pinmux = <0x400>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x69>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x6a>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa002>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x67>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x68>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f02>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output_impedance = <0x6 0x4 0x4 0x4 0x0 0x0 0x4>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x163>;
		tcxo_support = "false";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x85 0x3>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x1a9 0x85 0x1aa 0x85 0x2c0>;
		mediatek,larbid = <0x16>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x1c4 0x85 0x1c5 0x85 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x0 0x85 0x1 0x85 0x2 0x85 0x3>;
		mediatek,larbid = <0x0>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x20 0x85 0x21 0x85 0x22 0x85 0x23 0x85 0x24>;
		mediatek,larbid = <0x1>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x160 0x85 0x161 0x85 0x162 0x85 0x163 0x85 0x164 0x85 0x165 0x85 0x166 0x85 0x167 0x85 0x168 0x85 0x169 0x85 0x16a 0x85 0x16b 0x85 0x16c 0x85 0x16d 0x85 0x16e 0x85 0x16f 0x85 0x170 0x85 0x171 0x85 0x172 0x85 0x173 0x85 0x174 0x85 0x175 0x85 0x176 0x85 0x177 0x85 0x178 0x85 0x179 0x85 0x17a 0x85 0x17b 0x85 0x17c>;
		mediatek,larbid = <0xb>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x1a0 0x85 0x1a1 0x85 0x1a2 0x85 0x1a3 0x85 0x1a4 0x85 0x1a5 0x85 0x1a6 0x85 0x1a7 0x85 0x1a8 0x85 0x1a9 0x85 0x1aa 0x85 0x1ab>;
		mediatek,larbid = <0xd>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x1c0 0x85 0x1c1 0x85 0x1c2 0x85 0x1c3 0x85 0x1c4 0x85 0x1c5>;
		mediatek,larbid = <0xe>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x200 0x85 0x201 0x85 0x202 0x85 0x203 0x85 0x204 0x85 0x205 0x85 0x206 0x85 0x207 0x85 0x208 0x85 0x209 0x85 0x20a 0x85 0x20b 0x85 0x20c 0x85 0x20d 0x85 0x20e 0x85 0x20f 0x85 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x220 0x85 0x221 0x85 0x222 0x85 0x223 0x85 0x224 0x85 0x225 0x85 0x226 0x85 0x227 0x85 0x228 0x85 0x229 0x85 0x22a 0x85 0x22b 0x85 0x22c 0x85 0x22d 0x85 0x22e 0x85 0x22f 0x85 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x240 0x85 0x241 0x85 0x242 0x85 0x243 0x85 0x244 0x85 0x245 0x85 0x246 0x85 0x247 0x85 0x248 0x85 0x249 0x85 0x24a 0x85 0x24b 0x85 0x24c 0x85 0x24d 0x85 0x24e 0x85 0x24f 0x85 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x260 0x85 0x261 0x85 0x262 0x85 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x40 0x85 0x41 0x85 0x42 0x85 0x43 0x85 0x44>;
		mediatek,larbid = <0x2>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x280 0x85 0x281 0x85 0x282 0x85 0x283 0x85 0x284 0x85 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x80 0x85 0x81 0x85 0x82 0x85 0x83 0x85 0x84 0x85 0x85 0x85 0x86 0x85 0x87 0x85 0x88 0x85 0x89 0x85 0x8b 0x85 0x8a>;
		mediatek,larbid = <0x4>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0xe0 0x85 0xe1 0x85 0xe2 0x85 0xe3 0x85 0xe4 0x85 0xe5 0x85 0xe6 0x85 0xe7 0x85 0xe8 0x85 0xe9 0x85 0xea 0x85 0xeb 0x85 0xec>;
		mediatek,larbid = <0x7>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x120 0x85 0x121 0x85 0x122 0x85 0x123 0x85 0x124 0x85 0x125 0x85 0x126 0x85 0x127 0x85 0x128 0x85 0x129 0x85 0x12a 0x85 0x12b 0x85 0x12c 0x85 0x12d 0x85 0x12e 0x85 0x12f 0x85 0x130 0x85 0x131 0x85 0x132 0x85 0x133 0x85 0x134 0x85 0x135 0x85 0x136 0x85 0x137 0x85 0x138 0x85 0x139 0x85 0x13a 0x85 0x13b 0x85 0x13c>;
		mediatek,larbid = <0x9>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x85 0x3>;
		mediatek,larbid = <0x18>;
	};

	ptp3 {
		byteEn = <0x1>;
		cinst_doe_const_mode = <0x100>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_low_freq_enable = <0x2>;
		cinst_doe_ls_low_freq_period = <0x8>;
		cinst_doe_ls_period = <0x8>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_enable = <0x2>;
		cinst_doe_vx_low_freq_period = <0x8>;
		cinst_doe_vx_period = <0x8>;
		compatible = "mediatek,ptp3";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		drcc_state = <0x0>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x0>;
		fll_doe_fll06 = <0x0>;
		fll_doe_fll07 = <0x0>;
		fll_doe_fll08 = <0x0>;
		fll_doe_fll09 = <0x0>;
		fll_doe_pllclken = <0x100>;
		igEn = <0x2>;
		lreEn = <0x1>;
		phandle = <0x146>;
		rcanEn = <0x2>;
	};

	pwm@10048000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x35 0xf 0x35 0x10 0x35 0x11 0x35 0x12 0x35 0xe 0x35 0x13>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xd2 0x4>;
		reg = <0x0 0x10048000 0x0 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,disp-pwm-leds";

		backlight {
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x13 0x0 0x99d9>;
		};
	};

	pwrap@10026000 {
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		clocks = <0x35 0x2 0x35 0x1 0x33 0xb9 0x33 0x52>;
		compatible = "mediatek,mt6833-pwrap";
		interrupts = <0x0 0xdc 0x4>;
		phandle = <0x4c>;
		reg = <0x0 0x10026000 0x0 0x1000 0x0 0x10028000 0x0 0x1000>;
		reg-names = "pwrap", "spi_mst";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x3f>;
			interrupts = <0x76 0x4 0x76 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0xc6>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0xc9>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359p-misc";
				phandle = <0xee>;
			};

			mt6359_rtc {
				base = <0x580>;
				bootmode = <0x34>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xed>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupt-names = "VPU", "VCORE", "VGPU11", "VMODEM", "VPROC1", "VPROC2", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_1_BT", "VCN33_2_BT", "VCN13", "VCN18", "VA09", "VA12", "VAUX18", "VAUD18", "VIO18", "VSRAM_PROC1", "VSRAM_PROC2", "VSRAM_OTHERS", "VSRAM_MD", "VEMC", "VUSB", "VRFCK", "VBIF28", "VIO28", "VM18", "VUFS";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1b 0x4 0x1c 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x26 0x4 0x27 0x4 0x29 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4>;
				phandle = <0xcb>;

				buck_vcore {
					phandle = <0x3c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x53>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0xcd>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xd0>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0x7f>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0x54>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0xce>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0xcc>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xcf>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xe6>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					phandle = <0xd1>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xeb>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					phandle = <0xe2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0xda>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					phandle = <0xd8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0xe4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xe5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x36>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					phandle = <0xd9>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xd3>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xe3>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xea>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0xd4>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xe8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0xe1>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0xd2>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xec>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0x80>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0x55>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x56>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xe9>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					phandle = <0xd5>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0x4b>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x4a 0x5 0x1>;
				phandle = <0xc7>;
			};

			mtk_ts_pmic {
				#interconnect-cells = <0x1>;
				compatible = "mediatek,mtk_ts_pmic";
				interconnects = <0x4b 0x1>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp";
				io-channels = <0x4b 0x5 0x4b 0x6 0x4b 0x7>;
				phandle = <0xca>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xc8>;
			};

			pmic_efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6359-efuse";
				phandle = <0x79>;
			};
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x10026000 0x0 0x1000>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x4c>;
		phandle = <0xef>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xf4>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xb4>;
		ranges;

		cccimdee-reserved-memory {
			compatible = "mediatek,ccci-md-ee-dump";
			reg = <0x0 0x4ae3e000 0x0 0x1c2000>;
		};

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			phandle = <0x38>;
			size = <0x0 0x540000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x0 0x610000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x320000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		sec-autocomment-reserve-memory@0x47400000 {
			reg = <0x0 0x47400000 0x0 0x10000>;
		};

		sec-extrainfo-reserve-memory@0x47410000 {
			reg = <0x0 0x47410000 0x0 0x1f0000>;
		};

		sec-lastklog@0x46E00000 {
			reg = <0x0 0x46e00000 0x0 0x200000>;
		};

		sec-log-reserve-memory@0x46C00000 {
			reg = <0x0 0x46c00000 0x0 0x200000>;
		};

		sec-logger-reserve-memory@0x47000000 {
			reg = <0x0 0x47000000 0x0 0x400000>;
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			alloc-range = <0x0 0xc0000000 0x0 0x10000000>;
			compatible = "shared-dma-pool";
			phandle = <0x4d>;
			reusable;
			size = <0x0 0x10000000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x5a>;
			size = <0x0 0x600000>;
		};
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401f000 0x0 0xe1000>;
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f004000 0x0 0x1000>;
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f006000 0x0 0x1000>;
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00d000 0x0 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00e000 0x0 0x1000>;
	};

	rsc@1b003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0x83 0x5>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x58 0xb3>;
		interrupts = <0x0 0x168 0x4>;
		mboxes = <0x58 0xd 0x0 0x1>;
		mediatek,larb = <0x94>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_0 = "enable";
		core_nums = <0x1>;
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4>;
		legacy_table = <0xb 0x18 0xc 0x19 0x22 0x1e>;
		mbox_count = <0x5>;
		memorydump = <0x100000 0x3c000 0x3c00 0x400 0x100000>;
		recv_table = <0x1 0x0 0x2 0x0 0x2 0x0 0x1a 0x0 0x7 0x1 0x2 0x0 0x8 0x1 0xa 0x0 0x9 0x1 0x1 0x0 0xa 0x1 0x2 0x0 0x1b 0x1 0x2 0x0 0x1c 0x1 0x5 0x0 0x5 0x1 0x1 0x1 0xc 0x2 0x1e 0x0 0x14 0x3 0xa 0x0 0x15 0x3 0x6 0x0 0x16 0x3 0x1 0x0 0x17 0x3 0x2 0x0 0xf 0x3 0x1 0x1 0x19 0x4 0x1e 0x0>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x3000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		scp_feature_tbl = <0x0 0x5 0x1 0x1 0x1d 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x1 0x5 0x0 0x0 0x6 0x78 0x1 0x7 0xa 0x1 0x8 0x50 0x1 0x9 0x2b 0x1 0xa 0x16 0x1 0xb 0x14 0x1 0xc 0x87 0x1 0xd 0xc8 0x0>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x0 0x0 0x1 0x4e300 0x2 0x100000 0x3 0x180000 0x4 0x19000 0x7 0x19000>;
		scp_sramSize = <0xc0000>;
		secure_dump = "disable";
		secure_dump_size = <0x0>;
		send_table = <0x0 0x0 0x9 0x3 0x1 0x2 0x4 0x1 0x1 0x5 0x1 0x2 0x6 0x1 0x1 0x1a 0x1 0x9 0xb 0x2 0x22 0xe 0x3 0x1 0xf 0x3 0x2 0x10 0x3 0x1 0x11 0x3 0x6 0x12 0x3 0x2 0x18 0x4 0x22>;
		status = "okay";
		twohart = <0x1>;
	};

	scp_clk_ctrl@10721000 {
		compatible = "mediatek,scp_clk_ctrl", "syscon";
		phandle = <0xad>;
		reg = <0x0 0x10721000 0x0 0x1000>;
	};

	scp_dvfs {
		ccf-fmeter-support;
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x33 0x9b 0x33 0x56 0x33 0x1d 0x33 0x42 0x33 0xb 0x33 0x26 0x33 0x3 0x33 0x2 0x33 0xf>;
		compatible = "mediatek,scp_dvfs";
		do-ulposc-cali;
		dvfs-opp = <0x86470 0xb71b0 0x0 0x10 0xfa 0x0 0x0 0x4 0x927c0 0xb71b0 0x1 0x108 0x14a 0x7 0x0 0x3 0x9eb10 0xb71b0 0x2 0x204 0x190 0x3 0x0 0x2 0xb1008 0xb71b0 0x3 0x302 0x270 0x1 0x3 0x1>;
		fmeter-id-26M = <0x19>;
		fmeter-id-ulposc2 = <0x24>;
		scp-clk-hw-ver = "v1";
		scp-cores = <0x1>;
		scp-dvfs-feature = "enable";
		scp_clk_ctrl = <0xad>;
		ulposc-cali-config = <0x38a940 0x2900 0x41 0x52a940 0x2900 0x41 0x5ea940 0x2900 0x41>;
		ulposc-cali-num = <0x3>;
		ulposc-cali-target = <0xfa 0x14a 0x190>;
		ulposc-cali-ver = "v1";
		ulposc_clksys = <0x5b>;
	};

	scp_infra@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpinfra", "syscon";
		phandle = <0xbc>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys", "mediatek,mt6833-scpsys", "syscon";
		phandle = <0x2f>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
		clocks = <0x2f 0xd 0x30 0x5 0x33 0xc1 0x33 0xc2 0x33 0xc3 0x33 0xad 0x33 0xae 0x33 0xaf 0x33 0xb0 0x33 0xb1 0x33 0x56 0x33 0x17 0x33 0x29 0x33 0x16 0x33 0x57 0x33 0x18 0x33 0x19>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	sensor_network@13fce000 {
		compatible = "mediatek,sensor_network";
		reg = <0x0 0x13fce000 0x0 0x2000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x2c 0x35 0x14>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x50 0x0 0x50 0x1>;
		interrupts = <0x0 0x6d 0x4>;
		phandle = <0xfb>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x2c 0x35 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x50 0x2 0x50 0x3>;
		interrupts = <0x0 0x6e 0x4>;
		phandle = <0xfc>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x164>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep", "syscon";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0x2d>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001e000 0x0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001f000 0x0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10020000 0x0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10021000 0x0 0x1000>;
	};

	smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		clocks = <0x2f 0xb 0x59 0x11 0x59 0x16 0x59 0xb 0x59 0x17>;
		compatible = "mediatek,disp_smi_common", "mediatek,smi_common";
		mediatek,smi-cnt = <0x1d>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x59>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis";
		clocks = <0x2f 0xb>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x115 0x4>;
		mediatek,larb-id = <0x0>;
		mediatek,smi-id = <0x0>;
		phandle = <0x84>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb10@15030000 {
		clock-names = "scp-isp";
		clocks = <0x2f 0x6>;
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-id = <0xa>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2", "img2-larb9";
		clocks = <0x2f 0x7 0x96 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		interrupts = <0x0 0x160 0x4>;
		mediatek,larb-id = <0xb>;
		mediatek,smi-id = <0xb>;
		phandle = <0x8d>;
		reg = <0x0 0x1582e000 0x0 0x1000>;
	};

	smi_larb12@15830000 {
		clock-names = "scp-isp2";
		clocks = <0x2f 0x7>;
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		interrupts = <0x0 0x162 0x4>;
		mediatek,larb-id = <0xc>;
		mediatek,smi-id = <0xc>;
		reg = <0x0 0x15830000 0x0 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam", "cam-larb13";
		clocks = <0x2f 0xd 0x30 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-id = <0xd>;
		phandle = <0x8e>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam", "cam-larb14";
		clocks = <0x2f 0xd 0x30 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-id = <0xe>;
		phandle = <0x8f>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam";
		clocks = <0x2f 0xd>;
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-id = <0xf>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa", "cam-rawa-larbx";
		clocks = <0x2f 0xe 0x31 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x90>;
		reg = <0x0 0x1a00f000 0x0 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb", "cam-rawb-larbx";
		clocks = <0x2f 0xf 0x32 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x91>;
		reg = <0x0 0x1a010000 0x0 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawb";
		clocks = <0x2f 0xf>;
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x92>;
		reg = <0x0 0x1a011000 0x0 0x1000>;
	};

	smi_larb19@1b10f000 {
		clock-names = "scp-ipe", "ipe-larb19";
		clocks = <0x2f 0x8 0x83 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x93>;
		reg = <0x0 0x1b10f000 0x0 0x1000>;
	};

	smi_larb1@14004000 {
		clock-names = "scp-dis";
		clocks = <0x2f 0xb>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0x114 0x4>;
		mediatek,larb-id = <0x1>;
		mediatek,smi-id = <0x1>;
		phandle = <0x86>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	smi_larb20@1b00f000 {
		clock-names = "scp-ipe", "ipe-larb20";
		clocks = <0x2f 0x8 0x83 0x1>;
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0x94>;
		reg = <0x0 0x1b00f000 0x0 0x1000>;
	};

	smi_larb2@1f002000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x2f 0xb 0x2e 0x6>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-id = <0x2>;
		phandle = <0x89>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	smi_larb3@1f00f000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x2f 0xb 0x2e 0x6>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-id = <0x3>;
		reg = <0x0 0x1f00f000 0x0 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec", "vdec-larb";
		clocks = <0x2f 0x9 0x82 0x1>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-id = <0x4>;
		phandle = <0x8a>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi_larb5@16030000 {
		clock-names = "scp-vdec";
		clocks = <0x2f 0x9>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-id = <0x5>;
		reg = <0x0 0x16030000 0x0 0x1000>;
	};

	smi_larb6@16031000 {
		clock-names = "scp-vdec";
		clocks = <0x2f 0x9>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		mediatek,larb-id = <0x6>;
		mediatek,smi-id = <0x6>;
		reg = <0x0 0x16031000 0x0 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc", "venc-set1", "venc-set2";
		clocks = <0x2f 0xa 0x98 0x1 0x98 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x135 0x4>;
		mediatek,larb-id = <0x7>;
		mediatek,smi-id = <0x7>;
		phandle = <0x8b>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb8@17011000 {
		clock-names = "scp-venc";
		clocks = <0x2f 0xa>;
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-id = <0x8>;
		reg = <0x0 0x17011000 0x0 0x1000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp", "img1-larb9";
		clocks = <0x2f 0x6 0x95 0x0>;
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		interrupts = <0x0 0x159 0x4>;
		mediatek,larb-id = <0x9>;
		mediatek,smi-id = <0x9>;
		phandle = <0x8c>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		phandle = <0x120>;
		scp_ultra_dl_memif_id = <0x7>;
		scp_ultra_ul_memif_id = <0xf>;
	};

	sound {
		compatible = "mediatek,mt6833-mt6359-sound";
		mediatek,audio-codec = <0x7a>;
		mediatek,platform = <0x7b>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x11f>;

		mediatek,speaker-codec {
			sound-dai = <0x7c>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9f 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14a>;
		reg = <0x0 0x1100a000 0x0 0x100>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa0 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14b>;
		reg = <0x0 0x11010000 0x0 0x100>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x3b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa1 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14c>;
		reg = <0x0 0x11012000 0x0 0x100>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa2 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14d>;
		reg = <0x0 0x11013000 0x0 0x100>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x49>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa3 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14e>;
		reg = <0x0 0x11018000 0x0 0x100>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x4a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa4 0x4>;
		mediatek,pad-select = <0x0 0x1 0x2>;
		phandle = <0x14f>;
		reg = <0x0 0x11019000 0x0 0x100>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x67>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa5 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x150>;
		reg = <0x0 0x1101d000 0x0 0x100>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x33 0x9 0x33 0xb3 0x35 0x68>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa6 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x151>;
		reg = <0x0 0x1101e000 0x0 0x100>;
	};

	spmi@10027000 {
		#address-cells = <0x2>;
		#size-cells = <0x0>;
		ap_swinf_no = <0x2>;
		clock-names = "pmif_sys_ck", "pmif_tmr_ck", "pmif_clk_mux", "pmif_clk_osc_d10", "pmif_clk26m", "spmimst_clk_mux", "spmimst_clk26m", "spmimst_clk_osc_d10";
		clocks = <0x35 0x2 0x35 0x1 0x33 0xb9 0x33 0x52 0x33 0x56 0x33 0xd2 0x33 0x56 0x33 0x52>;
		compatible = "mediatek,mt6833-pmif-m";
		grpid = <0xb>;
		interrupt-names = "pmif_irq";
		interrupts = <0x0 0xdd 0x4>;
		irq_event_en = <0x0 0x0 0x80000000 0x180000 0x0>;
		phandle = <0x10d>;
		reg = <0x0 0x10027000 0x0 0x8ff 0x0 0x10027900 0x0 0x500 0x0 0x10029000 0x0 0x100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		swinf_ch_start = <0x4>;

		mt6315@3 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0x10e>;
			reg = <0x3 0x0 0xb 0x1>;

			mt6315_3_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-controller;
				interrupt-parent = <0x3f>;
				interrupts = <0x0 0x4 0x0 0x0>;
				phandle = <0x4a>;

				3_vbuck1 {
					phandle = <0x10f>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck1";
				};

				3_vbuck3 {
					phandle = <0x110>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck3";
				};

				3_vbuck4 {
					phandle = <0x111>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck4";
				};
			};
		};
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0xb5>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x990>;
		spm_twam_idle_sel = <0x998>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x994>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x0 0x1000f800 0x0 0x1000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x4d>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xf1 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	subpmic_pmu_eint {
		phandle = <0xbe>;
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		phandle = <0x131>;
	};

	swtp_1 {
		compatible = "mediatek, swtp1-eint";
		phandle = <0x132>;
	};

	swtp_2 {
		compatible = "mediatek, swtp2-eint";
		phandle = <0x133>;
	};

	swtp_3 {
		compatible = "mediatek, swtp3-eint";
		phandle = <0x134>;
	};

	swtp_4 {
		compatible = "mediatek, swtp4-eint";
		phandle = <0x135>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x1f6 0x4>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10312000 0x0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10313000 0x0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10314000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		clocks = <0x4f>;
		compatible = "mediatek,mt6765-timer";
		interrupts = <0x0 0xe9 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-mdpsys_config", "syscon";
		phandle = <0x2e>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	tcpc_pd {
		phandle = <0x11c>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x54 0x1>;
	};

	teegris {
		compatible = "samsung,teegris";
		interrupts = <0x0 0x12e 0x4 0x0 0x12f 0x4>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x35 0x9>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0xa9 0x4>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x4e 0x0>;
		phandle = <0x115>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x4e 0x1>;
		phandle = <0x116>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x4e 0x2>;
		phandle = <0x117>;
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		io-channel-names = "thermistor-ch3";
		io-channels = <0x4e 0x3>;
		phandle = <0x118>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channel-names = "thermistor-ch4";
		io-channels = <0x4e 0x4>;
		phandle = <0x119>;
	};

	thermal-sensor7 {
		compatible = "mediatek,mtboard-thermistor7";
		io-channel-names = "thermistor-ch6";
		io-channels = <0x4e 0x6>;
		phandle = <0x11a>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		phandle = <0xf9>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "mediatek,mt6833-topckgen", "syscon";
		phandle = <0x33>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		#reset-cells = <0x1>;
		compatible = "mediatek,mt6833-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		interrupts = <0x0 0x1b1 0x4>;
		mediatek,rg_dfd_timeout = <0x1ffff>;
		phandle = <0xc5>;
		reg = <0x0 0x10007000 0x0 0x1000>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			mask = <0xf>;
			mode-bootloader = <0x3>;
			mode-charger = <0x1>;
			mode-ddr-reserve = <0x6>;
			mode-dm-verity-dev-corrupt = <0x4>;
			mode-kpoc = <0x5>;
			mode-meta = <0x7>;
			mode-recovery = <0x2>;
			mode-rpmbpk = <0x8>;
			offset = <0x24>;
		};
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0xfe>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xcf 0x4>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		bootmode = <0x34>;
		charger = <0xae>;
		interrupt-names = "usbid_evt";
		interrupt-parent = <0xa8>;
		interrupts = <0x40 0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x5>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x0>;
		mt6360pd,intr_gpio = <0x3f 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x3f 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0x16a>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};

			ufp_d {
			};
		};

		dpm_caps {
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,id-vdo-data = <0xd14029cf 0x0 0x63600000 0x41800000 0x0 0x21800000>;
			pd,id-vdo-size = <0x6>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x1912c 0x2d096>;
			pd,sink-pdo-size = <0x2>;
			pd,source-cap-ext = [cf 29 60 63 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 07 00];
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		ecc_debug = <0x1>;
		phandle = <0xc4>;
		reg = <0x0 0x10005000 0x0 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_offset2 = <0x400>;
		udi_value1 = <0x44400000>;
		udi_value2 = <0x44>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk", "ufs-crypto-clk", "ufs-vendor-crypto-clk-mux", "ufs-vendor-crypto-normal-parent-clk", "ufs-vendor-crypto-perf-parent-clk";
		clocks = <0x35 0x4c 0x35 0x3d 0x35 0x3f 0x35 0x4d 0x33 0xc7 0x33 0x26 0x33 0x2>;
		compatible = "mediatek,mt8183-ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x69 0x4>;
		mediatek,perf-crypto-vcore = <0x2>;
		mediatek,refclk_ctrl = <0x2>;
		phandle = <0xbf>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		reset-names = "hci_rst", "unipro_rst", "crypto_rst";
		resets = <0x37 0x0 0x37 0x1 0x37 0x2>;
		vcc-fixed-regulator;
		vcc-supply = <0x36>;
	};

	upower {
		compatible = "mediatek,mt6833-upower";
		phandle = <0x109>;
	};

	usb-phy@11210000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,generic-tphy-v1";
		phandle = <0x11b>;
		ranges;
		reg = <0x0 0x11e40000 0x0 0x300>;
		status = "okay";

		usb-phy@11210000 {
			#phy-cells = <0x1>;
			clock-names = "ref";
			clocks = <0x2c>;
			mediatek,eye-disc = <0x0>;
			mediatek,eye-rev6 = <0x1>;
			mediatek,eye-term = <0x5>;
			mediatek,eye-vrt = <0x5>;
			mediatek,host-eye-disc = <0x0>;
			mediatek,host-eye-rev6 = <0x1>;
			mediatek,host-eye-term = <0x5>;
			mediatek,host-eye-vrt = <0x5>;
			phandle = <0x5d>;
			reg = <0x0 0x11e40300 0x0 0x100>;
			status = "okay";
		};
	};

	usb0@11200000 {
		clock-names = "usb0", "usb0_ref", "usb0_clk_top_sel", "usb0_clk_univpll5_d4";
		clocks = <0x35 0x34 0x5b 0xe 0x33 0xbe 0x33 0x23>;
		compatible = "mediatek,mt6833-usb20";
		dr_mode = "otg";
		infracg = <0x35>;
		interrupt-names = "mc";
		interrupts = <0x0 0x60 0x4>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x5c>;
		phandle = <0xac>;
		phys = <0x5d 0x3>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11e40000 0x0 0x10000>;
		usb-role-switch;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x55 0x1 0x0 0x56 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
		gce-events = <0x58 0x81 0x58 0x82 0x58 0x84 0x58 0x89 0x58 0x88 0x58 0x85 0x58 0xa0 0x58 0xa1 0x58 0xa2 0x58 0xa3 0x58 0xa4 0x58 0xa5 0x58 0xa6 0x58 0xa7 0x58 0xa8 0x58 0xa9 0x58 0xaa 0x58 0xab 0x58 0xaf>;
		gce-gpr = <0xa 0xb>;
		iommus = <0x85 0x80>;
		mboxes = <0x58 0x7 0x0 0x1 0x58 0xc 0x0 0x1 0x87 0xc 0x0 0x1>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x1>;
		mediatek,mailbox-gce = <0x58>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x97>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x82 0x1>;
		compatible = "mediatek,mt6833-vcodec-dec";
		interrupts = <0x0 0x1aa 0x4>;
		iommus = <0x85 0x80>;
		mediatek,larb = <0x8a>;
		mediatek,vcu = <0x97>;
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x1aa 0x4>;
		reg = <0x0 0x16020000 0x0 0xd000>;
	};

	vdec@16029800 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x1ab 0x4>;
		reg = <0x0 0x16029800 0x0 0x0>;
	};

	vdec@16029900 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16029900 0x0 0x0>;
	};

	vdec@1602a000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602a000 0x0 0x0>;
	};

	vdec@1602b000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602b000 0x0 0x0>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602e000 0x0 0x0>;
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		phandle = <0x142>;
		reg = <0x0 0x16010000 0x0 0x8000>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x0 0x16018000 0x0 0x8000>;
	};

	vdec_gcon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "mediatek,mt6833-vdec_gcon", "syscon";
		phandle = <0x82>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC";
		clocks = <0x98 0x1>;
		compatible = "mediatek,mt6833-vcodec-enc";
		interrupts = <0x0 0x136 0x4>;
		iommus = <0x85 0xe4>;
		mediatek,larb = <0x8b>;
		mediatek,vcu = <0x97>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x136 0x4>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "mediatek,mt6833-venc_gcon", "syscon";
		phandle = <0x98>;
		pwr-regmap = <0x2d>;
		reg = <0x0 0x17000000 0x0 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x179 0x4>;
		memory-region = <0x5a>;
		phandle = <0x114>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x15d 0x4>;
		reg = <0x0 0x15011000 0x0 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x15811000 0x0 0x1000>;
	};
};
