0x0001: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x09
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x002d: mov_imm:
	regs[5] = 0x658d09b, opcode= 0x01
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x09
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0066: mov_imm:
	regs[5] = 0xfcac5b25, opcode= 0x01
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0070: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0090: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x09
0x009c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x009f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00ae: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00b7: mov_imm:
	regs[5] = 0x573e4920, opcode= 0x01
0x00bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00c0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00c9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00cc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00d5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00db: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00de: mov_imm:
	regs[5] = 0x8230775d, opcode= 0x01
0x00e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00e7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x00ea: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0111: mov_imm:
	regs[5] = 0xea4084f1, opcode= 0x01
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x09
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0138: mov_imm:
	regs[5] = 0x532c74f4, opcode= 0x01
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0171: mov_imm:
	regs[5] = 0x13060fde, opcode= 0x01
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x09
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01a1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01b0: mov_imm:
	regs[5] = 0x75a5dec1, opcode= 0x01
0x01b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01b9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01bc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x01c8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01d1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01f2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x01f5: mov_imm:
	regs[5] = 0xbcfaa419, opcode= 0x01
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01fe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0213: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x021f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0228: mov_imm:
	regs[5] = 0x34515c9, opcode= 0x01
0x022e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0231: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0234: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0240: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0246: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0249: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x024c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x024f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0252: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0258: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x025b: mov_imm:
	regs[5] = 0x788133a0, opcode= 0x01
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x026a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x026d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x027f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0285: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0288: mov_imm:
	regs[5] = 0x6f96f397, opcode= 0x01
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x02ac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02b8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02be: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02c1: mov_imm:
	regs[5] = 0xd8db87db, opcode= 0x01
0x02c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02ca: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02cd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02d0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02df: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02eb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x02ee: mov_imm:
	regs[5] = 0x109b81a3, opcode= 0x01
0x02f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0300: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0306: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0315: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0324: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0327: mov_imm:
	regs[5] = 0x6d4fb47f, opcode= 0x01
0x032d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0330: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0333: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0336: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x09
0x035a: mov_imm:
	regs[5] = 0x93a66aee, opcode= 0x01
0x0360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0363: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0384: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0390: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0393: mov_imm:
	regs[5] = 0x43171c69, opcode= 0x01
0x0399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x039c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x039f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03b7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03bd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03c0: mov_imm:
	regs[5] = 0x44dd74a, opcode= 0x01
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03d2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x03de: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03e1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x03e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03f0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x03ff: mov_imm:
	regs[5] = 0x3ffdbe23, opcode= 0x01
0x0405: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0408: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x040b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x040e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0417: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x041a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x041d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0426: mov_imm:
	regs[5] = 0x6ec349bc, opcode= 0x01
0x042c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x042f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0432: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0438: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x043e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0441: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x09
0x044a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x044d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0450: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x09
0x045c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x045f: mov_imm:
	regs[5] = 0x701ca95e, opcode= 0x01
0x0465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0468: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x046b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x046e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0483: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0489: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x048c: mov_imm:
	regs[5] = 0xb16396f1, opcode= 0x01
0x0492: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0495: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0498: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x049e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x04a4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04bc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x04bf: mov_imm:
	regs[5] = 0xd3375d4f, opcode= 0x01
0x04c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04c8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x04cb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04dd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04ec: mov_imm:
	regs[5] = 0xdf7e300f, opcode= 0x01
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04fb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04fe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0504: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0510: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0519: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x051c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0520: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0525: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x09
0x052e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0537: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x053a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0543: mov_imm:
	regs[5] = 0xc4c9c7d7, opcode= 0x01
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x054f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0552: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0555: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0567: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0576: mov_imm:
	regs[5] = 0x8194f2a4, opcode= 0x01
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0588: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x058f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0594: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0597: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05b5: mov_imm:
	regs[5] = 0x8ff8c1fc, opcode= 0x01
0x05bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05be: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05c1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x05c4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x05c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05cd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05dc: mov_imm:
	regs[5] = 0x82f55d3d, opcode= 0x01
0x05e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05f4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x05fa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0600: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x060c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x060f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0618: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x061b: mov_imm:
	regs[5] = 0xdb0ef5f, opcode= 0x01
0x0621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x09
0x062a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0636: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x063f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x064e: mov_imm:
	regs[5] = 0x2bf79a06, opcode= 0x01
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0657: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x065a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0666: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x066c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0670: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0675: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0684: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x068a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0693: mov_imm:
	regs[5] = 0xca3270c2, opcode= 0x01
0x0699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x069c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x069f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x06ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06b1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06b7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06ba: mov_imm:
	regs[5] = 0xca223bb8, opcode= 0x01
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06c9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06d2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x06d8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x06de: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x06e1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06f0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x06ff: mov_imm:
	regs[5] = 0x35743ce8, opcode= 0x01
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x09
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x09
0x071a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x071d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0729: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x072c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x072f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0732: mov_imm:
	regs[5] = 0x16a50965, opcode= 0x01
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x09
0x073e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0741: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0744: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x074a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0750: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0753: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0759: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x075c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x075f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0762: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x09
0x076b: mov_imm:
	regs[5] = 0xee55ca5c, opcode= 0x01
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0777: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x078c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x078f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0798: mov_imm:
	regs[5] = 0x22377f53, opcode= 0x01
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07c2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07d1: mov_imm:
	regs[5] = 0xd6280ef4, opcode= 0x01
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x07ec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07f5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07fb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x07fe: mov_imm:
	regs[5] = 0x47b95abe, opcode= 0x01
0x0804: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x09
0x080d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0810: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0816: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x081c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x081f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0828: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x082b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0840: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0843: mov_imm:
	regs[5] = 0x45c70865, opcode= 0x01
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x084c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x09
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0864: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x086a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x086d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0876: mov_imm:
	regs[5] = 0x9d79c10a, opcode= 0x01
0x087c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x087f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0882: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0888: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08a6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08af: mov_imm:
	regs[5] = 0xa635e638, opcode= 0x01
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08c1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08dc: mov_imm:
	regs[5] = 0x893d2c5d, opcode= 0x01
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x090f: mov_imm:
	regs[5] = 0x8e24c25e, opcode= 0x01
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0918: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0924: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0927: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x092a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x092d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0930: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x093c: mov_imm:
	regs[5] = 0xae6a05e4, opcode= 0x01
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x09
0x095a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x095d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0960: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0963: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0966: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0969: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0972: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x09
0x097b: mov_imm:
	regs[5] = 0x23304064, opcode= 0x01
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0987: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x098a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x098d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0990: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0993: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x09
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x099f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09a5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x09a8: mov_imm:
	regs[5] = 0x380eef81, opcode= 0x01
0x09ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09b1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09b4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09c0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x09c6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x09ed: mov_imm:
	regs[5] = 0xe2b35a8b, opcode= 0x01
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a20: mov_imm:
	regs[5] = 0xea61595, opcode= 0x01
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a3e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a47: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a50: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a59: mov_imm:
	regs[5] = 0xf4d1744d, opcode= 0x01
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a6e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a7d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a83: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a8c: mov_imm:
	regs[5] = 0x542cdea9, opcode= 0x01
0x0a92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a9b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a9e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0aa4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0abc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ac8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0acb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ad1: mov_imm:
	regs[5] = 0xe1cd882f, opcode= 0x01
0x0ad8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0add: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0af2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0af8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0afb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b01: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b04: mov_imm:
	regs[5] = 0x6f25de47, opcode= 0x01
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b0d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b10: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b16: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b1c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b37: mov_imm:
	regs[5] = 0x7332192, opcode= 0x01
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b49: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b6a: mov_imm:
	regs[5] = 0x70fcf221, opcode= 0x01
0x0b70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b79: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b82: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b88: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b8e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b9a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ba0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ba9: mov_imm:
	regs[5] = 0x32ec6129, opcode= 0x01
0x0baf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bb8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0bbb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bc4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0bd3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bd9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0bdc: mov_imm:
	regs[5] = 0x5f3f8851, opcode= 0x01
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0bfa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0bfd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c06: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c0f: mov_imm:
	regs[5] = 0x28942958, opcode= 0x01
0x0c15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c18: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c1b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c1e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c27: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c2d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c30: mov_imm:
	regs[5] = 0x90547633, opcode= 0x01
0x0c36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c39: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c6c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c6f: mov_imm:
	regs[5] = 0x3bb445d, opcode= 0x01
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c8d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c99: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ca2: mov_imm:
	regs[5] = 0x5f70ce88, opcode= 0x01
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cab: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0cae: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0cb4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0cba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cd2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0cd5: mov_imm:
	regs[5] = 0x8dd4cdd8, opcode= 0x01
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ce1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cf3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cf6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cf9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0cfc: mov_imm:
	regs[5] = 0x2ebc303e, opcode= 0x01
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d0b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d0e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d14: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d1a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d1d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d2c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d41: mov_imm:
	regs[5] = 0x38ca2210, opcode= 0x01
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d53: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d56: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d5f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d6b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d6e: mov_imm:
	regs[5] = 0x77e22d64, opcode= 0x01
0x0d74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d77: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d7a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d80: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d86: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d89: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d92: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d98: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d9b: mov_imm:
	regs[5] = 0x546f95b7, opcode= 0x01
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0daa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0db6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0db9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0dbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0dc2: mov_imm:
	regs[5] = 0xa22a05f8, opcode= 0x01
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0dd4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0de6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0de9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0df5: mov_imm:
	regs[5] = 0xa3270197, opcode= 0x01
0x0dfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dfe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e01: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e13: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e19: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e22: mov_imm:
	regs[5] = 0xc72bf06c, opcode= 0x01
0x0e28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e34: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e3a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e40: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e58: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e61: mov_imm:
	regs[5] = 0x7303a44e, opcode= 0x01
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e6d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e85: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e91: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e94: mov_imm:
	regs[5] = 0x9150407e, opcode= 0x01
0x0e9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ea6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eb2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0eb8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ebb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ebe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ec1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eca: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ecd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ed6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ed9: mov_imm:
	regs[5] = 0x2d816e61, opcode= 0x01
0x0edf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ee2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ee5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ee8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0eeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0eee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ef1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ef4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ef7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0efa: mov_imm:
	regs[5] = 0xeba11723, opcode= 0x01
0x0f00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f03: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f06: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f0c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f12: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f24: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f2a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f2d: mov_imm:
	regs[5] = 0xf7a78b07, opcode= 0x01
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f3f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f42: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f60: mov_imm:
	regs[5] = 0x88b97009, opcode= 0x01
0x0f66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f69: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f6c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f72: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f87: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fa2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fab: mov_imm:
	regs[5] = 0x97b315f4, opcode= 0x01
0x0fb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0fcf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fdb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fe4: mov_imm:
	regs[5] = 0xecc83c0e, opcode= 0x01
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ff6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ffc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1008: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x100e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1011: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x101d: mov_imm:
	regs[5] = 0xff68befe, opcode= 0x01
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1029: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1038: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1041: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1044: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1047: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x104a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x104d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1056: mov_imm:
	regs[5] = 0x7bf29f46, opcode= 0x01
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1065: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1068: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x106e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x107d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1080: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1083: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x09
0x108c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x108f: mov_imm:
	regs[5] = 0x39f03341, opcode= 0x01
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x09
0x109b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x10b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x10b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10bf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10c2: mov_imm:
	regs[5] = 0xe54ef431, opcode= 0x01
0x10c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10cb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10e3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10f2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x10fb: mov_imm:
	regs[5] = 0x8ef86f0e, opcode= 0x01
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1119: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x111c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1125: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1128: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1131: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x09
0x113a: mov_imm:
	regs[5] = 0x811114eb, opcode= 0x01
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x114c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1152: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1164: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x09
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1170: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1173: mov_imm:
	regs[5] = 0x1b8af685, opcode= 0x01
0x1179: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1182: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1185: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1188: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x118b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x119d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a6: mov_imm:
	regs[5] = 0xc4be0503, opcode= 0x01
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11b5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11be: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ca: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x11d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x11d3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11e2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11e8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11eb: mov_imm:
	regs[5] = 0xe77c6aa0, opcode= 0x01
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11fa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1212: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1215: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1218: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x121e: mov_imm:
	regs[5] = 0x6edefb88, opcode= 0x01
0x1224: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x09
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1236: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x123c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1242: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1245: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1248: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x124b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1254: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1257: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1260: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1263: mov_imm:
	regs[5] = 0x3cc083a9, opcode= 0x01
0x1269: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x126c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1281: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1284: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1287: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x128a: mov_imm:
	regs[5] = 0x69b51b07, opcode= 0x01
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12c6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12c9: mov_imm:
	regs[5] = 0xba8ccd7e, opcode= 0x01
0x12cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12d2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x12e1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12ed: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12f0: mov_imm:
	regs[5] = 0xdcfc6513, opcode= 0x01
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x09
0x130e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1311: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1323: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x09
0x132c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x132f: mov_imm:
	regs[5] = 0x65d7c9d3, opcode= 0x01
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x09
0x133b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x133e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1341: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x09
0x134a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x134d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x135c: mov_imm:
	regs[5] = 0x4e1b3077, opcode= 0x01
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1365: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x09
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1395: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x09
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13a7: mov_imm:
	regs[5] = 0x127a1737, opcode= 0x01
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13bc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x13bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13d7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13e0: mov_imm:
	regs[5] = 0xdfb89096, opcode= 0x01
0x13e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13e9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13ec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x13f2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x13f8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x13fb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x13fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1401: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x09
0x140a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x140d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1416: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1419: mov_imm:
	regs[5] = 0x8ead1069, opcode= 0x01
0x141f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1422: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1428: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x142b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1437: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x143a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x143d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1440: mov_imm:
	regs[5] = 0x9f1aebcf, opcode= 0x01
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x09
0x144c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x144f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x145e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1479: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x147c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1485: mov_imm:
	regs[5] = 0x90abf56c, opcode= 0x01
0x148b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1497: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x149a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x149d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14b8: mov_imm:
	regs[5] = 0x87e02eeb, opcode= 0x01
0x14be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14df: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14fa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1503: mov_imm:
	regs[5] = 0xd68cf575, opcode= 0x01
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1521: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1524: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x09
0x152d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1530: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1533: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1536: mov_imm:
	regs[5] = 0x8e01ad6d, opcode= 0x01
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1542: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1545: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x09
0x154e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1563: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1566: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x156c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x156f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1572: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1575: mov_imm:
	regs[5] = 0xda7c8764, opcode= 0x01
0x157b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1584: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1587: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x158a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x158d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1590: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1599: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15a5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x15a8: mov_imm:
	regs[5] = 0x20f4e0d9, opcode= 0x01
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x15ba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x15c0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15ed: mov_imm:
	regs[5] = 0x8af9ddf3, opcode= 0x01
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1608: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1611: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x09
0x161a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1626: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1629: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x162c: mov_imm:
	regs[5] = 0xedb20b42, opcode= 0x01
0x1632: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1635: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1638: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1644: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x164a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x164d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1650: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1653: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1656: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1659: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x165c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x165f: mov_imm:
	regs[5] = 0xb1a4654, opcode= 0x01
0x1665: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1668: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x166b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1683: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1686: mov_imm:
	regs[5] = 0xabc198f1, opcode= 0x01
0x168c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x09
0x169e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x16a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x16ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16bc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16c8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16cb: mov_imm:
	regs[5] = 0xff0cea14, opcode= 0x01
0x16d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16da: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16e3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16e9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f2: mov_imm:
	regs[5] = 0x8f232e1, opcode= 0x01
0x16f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16fb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x09
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x172b: mov_imm:
	regs[5] = 0x282bbc44, opcode= 0x01
0x1731: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x09
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x174f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1752: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1755: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1758: mov_imm:
	regs[5] = 0x94f95750, opcode= 0x01
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1791: mov_imm:
	regs[5] = 0xe6960ab7, opcode= 0x01
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x09
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17c4: mov_imm:
	regs[5] = 0x81fc3bbf, opcode= 0x01
0x17ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17f4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17fa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17fd: mov_imm:
	regs[5] = 0xe735684e, opcode= 0x01
0x1803: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1806: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1809: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x180c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x180f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1812: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1815: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1818: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x181b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1824: mov_imm:
	regs[5] = 0x3a52a832, opcode= 0x01
0x182a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x182d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1830: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x09
0x183c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1842: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x09
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1857: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1869: mov_imm:
	regs[5] = 0x63f53cd7, opcode= 0x01
0x186f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1872: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x187e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1881: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x09
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1893: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1899: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18a2: mov_imm:
	regs[5] = 0x6e7e137a, opcode= 0x01
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18b1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18de: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x18e7: mov_imm:
	regs[5] = 0x7abe7ab9, opcode= 0x01
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x18f3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x18f6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x18f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18ff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1902: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1905: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x09
0x190e: mov_imm:
	regs[5] = 0x7c76eeb1, opcode= 0x01
0x1914: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x09
0x191d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1920: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1926: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x192c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x192f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1932: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1935: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x09
0x193e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1941: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x09
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1953: mov_imm:
	regs[5] = 0x4eb0085f, opcode= 0x01
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1962: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x09
0x196b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x196e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1971: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1974: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1977: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x197a: mov_imm:
	regs[5] = 0x165b8305, opcode= 0x01
0x1980: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1983: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x09
0x198c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19b0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19b3: mov_imm:
	regs[5] = 0x3dd7c1a4, opcode= 0x01
0x19b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x19cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19d7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e0: mov_imm:
	regs[5] = 0x4e82afed, opcode= 0x01
0x19e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19e9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x19ec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x19f2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a07: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a22: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a25: mov_imm:
	regs[5] = 0x3d239625, opcode= 0x01
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a34: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a3d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a40: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a4f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a55: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a58: mov_imm:
	regs[5] = 0x423004e3, opcode= 0x01
0x1a5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a61: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a64: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a70: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a73: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a7c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a82: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a85: mov_imm:
	regs[5] = 0x82329b55, opcode= 0x01
0x1a8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a8e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a97: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aa0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1aa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1aa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1aa9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aaf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ab2: mov_imm:
	regs[5] = 0x5cf38b, opcode= 0x01
0x1ab8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1abb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1abe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aca: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ad0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ad9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1adc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1adf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ae2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aeb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aee: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1af7: mov_imm:
	regs[5] = 0xffd84308, opcode= 0x01
0x1afd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b00: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b03: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b06: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b0f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b1b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b24: mov_imm:
	regs[5] = 0xceae6e21, opcode= 0x01
0x1b2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b2d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b30: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b36: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b3c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b45: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b54: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b5a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b5d: mov_imm:
	regs[5] = 0x969e6df3, opcode= 0x01
0x1b63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b66: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b69: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b6c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b75: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b7b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b7e: mov_imm:
	regs[5] = 0x82545bd3, opcode= 0x01
0x1b84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b8a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b90: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b96: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b9f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ba2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bae: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bbd: mov_imm:
	regs[5] = 0x83c96bb7, opcode= 0x01
0x1bc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bc6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1bc9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bd2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1bd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1be4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1be7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1bea: mov_imm:
	regs[5] = 0x19beb43b, opcode= 0x01
0x1bf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bf9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c08: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c0e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c11: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c20: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c2f: mov_imm:
	regs[5] = 0xdb6f8760, opcode= 0x01
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c3e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c4d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c53: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c5c: mov_imm:
	regs[5] = 0x870a7601, opcode= 0x01
0x1c62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c68: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c6e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c74: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c98: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c9b: mov_imm:
	regs[5] = 0x9d31f397, opcode= 0x01
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1caa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cb3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1cb6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1cb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cc5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ccb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cce: mov_imm:
	regs[5] = 0x60efefe5, opcode= 0x01
0x1cd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cd7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1cda: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ce0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ce6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ce9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1cec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cfe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d01: mov_imm:
	regs[5] = 0x1ba84320, opcode= 0x01
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d0a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d0d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d10: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d2e: mov_imm:
	regs[5] = 0x7831dd00, opcode= 0x01
0x1d34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d46: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d4c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d4f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d5e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d61: mov_imm:
	regs[5] = 0x277b4177, opcode= 0x01
0x1d67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d6a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d6d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d7f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d94: mov_imm:
	regs[5] = 0x4fcae386, opcode= 0x01
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1dac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1db8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1dbb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1dd0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dd6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ddf: mov_imm:
	regs[5] = 0x1404a1f5, opcode= 0x01
0x1de5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e03: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e0c: mov_imm:
	regs[5] = 0x66d4c1f1, opcode= 0x01
0x1e12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e1b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e1e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e2a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e30: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e33: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e3c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e42: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e4b: mov_imm:
	regs[5] = 0xfa618d42, opcode= 0x01
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e5a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e5d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e60: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e7e: mov_imm:
	regs[5] = 0x143e007e, opcode= 0x01
0x1e84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e99: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ea5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eba: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ec3: mov_imm:
	regs[5] = 0x39010d1e, opcode= 0x01
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ecf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ed2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ed5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ed8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1edb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ee7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ef0: mov_imm:
	regs[5] = 0xbe2324c9, opcode= 0x01
0x1ef6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eff: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f0e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f17: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f26: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f3b: mov_imm:
	regs[5] = 0x818febaf, opcode= 0x01
0x1f41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f4a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f53: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f56: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f5f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f65: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f68: mov_imm:
	regs[5] = 0x883d5b3f, opcode= 0x01
0x1f6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f71: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f74: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f7a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f80: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f83: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f8c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f92: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f95: mov_imm:
	regs[5] = 0xdb20c998, opcode= 0x01
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fa1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fa4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fa7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1faa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1fb9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fbf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1fc2: mov_imm:
	regs[5] = 0xface0b0b, opcode= 0x01
0x1fc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fcb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fd4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1fda: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fe6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1fe9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1fec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ff2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ff5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ff8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ffb: mov_imm:
	regs[5] = 0x7eb4038f, opcode= 0x01
0x2001: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2004: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2022: mov_imm:
	regs[5] = 0xb010678f, opcode= 0x01
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x09
0x202e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2031: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x203a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2040: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x09
0x204c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2058: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2067: mov_imm:
	regs[5] = 0x4a754f8f, opcode= 0x01
0x206d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2082: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2085: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2091: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2094: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x09
0x209d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20a0: mov_imm:
	regs[5] = 0x245e85f6, opcode= 0x01
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20ac: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x20b2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x20c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20d0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20e2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20eb: mov_imm:
	regs[5] = 0xa95bdf9f, opcode= 0x01
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20f4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20fd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2100: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2103: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2106: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x210f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2112: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2115: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2118: mov_imm:
	regs[5] = 0x53b968e5, opcode= 0x01
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2124: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x212a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2130: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2133: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2136: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2139: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x213c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x213f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2142: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x09
0x214b: mov_imm:
	regs[5] = 0x8b6bc3b7, opcode= 0x01
0x2151: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2154: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x09
0x215d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2166: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2169: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2172: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x09
0x217b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2184: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x09
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2190: mov_imm:
	regs[5] = 0x4a3b7d4f, opcode= 0x01
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x219f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x21ae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x21b4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d5: mov_imm:
	regs[5] = 0x5bc377ef, opcode= 0x01
0x21db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21f3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x21fc: mov_imm:
	regs[5] = 0x836a5979, opcode= 0x01
0x2202: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2205: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2208: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x220e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2214: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2217: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x221a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x221d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2220: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2223: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x09
0x222c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x222f: mov_imm:
	regs[5] = 0x7e90307, opcode= 0x01
0x2235: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2238: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x223b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x223e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x09
0x224a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2253: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x09
0x225c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2265: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x09
0x226e: mov_imm:
	regs[5] = 0xbb4209c4, opcode= 0x01
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x09
0x227a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x227d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2280: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2286: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x228c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x228f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2292: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2295: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2298: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x229b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x229e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22a1: mov_imm:
	regs[5] = 0x708ea4f1, opcode= 0x01
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22aa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22ad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x22b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22c8: mov_imm:
	regs[5] = 0x15a45ded, opcode= 0x01
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22d7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x22da: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x22e0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x22e6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22fe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2301: mov_imm:
	regs[5] = 0x13085596, opcode= 0x01
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x09
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2313: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2316: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x231f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2322: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x09
0x232b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2334: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2337: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2340: mov_imm:
	regs[5] = 0x2789254a, opcode= 0x01
0x2346: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2349: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x234c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2352: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2358: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2361: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2364: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2367: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x236a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2373: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2376: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2379: mov_imm:
	regs[5] = 0xb66fec4e, opcode= 0x01
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x239a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x23a6: mov_imm:
	regs[5] = 0xf84e0ac5, opcode= 0x01
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23bb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23d3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23fd: mov_imm:
	regs[5] = 0x54546a51, opcode= 0x01
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2406: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2409: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x240c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2415: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x09
0x241e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2427: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x242a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x242d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2430: mov_imm:
	regs[5] = 0x1ad53d0f, opcode= 0x01
0x2436: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x243f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2442: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2448: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x244e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2451: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2454: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2457: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2460: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2463: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2469: mov_imm:
	regs[5] = 0xe707ae8b, opcode= 0x01
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x248a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x248d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2496: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2499: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x249c: mov_imm:
	regs[5] = 0x7e4b6872, opcode= 0x01
0x24a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x24ae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x24b4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x24b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24d2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x24d5: mov_imm:
	regs[5] = 0x6d827805, opcode= 0x01
0x24db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24ff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2502: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2505: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x09
0x250e: mov_imm:
	regs[5] = 0x318673c3, opcode= 0x01
0x2514: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x09
0x251d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2520: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x09
0x252c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2532: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x09
0x253b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x253e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2541: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2544: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2547: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2550: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2553: mov_imm:
	regs[5] = 0xe0220a3e, opcode= 0x01
0x2559: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x255f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x09
0x256b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x256e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2571: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2574: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2577: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x257a: mov_imm:
	regs[5] = 0x1270bc29, opcode= 0x01
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2586: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2589: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x258c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2592: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2598: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x259e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25a4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25b0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x25b3: mov_imm:
	regs[5] = 0xf072925e, opcode= 0x01
0x25b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25bc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25cb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25d1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25d4: mov_imm:
	regs[5] = 0x5aca3cae, opcode= 0x01
0x25da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25e3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25ec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x25f2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x09
0x261c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x261f: mov_imm:
	regs[5] = 0x4910152f, opcode= 0x01
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x09
0x262b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2634: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2637: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x263a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x263d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2646: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2652: mov_imm:
	regs[5] = 0xe68088d6, opcode= 0x01
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2661: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x09
0x266a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2670: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2676: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2679: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x267c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x267f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2682: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2685: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2688: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2691: mov_imm:
	regs[5] = 0x77a0088, opcode= 0x01
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x09
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x26a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x26ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x26af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26bb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26be: mov_imm:
	regs[5] = 0x38f8df87, opcode= 0x01
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x26ee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2700: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2703: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2706: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2709: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2712: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2715: mov_imm:
	regs[5] = 0x9d77d52d, opcode= 0x01
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2724: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2727: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2733: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2736: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2739: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2742: mov_imm:
	regs[5] = 0xb4ef3a17, opcode= 0x01
0x2748: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x09
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2775: mov_imm:
	regs[5] = 0xa4626491, opcode= 0x01
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x277e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2781: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2784: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2787: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x278a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x278d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2790: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2793: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2796: mov_imm:
	regs[5] = 0x7742334e, opcode= 0x01
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27a8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x27ba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x27bd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27c6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27d2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x27d5: mov_imm:
	regs[5] = 0xe9abdb7b, opcode= 0x01
0x27db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x27ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x27ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27f3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27f9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x27fc: mov_imm:
	regs[5] = 0x9840911f, opcode= 0x01
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2808: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x280b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2814: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x281a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2820: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2823: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2826: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2829: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2832: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2835: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2838: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x283b: mov_imm:
	regs[5] = 0x10d9e53b, opcode= 0x01
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2847: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2850: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2853: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2856: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2859: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x285c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x285f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2862: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x09
0x286b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x286e: mov_imm:
	regs[5] = 0xb3ad2f66, opcode= 0x01
0x2874: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2877: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x287a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2880: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x09
0x288c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2895: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2898: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28a4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28b0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28b3: mov_imm:
	regs[5] = 0x821f7b52, opcode= 0x01
0x28b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28cb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28ce: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28dd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x28f2: mov_imm:
	regs[5] = 0x6b4da65b, opcode= 0x01
0x28f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28fb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28fe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x09
0x290a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2916: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2925: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x09
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2931: mov_imm:
	regs[5] = 0xe2fb5489, opcode= 0x01
0x2937: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2940: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2943: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x09
0x294c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x294f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2952: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2955: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2958: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x295b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x295e: mov_imm:
	regs[5] = 0x896ceaa7, opcode= 0x01
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x09
0x296a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2970: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2976: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x297c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x09
0x298b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x298e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2991: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x09
0x299a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x299d: mov_imm:
	regs[5] = 0xc8f8b32a, opcode= 0x01
0x29a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29b2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x29b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29bb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x29d0: mov_imm:
	regs[5] = 0x291cd610, opcode= 0x01
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x29e2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x29e8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x29ee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x29f1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x29f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29fa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a00: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a09: mov_imm:
	regs[5] = 0x58cb06ae, opcode= 0x01
0x2a10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a18: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a21: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a24: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a33: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a39: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a3c: mov_imm:
	regs[5] = 0xdddbadb9, opcode= 0x01
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a54: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a5a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a66: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a69: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a78: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a84: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a87: mov_imm:
	regs[5] = 0x490957d3, opcode= 0x01
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a9f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2aa2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2aa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ab1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ab4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2abd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ac0: mov_imm:
	regs[5] = 0xf7bb4d7f, opcode= 0x01
0x2ac6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2aca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2acf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ad8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ade: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2af3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2af6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2af9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2afc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2aff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b02: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b0b: mov_imm:
	regs[5] = 0xfbdd763b, opcode= 0x01
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b1a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b44: mov_imm:
	regs[5] = 0xdf7755b2, opcode= 0x01
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2b5c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b5f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b74: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b86: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b89: mov_imm:
	regs[5] = 0x3d4516f2, opcode= 0x01
0x2b8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b98: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b9b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b9e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ba1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ba4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ba7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bb3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2bb6: mov_imm:
	regs[5] = 0x6b9297f0, opcode= 0x01
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bbf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bce: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2bd4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2bd7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2be3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bf2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2bf5: mov_imm:
	regs[5] = 0xf15ccc08, opcode= 0x01
0x2bfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bfe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c07: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c10: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c19: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c1f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c28: mov_imm:
	regs[5] = 0x8bc8b03c, opcode= 0x01
0x2c2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c31: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c34: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c46: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c49: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c5e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c61: mov_imm:
	regs[5] = 0xf24f09ad, opcode= 0x01
0x2c67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c6a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c6d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c7f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c85: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c88: mov_imm:
	regs[5] = 0xa0e5fe76, opcode= 0x01
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c97: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ca0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ca6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2cac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cb5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cd6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cdf: mov_imm:
	regs[5] = 0x55100717, opcode= 0x01
0x2ce5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ce8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cf1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2cf4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2cf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d06: mov_imm:
	regs[5] = 0x719c6fb3, opcode= 0x01
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d0f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d2d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d3c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d48: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d4b: mov_imm:
	regs[5] = 0x8a36f27, opcode= 0x01
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d60: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d63: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d66: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d6f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d78: mov_imm:
	regs[5] = 0xe9628ca3, opcode= 0x01
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d81: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d84: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d8a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d90: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d93: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2da2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2da5: mov_imm:
	regs[5] = 0xaff5f75a, opcode= 0x01
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2db1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2db4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2db7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2dcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dcf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2dd2: mov_imm:
	regs[5] = 0x64428b71, opcode= 0x01
0x2dd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ddb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2dde: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2de4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2dea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ded: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2df0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e02: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e0e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e11: mov_imm:
	regs[5] = 0x5dd86aff, opcode= 0x01
0x2e17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e1a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e3e: mov_imm:
	regs[5] = 0x7c32987a, opcode= 0x01
0x2e44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e4a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e50: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e56: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e68: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e74: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e77: mov_imm:
	regs[5] = 0x8152e0ed, opcode= 0x01
0x2e7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea4: mov_imm:
	regs[5] = 0x3c154d6a, opcode= 0x01
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ead: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2eb0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ebf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ed7: mov_imm:
	regs[5] = 0xd648c0f1, opcode= 0x01
0x2edd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ee0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ee6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ef2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ef5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ef8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f01: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f04: mov_imm:
	regs[5] = 0xe20a29c4, opcode= 0x01
0x2f0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f0d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f10: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f16: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f1c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f2e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f37: mov_imm:
	regs[5] = 0xb20b478a, opcode= 0x01
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f49: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f4c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f61: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f6a: mov_imm:
	regs[5] = 0x898406fc, opcode= 0x01
0x2f70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f73: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f76: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f7c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f82: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f85: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f94: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fa0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2fa3: mov_imm:
	regs[5] = 0xaa0f1ff1, opcode= 0x01
0x2fa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2faf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2fb2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2fb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2fc1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fc7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2fca: mov_imm:
	regs[5] = 0xacdcf484, opcode= 0x01
0x2fd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fd3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2fd6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fe2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2fe8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2feb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2fee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ff1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ffa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ffd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3000: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3009: mov_imm:
	regs[5] = 0xe550c327, opcode= 0x01
0x300f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3012: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x09
0x301b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x301e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3021: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3024: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3027: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x302a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x302d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3030: mov_imm:
	regs[5] = 0xa1aafb74, opcode= 0x01
0x3036: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3039: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x303c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3042: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x09
0x304e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3051: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x09
0x305a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x305d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3060: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3063: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3066: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3069: mov_imm:
	regs[5] = 0x343a9791, opcode= 0x01
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3075: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3078: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3081: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3084: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x09
0x308d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3090: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3099: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x309c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x309f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x30a2: mov_imm:
	regs[5] = 0x90e14a08, opcode= 0x01
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x30cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x30d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30d8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30e7: mov_imm:
	regs[5] = 0xa3970be5, opcode= 0x01
0x30ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30f3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x09
0x310b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x310e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3117: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x311a: mov_imm:
	regs[5] = 0xb97ae1b6, opcode= 0x01
0x3120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3126: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x312c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3132: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3138: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x313b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x313e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3141: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x09
0x314d: mov_imm:
	regs[5] = 0xd2e4f66c, opcode= 0x01
0x3153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3156: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x315f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3162: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3165: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3168: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x316b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x316e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3171: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3174: mov_imm:
	regs[5] = 0xe2bc308e, opcode= 0x01
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x318f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3192: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x31a1: mov_imm:
	regs[5] = 0xd4b81ce0, opcode= 0x01
0x31a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x31ad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x31b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31c8: mov_imm:
	regs[5] = 0x929ad750, opcode= 0x01
0x31ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31e6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3201: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x09
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x320d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3210: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3213: mov_imm:
	regs[5] = 0xf33b154a, opcode= 0x01
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x321f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3228: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x322b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x322e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3231: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3234: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3237: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x323a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x323d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3240: mov_imm:
	regs[5] = 0xe570f509, opcode= 0x01
0x3246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3249: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3258: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3267: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x326a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3270: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3285: mov_imm:
	regs[5] = 0xba582c03, opcode= 0x01
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x328e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32a0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x32a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32af: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32b5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x32b8: mov_imm:
	regs[5] = 0x334f2942, opcode= 0x01
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32c7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32ca: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x32dc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x32df: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32fa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3303: mov_imm:
	regs[5] = 0x9d0b76a7, opcode= 0x01
0x3309: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x330c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x330f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3312: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x331b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x331e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x332a: mov_imm:
	regs[5] = 0xd56b1002, opcode= 0x01
0x3330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3333: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3336: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3342: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3348: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x334b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x335d: mov_imm:
	regs[5] = 0xbce243c, opcode= 0x01
0x3363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x09
0x336c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x336f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3372: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x09
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3387: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x338a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x338d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3390: mov_imm:
	regs[5] = 0xf4e1ec57, opcode= 0x01
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x09
0x339c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x339f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x33a2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x33ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x33ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33c6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33c9: mov_imm:
	regs[5] = 0x4eb3b720, opcode= 0x01
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33d8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x33db: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33ed: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x33fc: mov_imm:
	regs[5] = 0xfd5889cd, opcode= 0x01
0x3402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3414: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x341d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3432: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x09
0x343e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3441: mov_imm:
	regs[5] = 0x61a0d5a4, opcode= 0x01
0x3447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x344a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3450: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x345c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x345f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x09
0x347a: mov_imm:
	regs[5] = 0x31b5a68a, opcode= 0x01
0x3480: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3483: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3486: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x348c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3492: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3495: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x09
0x349e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34b9: mov_imm:
	regs[5] = 0x879df0cb, opcode= 0x01
0x34bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34c8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34cb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x34ce: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34d7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x34e0: mov_imm:
	regs[5] = 0x1270d436, opcode= 0x01
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x34fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x09
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3516: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x351c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x351f: mov_imm:
	regs[5] = 0x6f4d96c, opcode= 0x01
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x09
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3537: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x353a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3558: mov_imm:
	regs[5] = 0xc9106156, opcode= 0x01
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3570: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3585: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x358b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x358e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3591: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3594: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3597: mov_imm:
	regs[5] = 0xd25e05b9, opcode= 0x01
0x359d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35a0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35c1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35c4: mov_imm:
	regs[5] = 0x88c1ceb8, opcode= 0x01
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35eb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3606: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x360f: mov_imm:
	regs[5] = 0xd0ee321c, opcode= 0x01
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x09
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x363c: mov_imm:
	regs[5] = 0xa33038bc, opcode= 0x01
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x364b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x364e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x09
0x365a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3660: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3663: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x367b: mov_imm:
	regs[5] = 0xda864264, opcode= 0x01
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x368a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x368d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3690: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x369c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36a8: mov_imm:
	regs[5] = 0xca054380, opcode= 0x01
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x36ba: mov_imm:
	regs[30] = 0x8bfd245, opcode= 0x01
0x36c0: mov_imm:
	regs[31] = 0x4a41de31, opcode= 0x01
0x36c6: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36cf: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
