 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 16:41:19 2025
****************************************

Operating Conditions: nom_1.20V_25C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: sa31_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa12_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.05       0.05
  sa31_reg[2]/CP (HS65_LSS_DFPQNX18)       0.00       0.05 r
  sa31_reg[2]/QN (HS65_LSS_DFPQNX18)       0.16       0.21 r
  U16649/Z (HS65_LS_IVX18)                 0.02       0.23 f
  U9506/Z (HS65_LS_AND2X27)                0.05       0.27 f
  U16339/Z (HS65_LS_NAND2X29)              0.03       0.31 r
  U13896/Z (HS65_LS_AND2X18)               0.05       0.36 r
  U16444/Z (HS65_LS_AO12X9)                0.05       0.41 r
  U19135/Z (HS65_LS_CB4I1X18)              0.06       0.47 r
  U12056/Z (HS65_LS_OAI212X5)              0.05       0.52 f
  U12055/Z (HS65_LS_NOR2X13)               0.04       0.56 r
  U15470/Z (HS65_LS_AND3X18)               0.06       0.62 r
  U13534/Z (HS65_LS_NAND4ABX19)            0.03       0.65 f
  U14425/Z (HS65_LS_NOR3X18)               0.04       0.68 r
  U9303/Z (HS65_LS_AND2X27)                0.05       0.73 r
  U9302/Z (HS65_LS_AND4X25)                0.05       0.78 r
  U11147/Z (HS65_LS_NAND3AX25)             0.03       0.81 f
  U8418/Z (HS65_LS_IVX31)                  0.03       0.83 r
  U11288/Z (HS65_LS_NAND2X14)              0.03       0.86 f
  U8412/Z (HS65_LS_NAND2X29)               0.02       0.88 r
  U10551/Z (HS65_LS_XNOR2X18)              0.06       0.94 f
  U18378/Z (HS65_LS_NAND2X14)              0.02       0.96 r
  U13884/Z (HS65_LS_NAND2X14)              0.02       0.98 f
  U18250/Z (HS65_LS_XNOR2X18)              0.05       1.03 f
  U19057/Z (HS65_LS_MUX21I1X12)            0.02       1.05 r
  sa12_reg[6]/D (HS65_LSS_DFPQNX18)        0.00       1.05 r
  data arrival time                                   1.05

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.05       1.05
  clock uncertainty                       -0.05       1.00
  sa12_reg[6]/CP (HS65_LSS_DFPQNX18)       0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


1
