// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/*
 * Copyright (C) 2023 rengaomin@allwinnertech.com
 */

/memreserve/ 0x80fc0000 0x40000; /* opensbi */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/gpio/sun4i-gpio.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/clock/sun300iw1-aon-ccu.h>
#include <dt-bindings/clock/sun300iw1-app-ccu.h>
#include <dt-bindings/reset/sun300iw1-app-ccu.h>
#include <dt-bindings/reset/sun300iw1-prcm-ccu.h>
#include <dt-bindings/spi/sunxi-spi.h>
#include <dt-bindings/gpio/sun300iw1-share-irq-dt.h>
#include <dt-bindings/amp-timestamp/amp-timestamp-dt.h>
#include "sun300iw1p1-vf.dtsi"

/ {
	model = "sun300iw1p1";
	#address-cells = <2>;
	#size-cells = <2>;

	memory {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x04000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x1000000>;
			alignment = <0x0 0x2000>;
			linux,cma-default;
		};

		efuse_ram_reserved: efuse_ram@80ffff00 {
			reg = <0x0 0x80FFFF00 0x0 0x100>;
			no-map;
		};

	};

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		twi0 = &twi0;
		twi1 = &twi1;
		twi2 = &twi2;
		gpadc0 = &gpadc0;
		spi0 = &spi0;
		spi1 = &spi1;
		spi2 = &spi2;
		spif0 = &spif0;
		gmac0 = &gmac0;
		soc_pmu0 = &soc_pmu0;
		pwm0 = &pwm0;
	};

	chosen {
		bootargs = "earlyprintk=sunxi-uart,0x42500000 loglevel=8 initcall_debug=1 console=ttyAS0 init=/init";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <40000000>;

		cpu0: cpu@0 {
			compatible = "riscv";
			reg = <0>;
			device_type = "cpu";
			riscv,isa = "rv32i2p0m2p0a2p0f2p0d2p0c2p0xv5-0p0";
			enable-method = "psci";
			capacity-dmips-mhz = <523>;
			i-cache-size = <0x4000>;
			i-cache-line-size = <0x40>;
			d-cache-size = <0x4000>;
			d-cache-line-size = <0x40>;
			next-level-cache = <0x1>;
			clocks = <&aon_ccu CLK_A27L2>;
			clock-latency = <2000000>;
			operating-points-v2 = <&cpu_opp_table_vf0_1>;
			#cooling-cells = <2>;
			dynamic-power-coefficient = <142>;
			status = "okay";

			cpu0_intc: interrupt-controller {
				#interrupt-cells = <0x1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};

	andes_pmu: pmu {
		compatible = "riscv,andes-pmu";
		status = "okay";
	};

	thermal-zones {
		cpu_thermal_zone: cpu_thermal_zone {
			polling-delay-passive = <500>;
			polling-delay = <1000>;
			thermal-sensors = <&ths 0>;
			sustainable-power = <68>;

			cpu_trips: trips {
				cpu_threshold: trip-point@0 {
					temperature = <70000>;
					type = "passive";
					hysteresis = <0>;
				};
				cpu_target: trip-point@1 {
					temperature = <90000>;
					type = "passive";
					hysteresis = <0>;
				};
				cpu_crit: cpu_crit@0 {
					temperature = <110000>;
					type = "critical";
					hysteresis = <0>;
				};
			};

			cooling-maps {
				map0 {
					trip = <&cpu_target>;
					cooling-device = <&cpu0
					THERMAL_NO_LIMIT
					THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
			};
		};

		ve_thermal_zone: ve_thermal_zone {
			polling-delay-passive = <1000>;
			polling-delay = <10000>;
			thermal-sensors = <&ths 1>;
		};
	};

	l2-cache@49000000 {
		compatible = "cache";
		reg = <0x0 0x49000000 0x0 0x300>;
		cache-level = <0x2>;
		cache-size = <0x20000>;
		andes,inst-prefetch = <0x3>;
		andes,data-prefetch = <0x3>;
		andes,tag-ram-ctl = <0x0 0x0>;
		andes,data-ram-ctl = <0x0 0x0>;
	};

	/* This is a virtual clk, for gpio use only */
	losc: losc_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <32000>;
		clock-output-names = "losc";
	};

	dcxo24M: dcxo24M_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <24000000>;
		clock-output-names = "dcxo24M";
	};

	dcxo40M: dcxo40M_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <40000000>;
		clock-output-names = "dcxo40M";
	};

	mbus0: mbus-controller@43102000 {
		compatible = "allwinner,generic-mbus";
		reg = <0x0 0x43102000 0x0 0x1000>;
		#mbus-cells = <1>;
		status = "okay";
		master_pmu_names = "pmu_cpuddr", "pmu_riscv_sys", "pmu_mahb_ddr",
		"pmu_dma_ddr", "pmu_ve_ddr", "pmu_csi_ddr", "pmu_isp_sys",
		"pmu_g2d_ddr", "pmu_de_ddr", "pmu_othddr", "pmu_totddr";
		master_pmu_idxs =<0 1 2 3 5 7 8 9 10 14 15>;
		master_port_idxs = <0 2 3 4 11 12 13 16 23 39>;
	};

	soc: soc@2002000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		device_type = "soc";

		plic0: interrupt-controller@48000000 {
			compatible = "riscv,plic0";
			#address-cells = <0x2>;
			#interrupt-cells = <0x2>;
			interrupt-controller;
			reg = <0x0 0x48000000 0x0 0x400000>;
			riscv,ndev = <0xBB>;
			//interrupts-extended = <0x2 0xb 0x2 0x9>;
			interrupts-extended = <&cpu0_intc 0xb &cpu0_intc 0x9>;
		};

		aon_ccu: aon_ccu@4a010000{
			compatible = "allwinner,sun300iw1-aon-ccu";
			reg = <0x0 0x4a010000 0x0 0x600>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			/*
			* for example:
			* sdm_info: sdm_info {
			* 	pll-video-4x {
			*      		sdm-enable = <1>; // required
			*      		sdm-factor = <4>; // required
			*      		freq-mod   = <TR_N>; // optional: default TR_N
			*      		sdm-freq   = <FREQ_32>; // optional: default FREQ_31_5
			* 	};
			* };
			*/
		};

		ccu: ccu@42001000{
			compatible = "allwinner,sun300iw1-app-ccu";
			reg = <0x0 0x42001000 0x0 0x100>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		prcm_ccu: prcm_ccu@4a000000{
			compatible = "allwinner,sun300iw1-prcm-ccu";
			reg = <0x0 0x4a000000 0x0 0x40>;
			sysrtc_reg = <0x0 0x4a000c00 0x0 0x10>;
			clocks = <&aon_ccu CLK_DCXO>;
			clock-names = "hosc";
			extern_32k = "disabled";
			extern_fre = <32768>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		soc_timer0: timer@43008000 {
			compatible = "allwinner,hstimer-v100";
			device_type = "soc_timer";
			reg = <0x0 0x43008000 0x0 0x400>;
			interrupts-extended = <&plic0 56 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&dcxo24M>, <&ccu CLK_HSTIMER>;
			clock-names = "parent", "bus";
			resets = <&ccu RST_BUS_HSTIMER>;
		};

		pio: pinctrl@42000000 {
			compatible = "allwinner,sun300iw1-pinctrl";
			reg = <0x0 0x42000000 0x0 0x500>;
			interrupts-extended = <&plic0 68 IRQ_TYPE_LEVEL_HIGH>,
				   <&plic0 72 IRQ_TYPE_LEVEL_HIGH>,
				   <&plic0 74 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_APB0>, <&aon_ccu CLK_DCXO>,  <&losc>;
			clock-names = "apb", "hosc", "losc";
			device_type = "pio";
			gpio-controller;
			interrupt-controller;
			#interrupt-cells = <3>;
			#address-cells = <0>;
			#gpio-cells = <3>;

			sdc0_pins_a: sdc0@0 {
				pins = "PC0", "PC1", "PC2",
						"PC3", "PC4", "PC5";
				function = "sdc0";
				allwinner,drive = <3>;
				bias-pull-up;
			};

			sdc0_pins_b: sdc0@1 {
				pins = "PC0", "PC1", "PC2",
						"PC3", "PC4", "PC5";
				function = "sdc0";
				allwinner,drive = <3>;
				bias-pull-up;
			};

			sdc0_pins_c: sdc0@2 {
				pins = "PC0", "PC1", "PC2",
						"PC3", "PC4", "PC5";
				function = "gpio_in";
			};

			sdc1_pins_a: sdc1@0 {
				pins = "PD1", "PD2", "PD3",
						"PD4", "PD5", "PD6";
				function = "sdc1";
				allwinner,drive = <3>;
				bias-pull-up;
			};

			sdc1_pins_b: sdc1@1 {
				pins = "PD1", "PD2", "PD3",
						"PD4", "PD5", "PD6";
				function = "gpio_in";
			};

			csi_mclk0_pins_a: csi_mclk0@0 {
				pins = "PA1";
				function = "mipi";
				allwinner,drive = <0>;
			};

			csi_mclk0_pins_b: csi_mclk0@1 {
				pins = "PA1";
				function = "gpio_in";
			};

			csi_mclk1_pins_a: csi_mclk1@0 {
				pins = "PA2";
				function = "mipi";
				allwinner,drive = <0>;
			};

			csi_mclk1_pins_b: csi_mclk1@1 {
				pins = "PA2";
				function = "gpio_in";
			};

			ncsi_bt656_pins_a: ncsi_BT656@0 {
				pins = "PD1", "PD3", "PD4",
				"PD5", "PD6", "PD7", "PD8",
				"PD9", "PD10", "PD11", "PD12";
				function = "ncsi";
				allwinner,drive = <0>;
			};

			ncsi_bt656_pins_b: ncsi_BT656@1 {
				pins = "PD1", "PD3", "PD4",
				"PD5", "PD6", "PD7", "PD8",
				"PD9", "PD10", "PD11", "PD12";
				function = "gpio_in";
			};

			ncsi_bt1120_pins_a: ncsi_BT1120@0 {
				pins = "PD1", "PD3", "PD4",
				"PD5", "PD6", "PD7", "PD8",
				"PD9", "PD10", "PD11", "PD12",
				"PD13", "PD14", "PD15", "PD16",
				"PD17", "PD18", "PD19", "PD20";
				function = "ncsi";
				allwinner,drive = <0>;
			};

			ncsi_bt1120_pins_b: ncsi_BT1120@1 {
				pins = "PD1", "PD3", "PD4",
				"PD5", "PD6", "PD7", "PD8",
				"PD9", "PD10", "PD11", "PD12",
				"PD13", "PD14", "PD15", "PD16",
				"PD17", "PD18", "PD19", "PD20";
				function = "gpio_in";
			};

			mipia_pins_a: mipia@0 {
				pins = "PA5", "PA6", "PA7",
					"PA8";
				function = "mipia";
				allwinner,drive = <0>;

			};

			mipia_pins_b: mipia@1 {
				pins = "PA5", "PA6", "PA7",
					"PA8";
				function = "gpio_in";
			};

			mipib_pins_a: mipib@0 {
				pins = "PA11", "PA12", "PA9",
					"PA10";
				function = "mipib";
				allwinner,drive = <0>;
			};

			mipib_pins_b: mipib@1 {
				pins = "PA11", "PA12", "PA9",
					"PA10";
				function = "gpio_in";

			};

			mipib_2lane_pins_a: mipib_2lane@0 {
				pins = "PA11", "PA12", "PA9",
					"PA10";
				function = "mipib";
				allwinner,drive = <0>;
			};

			mipib_2lane_pins_b: mipib_2lane@1 {
				pins = "PA11", "PA12", "PA9",
					"PA10";
				function = "gpio_in";
			};

			test_pins_a: test_pins@0 {
				pins = "PC12", "PC13";
				function = "test";
				allwinner,drive = <0>;
				bias-pull-up;
			};

			test_pins_b: test_pins@1 {
				pins = "PC12", "PC13";
				function = "gpio_in";
			};

			rgb8_pins_a: serial_rgb@0 {
				pins = "PD1", "PD2", "PD3", "PD4",
					"PD5", "PD6", "PD7", "PD8";
				function = "lcd";
				allwinner,drive = <1>;
			};

			rgb8_pins_b: serial_rgb@1 {
				pins = "PD1", "PD2", "PD3", "PD4",
					"PD5", "PD6", "PD7", "PD8";
				function = "io_disabled";
			};

			rgb8_pins_ctl_a: serial_rgb_ctl@0 {
				pins = "PD9", "PD10", "PD11", "PD12";
				function = "lcds_ctl";
				allwinner,drive = <1>;
			};

			rgb8_pins_ctl_b: serial_rgb_ctl@1 {
				pins = "PD9", "PD10", "PD11", "PD12";
				function = "io_disabled";
			};
		};

		rtc_pio: pinctrl@42000540 {
			#address-cells = <1>;
			compatible = "allwinner,sun300iw1-rtc-pinctrl";
			reg = <0x0 0x42000540 0x0 0x100>;
			interrupts-extended = <&plic0 84 IRQ_TYPE_LEVEL_HIGH>; /* GPIOL */
			clocks = <&dcxo24M>;
			clock-names = "hosc";
			gpio-controller;
			#gpio-cells = <3>;
			interrupt-controller;
			#interrupt-cells = <3>;
		};

		ircut:ircut@42000358 {
			compatible = "allwinner,sun300iw1-ircut";
			reg = <0x0 0x42000358 0x0 0x0004>;
			reg-names = "ircut";
		};

		pinctrl_test: pinctrl_test@0 {
			reg = <0x0 0x0 0x0 0x0>;
			compatible = "allwinner,sunxi-pinctrl-test";
			device_type = "pinctrl-test";
			/* For pin state selecting test */
			pinctrl-0 = <&test_pins_a>;
			pinctrl-1 = <&test_pins_b>;
			pinctrl-names = "default", "sleep";
			/* For pin basic_function/irq test */
			test-gpios = <&pio PC 14 GPIO_ACTIVE_LOW>;
			suspend-gpios = <&pio PC 16 GPIO_ACTIVE_LOW>;  /* PA 0 0=in/1=out drive pull level */
			wakeup-source;
			interrupt-parent = <&pio>;
			interrupts = <PA 0 IRQ_TYPE_LEVEL_HIGH>;
		};

		dump_reg:dump_reg@2000000 {
			compatible = "allwinner,sunxi-dump-reg";
			reg = <0x0 0x0002000000 0x0 0x0004>;
		};

		uart0: uart@42500000 {
			compatible = "allwinner,uart-v100";
			device_type = "uart0";
			reg = <0x0 0x42500000 0x0 0x400>;
			interrupts-extended = <&plic0 3 IRQ_TYPE_LEVEL_HIGH>;
			sunxi,uart-fifosize = <64>;
			clocks = <&ccu CLK_UART0>;
			resets = <&ccu RST_BUS_UART0>;
			uart0_port = <0>;
			uart0_type = <2>;
			status = "okay";
		};

		uart1: uart@42500400 {
			compatible = "allwinner,uart-v100";
			device_type = "uart1";
			reg = <0x0 0x42500400 0x0 0x400>;
			interrupts-extended = <&plic0 4 IRQ_TYPE_LEVEL_HIGH>;
			sunxi,uart-fifosize = <128>;
			clocks = <&ccu CLK_UART1>;
			resets = <&ccu RST_BUS_UART1>;
			uart1_port = <1>;
			uart1_type = <4>;
			status = "disabled";
		};

		uart2: uart@42500800 {
			compatible = "allwinner,uart-v100";
			device_type = "uart2";
			reg = <0x0 0x42500800 0x0 0x400>;
			interrupts-extended = <&plic0 5 IRQ_TYPE_LEVEL_HIGH>;
			sunxi,uart-fifosize = <128>;
			clocks = <&ccu CLK_UART2>;
			resets = <&ccu RST_BUS_UART2>;
			uart2_port = <2>;
			uart2_type = <4>;
			status = "disabled";
		};

		uart3: uart@42500c00 {
			compatible = "allwinner,uart-v100";
			device_type = "uart3";
			reg = <0x0 0x42500c00 0x0 0x400>;
			interrupts-extended = <&plic0 6 IRQ_TYPE_LEVEL_HIGH>;
			sunxi,uart-fifosize = <128>;
			clocks = <&ccu CLK_UART3>;
			resets = <&ccu RST_BUS_UART3>;
			uart3_port = <3>;
			uart3_type = <4>;
			status = "disabled";
		};

		sid@43006000 {
			compatible = "allwinner,sunxi-sid";
			reg = <0x0 0x43006000 0 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			non-secure-maxoffset = <0xFF>;
			non-secure-maxlen = <0x61>;
			memory-region = <&efuse_ram_reserved>;

			secure_status {
				reg = <0x0 0>;
				offset = <0x24c>;
				size = <0x20>;
			};
			chipid {
				reg = <0x0 0>;
				offset = <0x200>;
				size = <0x10>;
			};
			rotpk {
				reg = <0x0 0>;
				offset = <0x140>;
				size = <0x20>;
			};
			ft_cp {
				reg = <0x0 0>;
				offset = <0x23C>;
				size = <0x4>;
			};
			wmac_sel {
				reg = <0x0 0>;
				offset = <0x3c>;
				size = <0x4>;
			};
			wmac {
				reg = <0x0 0>;
				offset = <0x40>;
				size = <0xc>;
			};
		};

		sram_ctrl: sram_ctrl@43000000 {
			compatible = "allwinner,sram_ctrl";
			reg = <0x0 0x43000000 0 0x184>;
			soc_ver {
				offset = <0x24>;
				mask = <0x7>;
				shift = <0>;
			};
		};

		ths: ths@42009400 {
			compatible = "allwinner,sun300iw1p1-ths";
			reg = <0x0 0x42009400 0x0 0x400>;
			clocks = <&ccu CLK_BUS_THS>,<&ccu CLK_GPADC0_24M>;
			clock-names = "bus","gpadc";
			resets = <&ccu RST_BUS_THS>;
			#thermal-sensor-cells = <1>;
		};

		cryptoengine: ce@43044000 {
			compatible = "allwinner,sunxi-ce";
			device_name = "ce";
			reg = <0x0 0x43044000 0x0 0x1000>;
			interrupts-extended = <&plic0 39 IRQ_TYPE_EDGE_RISING>;
			//clock-frequency = <200000000>; /* 200MHz */
			clocks = <&ccu CLK_CE>, <&ccu CLK_SS>, <&aon_ccu CLK_PLL_PERI_CKO_118M>;
			clock-names = "bus_ce", "ce_clk", "clk_src";
			resets = <&ccu RST_BUS_CE>;
			dmas = <&dma 53>, <&dma 53>;
			dma-names = "tx", "rx";
			status = "okay";
		};

		trng: trng@42059000 {
			compatible = "allwinner,sunxi-trng";
			device_name = "trng";
			reg = <0x0 0x42059000 0x0 0x50>;
			clocks = <&ccu CLK_TRNG>;
			clock-names = "trng_clk";
			resets = <&ccu RST_BUS_TRNG>;
			status = "okay";
		};

		dma:dma-controller@43002000 {
			compatible = "allwinner,dma-v108";
			reg = <0x0 0x43002000 0x0 0x1000>;
			interrupts-extended = <&plic0 51 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_SG_DMA>, <&ccu CLK_SGDMA>, <&ccu CLK_MBUS_DMA>;
			clock-names = "bus", "mbus-en", "mbus";
			dma-channels = <4>;
			dma-requests = <54>;
			resets = <&ccu RST_BUS_SGDMA>;
			#dma-cells = <1>;
			status = "okay";
		};

		ndma:ndma-controller@43001000 {
			compatible = "allwinner,ndma-v100";
			reg = <0x0 0x43001000 0x0 0x1000>;
			interrupts-extended = <&plic0 38 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_DMA>;
			clock-names = "bus";
			dma-channels = <8>;
			dma-requests = <54>;
			resets = <&ccu RST_BUS_DMA>;
			#dma-cells = <1>;
			status = "okay";
		};

		wdt: watchdog@4a001000 {
			compatible = "allwinner,wdt-v105";
			reg = <0x0 0x4a001000 0x0 0x20>;
			resets = <&prcm_ccu RST_RTC_WDG>;
		};

		pwm0: pwm@42000c00 {
			#pwm-cells = <0x3>;
			compatible = "allwinner,sunxi-pwm-v205";
			reg = <0x0 0x42000c00 0x0 0x400>;
			clocks = <&ccu CLK_PWM>, <&aon_ccu CLK_DCXO>;
			clock-names = "bus", "clk_hosc";
			resets = <&ccu RST_BUS_PWM>;
			interrupts-extended = <&plic0 19 IRQ_TYPE_LEVEL_HIGH>;
			pwm-number = <12>;
			pwm-base = <0x0>;
			sunxi-pwms = <&pwm0_0>, <&pwm0_1>, <&pwm0_2>, <&pwm0_3>, <&pwm0_4>,
					<&pwm0_5>, <&pwm0_6>, <&pwm0_7>, <&pwm0_8>,
					<&pwm0_9>, <&pwm0_10>, <&pwm0_11>;
			status = "okay";
		};

		pwm0_0: pwm0@42000c10 {
			compatible = "allwinner,sunxi-pwm0";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c10 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_1: pwm0@42000c11 {
			compatible = "allwinner,sunxi-pwm1";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c11 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_2: pwm0@42000c12 {
			compatible = "allwinner,sunxi-pwm2";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c12 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_3: pwm0@42000c13 {
			compatible = "allwinner,sunxi-pwm3";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c13 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_4: pwm0@42000c14 {
			compatible = "allwinner,sunxi-pwm4";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c14 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_5: pwm0@42000c15 {
			compatible = "allwinner,sunxi-pwm5";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c15 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_6: pwm0@42000c16 {
			compatible = "allwinner,sunxi-pwm6";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c16 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_7: pwm0@42000c17 {
			compatible = "allwinner,sunxi-pwm7";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c17 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_8: pwm0@42000c18 {
			compatible = "allwinner,sunxi-pwm8";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c18 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_9: pwm0@42000c19 {
			compatible = "allwinner,sunxi-pwm9";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c19 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_10: pwm0@42000c1a {
			compatible = "allwinner,sunxi-pwm10";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c1a 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		pwm0_11: pwm0@42000c1b {
			compatible = "allwinner,sunxi-pwm11";
			pinctrl-names = "active", "sleep";
			reg = <0x0 0x42000c1b 0x0 0x4>;
			reg_base = <0x42000c00>;
			status = "disabled";
		};

		amp_ts0: amp_ts@43032000 {
			compatible = "sunxi,amp_timestamp";
			reg = <0x0 0x43032000 0x0 0x1000>;
			id = <0>;
			counter_type = <THEAD_RISCV_ARCH_COUNTER_TYPE>;
			clocks = <&aon_ccu CLK_DCXO>;
			clock-names = "ts_clk";
			status = "disabled";
		};

		mailbox_test: mailbox_test@0 {
			compatible = "mailbox-test";
			mboxes = <&msgbox 3>; /* e907 channel3 */
			mbox-names = "tx|rx";
			status = "disabled";
		};

		/*
		 * channel0~3  : e907 -> a27
		 */
		msgbox: msgbox@43033000 {
			compatible = "allwinner,sun300iw1-msgbox";
			#mbox-cells = <1>;
			reg = <0x0 0x43033000 0x0 0x1000>,
				<0x0 0x49102000 0x0 0x1000>;
			interrupts-extended = <&plic0 130 IRQ_TYPE_LEVEL_HIGH>,
						<&plic0 123 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_A27_MSGBOX>;
			clock-names = "msgbox";
			resets = <&ccu RST_BUS_A27_MSGBOX>;
			reset-names = "rst";
			local_id = <1>;
			status = "disabled";
		};

		hwspinlock: hwspinlock@43005000 {
			compatible = "allwinner,sunxi-hwspinlock";
			reg = <0x0 0x43005000 0x0 0x1000>;
			interrupts-extended = <&plic0 55 IRQ_TYPE_LEVEL_HIGH>;
			#hwlock-cells = <1>;
			clocks = <&ccu CLK_SPLOCK>;
			clock-names = "clk_hwspinlock_bus";
			resets = <&ccu RST_BUS_SPLOCK>;
			reset-names = "rst";
			num-locks = <32>;
			status = "disabled";
		};

		twi0: twi0@42502000 {
			compatible = "allwinner,sunxi-twi-v101";
			device_type = "twi0";
			reg = <0x0 0x42502000 0x0 0x400>;
			interrupts-extended = <&plic0 10 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_TWI0>, <&aon_ccu CLK_APB_SPC>;
			clock-names = "bus", "apb";
			resets = <&ccu RST_BUS_TWI0>;
			dmas = <&dma 43>, <&dma 43>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		twi1: twi1@42502400 {
			compatible = "allwinner,sunxi-twi-v101";
			device_type = "twi1";
			reg = <0x0 0x42502400 0x0 0x400>;
			interrupts-extended = <&plic0 11 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_TWI1>, <&aon_ccu CLK_APB_SPC>;
			clock-names = "bus", "apb";
			resets = <&ccu RST_BUS_TWI1>;
			dmas = <&dma 44>, <&dma 44>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		twi2: twi2@42502800 {
			compatible = "allwinner,sunxi-twi-v101";
			device_type = "twi2";
			reg = <0x0 0x42502800 0x0 0x400>;
			interrupts-extended = <&plic0 12 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_TWI2>, <&aon_ccu CLK_APB_SPC>;
			clock-names = "bus", "apb";
			resets = <&ccu RST_BUS_TWI2>;
			dmas = <&dma 45>, <&dma 45>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi0: spi@44025000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "allwinner,sunxi-spi-v1.1";
			reg = <0x0 0x44025000 0x0 0x1000>;
			interrupts-extended = <&plic0 16 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_PLL_PERI_CKO_307M>, <&ccu CLK_SPI>, <&ccu CLK_BUS_SPI>;
			clock-names = "pll", "mod", "bus";
			resets = <&ccu RST_BUS_SPI>;
			dmas = <&dma 22>, <&dma 22>;
			dma-names = "tx", "rx";
			clock-frequency = <100000000>;
			sunxi,spi-num-cs = <1>;
			status = "disabled";
		};

		spi1: spi@44026000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "allwinner,sunxi-spi-v1.2";
			reg = <0x0 0x44026000 0x0 0x1000>;
			interrupts-extended = <&plic0 17 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_PLL_PERI_CKO_307M>, <&ccu CLK_SPI1>, <&ccu CLK_BUS_SPI1>;
			clock-names = "pll", "mod", "bus";
			resets = <&ccu RST_BUS_SPI1>;
			dmas = <&dma 23>, <&dma 23>;
			dma-names = "tx", "rx";
			clock-frequency = <100000000>;
			sunxi,spi-num-cs = <2>;
			status = "disabled";
		};

		spi2: spi@44027000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "allwinner,sunxi-spi-v1.5";
			reg = <0x0 0x44027000 0x0 0x1000>;
			interrupts-extended = <&plic0 18 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_PLL_PERI_CKO_307M>, <&ccu CLK_SPI2>, <&ccu CLK_BUS_SPI2>, <&aon_ccu CLK_AHB>;
			clock-names = "pll", "mod", "bus", "ahb";
			resets = <&ccu RST_BUS_SPI2>;
			dmas = <&dma 24>, <&dma 24>;
			dma-names = "tx", "rx";
			clock-frequency = <100000000>;
			sunxi,spi-num-cs = <1>;
			status = "disabled";
		};

		spif0: spif@44f00000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "allwinner,sun300i-spif";
			device_type = "spif";
			reg = <0x0 0x44f00000 0x0 0x1000>;
			interrupts-extended = <&plic0 20 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_PLL_PERI_CKO_384M>, <&ccu CLK_SPIF>, <&ccu CLK_BUS_SPIF>;
			clock-names = "pclk", "mclk", "bus";
			resets = <&ccu RST_BUS_SPIF>;
			status = "disabled";
		};

		sdc0: sdmmc@44020000 {
			compatible = "allwinner,sunxi-mmc-v5p3x";
			device_type = "sdc0";
			reg = <0x0 0x44020000 0x0 0x1000>;
			interrupts-extended = <&plic0 41 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_DCXO>,
				<&aon_ccu CLK_PLL_PERI_CKO_192M>,
				<&aon_ccu CLK_PLL_PERI_CKO_219M>,
				<&ccu CLK_SMHC0>,
				<&ccu CLK_BUS_SMHC0>,
				<&ccu CLK_MBUS_SMHC0>;
			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mbus";
			resets = <&ccu RST_BUS_SMHC0>;
			reset-names = "rst";
			pinctrl-names = "default","mmc_1v8","sleep";
			pinctrl-0 = <&sdc0_pins_a>;
			pinctrl-1 = <&sdc0_pins_b>;
			pinctrl-2 = <&sdc0_pins_c>;
			/*pinctrl-3 = <&sdc0_pins_d &sdc0_pins_e>;*/
			max-frequency = <50000000>;
			bus-width = <4>;
			req-page-count = <2>;
			/*non-removable;*/
			/*broken-cd;*/
			/*cd-inverted*/
			/*cd-gpios = <&pio PF 6 GPIO_ACTIVE_LOW>;*/
			/* vmmc-supply = <&reg_3p3v>;*/
			/* vqmc-supply = <&reg_3p3v>;*/
			/* vdmc-supply = <&reg_3p3v>;*/
			/*vmmc = "vcc-card";*/
			/*vqmc = "";*/
			/*vdmc = "";*/
			cap-sd-highspeed;
			cap-wait-while-busy;
			/*sd-uhs-sdr50;*/
			/*sd-uhs-ddr50;*/
			/*cap-sdio-irq;*/
			/*keep-power-in-suspend;*/
			/*ignore-pm-notify;*/
			/*sunxi-power-save-mode;*/
			/*sunxi-dly-400k = <1 0 0 0>; */
			/*sunxi-dly-26M  = <1 0 0 0>;*/
			/*sunxi-dly-52M  = <1 0 0 0>;*/
			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
			/*sunxi-dly-104M  = <1 0 0 0>;*/
			/*sunxi-dly-208M  = <1 0 0 0>;*/
			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
			ctl-spec-caps = <0x428>;
			status = "disabled";
		};

		sdc1: sdmmc@44021000 {
			compatible = "allwinner,sunxi-mmc-v5p3x";
			device_type = "sdc1";
			reg = <0x0 0x44021000 0x0 0x1000>;
			interrupts-extended = <&plic0 42 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_DCXO>,
				<&aon_ccu CLK_PLL_PERI_CKO_192M>,
				<&aon_ccu CLK_PLL_PERI_CKO_219M>,
				<&ccu CLK_SMHC1>,
				<&ccu CLK_BUS_SMHC1>,
				<&ccu CLK_MBUS_SMHC1>;
			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mbus";
			resets = <&ccu RST_BUS_SMHC1>;
			reset-names = "rst";
			pinctrl-names = "default","sleep";
			pinctrl-0 = <&sdc1_pins_a>;
			pinctrl-1 = <&sdc1_pins_b>;
			max-frequency = <50000000>;
			bus-width = <4>;
			/*broken-cd;*/
			/*cd-inverted*/
			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
			/* vmmc-supply = <&reg_3p3v>;*/
			/* vqmc-supply = <&reg_3p3v>;*/
			/* vdmc-supply = <&reg_3p3v>;*/
			/*vmmc = "vcc-card";*/
			/*vqmc = "";*/
			/*vdmc = "";*/
			cap-sd-highspeed;
			cap-sdio-irq;
			ignore-pm-notify;
			/*sd-uhs-sdr50;*/
			/*sd-uhs-ddr50;*/
			/*sd-uhs-sdr104;*/
			/*cap-sdio-irq;*/
			keep-power-in-suspend;
			/*ignore-pm-notify;*/
			/*sunxi-power-save-mode;*/
			/*sunxi-dly-400k = <0xff 0xff 0xff 0xff 0xff 0xff>; */
			/*sunxi-dly-26M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-52M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-52M-ddr4  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-52M-ddr8  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-104M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-208M  = <0xff 0xff 0xff 0xff 0xff 0xff> ;*/
			/*sunxi-dly-104M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			/*sunxi-dly-208M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
			sunxi-dly-208M  = <0xff 0x1 0xff 0xff 0xff 0xff>;
			ctl-spec-caps = <0x428>;
			status = "disabled";
		};

		rtc: rtc@4a000c00 {
			compatible = "allwinner,rtc-v203";
			device_type = "rtc";
			wakeup-source;
			reg = <0x0 0x4a000c00 0x0 0x3ff>;
			interrupts-extended = <&plic0 167 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_RTC_APB>;
			clock-names = "r-ahb-rtc";
			gpr_cur_pos = <6>;
			gpr_bootcount_pos = <7>;
			gprcm_reg = <0x0 0x4a000000 0x0 0x20>;
		};

		gpadc0: gpadc0@42009000 {
			compatible = "allwinner,sunxi-gpadc-v104";
			reg = <0x0 0x42009000 0x0 0x400>;
			interrupts-extended = <&plic0 58 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_GPA>, <&ccu CLK_GPADC0_24M>;
			clock-names = "bus", "hosc";
			resets = <&ccu RST_BUS_GPADC>;
			reset-names = "bus";
			status = "disabled";
		};

		disp: disp@45000000 {
			compatible = "allwinner,sunxi-disp";
			reg = <0x0 0x45000000 0x0 0x00300000>,/* de */
				<0x0 0x45460000 0x0 0x1000>,/* disp sys */
				<0x0 0x45461000 0x0 0x1000>;/* tcon0 */
			interrupts-extended =
				<&plic0 88 IRQ_TYPE_LEVEL_HIGH>, /* de_irq(wb) */
				<&plic0 91 IRQ_TYPE_LEVEL_HIGH>; /* tcon0_irq */
			clocks = <&ccu CLK_DE>,
				<&ccu CLK_BUS_DE>,
				<&ccu CLK_DE_HB>,
				<&ccu CLK_VID_OUT>,
				<&ccu CLK_MBUS_VID_OUT>,
				<&ccu CLK_BUS_DPSS_TOP>,
				<&ccu CLK_TCONLCD>,
				<&ccu CLK_BUS_TCON>;
			clock-names = "clk_de0",
				"clk_bus_de0",
				"clk_de_hb",
				"clk_disp_ahb",
				"clk_disp_mbus",
				"clk_bus_dpss_top0",
				"clk_tcon0",
				"clk_bus_tcon0";
			resets = <&ccu RST_BUS_DE>,
				<&ccu RST_BUS_DPSSTOP>,
				<&ccu RST_BUS_TCONLCD>,
				<&ccu RST_BUS_TCON>;
			reset-names = "rst_bus_de0",
				"rst_bus_dpss_top0",
				"rst_bus_tcon0",
				"rst_bus_tcon_bus0";
			assigned-clocks = <&ccu CLK_DE>;
			assigned-clock-parents = <&aon_ccu CLK_PLL_VIDEO_1X>;
			assigned-clock-rates = <150000000>;
			boot_disp = <0>;
			fb_base = <0>;
			status = "okay";
		};

		lcd0: lcd0@5461000 {
			compatible = "allwinner,sunxi-lcd0";
			pinctrl-names = "active","sleep";

			status = "okay";
		};

		mdio0: mdio@44500048 {
			compatible = "allwinner,sunxi-mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x44500048 0x0 0x8>;
			status = "okay";
		};

		gmac0: gmac@44500000 {
			compatible = "allwinner,sunxi-gmac";
			reg = <0x0 0x44500000 0x0 0x1000>,
			      <0x0 0x43000030 0x0 0x160>;
			interrupts-extended = <&plic0 47 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "gmacirq";
			clocks = <&ccu CLK_BUS_GMAC>, <&ccu CLK_GMAC_FANOUT>, <&ccu CLK_HBUS_GMAC>, <&ccu CLK_MBUS_GMAC>;
			clock-names = "gmac", "phy25m", "hbus", "mbus";
			assigned-clocks = <&ccu CLK_GMAC_27M>, <&ccu CLK_GMAC_FANOUT>;
			assigned-clock-parents = <&aon_ccu CLK_PLL_VIDEO_1X>, <&ccu CLK_GMAC_27M>;
			assigned-clock-rates = <25000000>;
			resets = <&ccu RST_BUS_GMAC>;
			/*
			 * max-mtu < tx_fifo - head_size
			 * tx_fifo: 1024 (platform-dependent)
			 * head_size: 18 (fixed)
			 */
			max-mtu = <950>;
			status = "disabled";
		};

		rt_media: rt-media@41c0e000 {
			compatible = "allwinner,rt-media";
		};

		ve: ve@41c0e000 {
			compatible = "allwinner,sunxi-cedar-ve";
			reg = <0x0 0x41c0e000 0x0 0x2000>,	/* VE */
			      <0x0 0x43000000 0x0 0x10>,	/* SYSCFG */
			      <0x0 0x45830000 0x0 0x1000>,	/* csi dma0 */
			      <0x0 0x45831000 0x0 0x1000>;	/* csi dma1 */
			interrupts-extended = <&plic0 67 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&aon_ccu CLK_PLL_PERI_CKO_768M>, <&ccu CLK_BUS_VE_AHB>,
				 <&ccu CLK_MBUS_VE>,
				 <&ccu CLK_SBUS_VE>,
				 <&ccu CLK_HBUS_VE>,
				 <&ccu CLK_VE>;
			clock-names = "pll_ve","bus_ve", "mbus_ve", "sbus_ve", "hbus_ve", "ve";
			resets = <&ccu RST_BUS_VE>;
			reset-names = "reset_ve";
			status = "okay";
		};

		vind0: vind@45800800 {
			compatible = "allwinner,sunxi-vin-media", "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			device_id = <0>;
			csi_top = <230000000>;
			csi_isp = <230000000>;
			reg = <0x0 0x45800800 0x0 0x200>,
				<0x0 0x45800000 0x0 0x800>,
				<0x0 0x45810000 0x0 0x100>;
			interrupts-extended = <&plic0 107 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_MCSI>, <&aon_ccu CLK_PLL_VIDEO_4X>,
				<&ccu CLK_CSI_MASTER0>, <&aon_ccu CLK_PLL_PERI_CKO_24M>, <&aon_ccu CLK_PLL_CSI_4X>,
				<&ccu CLK_CSI_MASTER1>, <&aon_ccu CLK_PLL_PERI_CKO_24M>, <&aon_ccu CLK_PLL_CSI_4X>,
				<&ccu CLK_HBUS_MCSI>, <&ccu CLK_SBUS_MCSI>, <&ccu CLK_BUS_MISP>,
				<&ccu CLK_MCSI_AHB>, <&ccu CLK_MBUS_MCSI>, <>;
			clock-names = "csi_top", "csi_top_src",
						"csi_mclk0", "csi_mclk0_24m", "csi_mclk0_pll",
						"csi_mclk1", "csi_mclk1_24m", "csi_mclk1_pll",
						"csi_hbus", "csi_sbus", "isp_sbus",
						"csi_bus", "csi_mbus", "csi_isp_mbus";
			resets = <&ccu RST_BUS_MCSI>, <>;
			reset-names = "csi_ret", "isp_ret";
			pinctrl-names = "mclk0-default", "mclk0-sleep", "mclk1-default", "mclk1-sleep";
			pinctrl-0 = <&csi_mclk0_pins_a>;
			pinctrl-1 = <&csi_mclk0_pins_b>;
			pinctrl-2 = <&csi_mclk1_pins_a>;
			pinctrl-3 = <&csi_mclk1_pins_b>;
			//power-domains = <&p >;
			status = "okay";

			csi0: csi@45820000 {
				compatible = "allwinner,sunxi-csi";
				reg = <0x0 0x45820000 0x0 0x1000>;
				interrupts-extended = <&plic0 101 IRQ_TYPE_LEVEL_HIGH>;
				device_id = <0>;
				status = "okay";
			};
			csi1: csi@45821000 {
				compatible = "allwinner,sunxi-csi";
				reg = <0x0 0x45821000 0x0 0x1000>;
				interrupts-extended = <&plic0 102 IRQ_TYPE_LEVEL_HIGH>;
				pinctrl-names = "default","sleep";
				pinctrl-0 = <&ncsi_bt656_pins_a>;
				pinctrl-1 = <&ncsi_bt656_pins_b>;
				device_id = <1>;
				status = "disabled";
			};
			mipi0: mipi@45810100 {
				compatible = "allwinner,sunxi-mipi";
				reg = <0x0 0x45810100 0x0 0x100>,
					<0x0 0x45811000 0x0 0x400>;
				interrupts-extended = <&plic0 105 IRQ_TYPE_LEVEL_HIGH>;
				pinctrl-names = "mipi0-default","mipi0-sleep",
								"mipi1-2lane-default","mipi1-2lane-sleep";
				pinctrl-0 = <&mipia_pins_a>;
				pinctrl-1 = <&mipia_pins_b>;
				pinctrl-2 = <&mipib_2lane_pins_a>;
				pinctrl-3 = <&mipib_2lane_pins_b>;
				device_id = <0>;
				status = "okay";
			};
			mipi1: mipi@45810200 {
				compatible = "allwinner,sunxi-mipi";
				reg = <0x0 0x45810200 0x0 0x100>,
					<0x0 0x45811400 0x0 0x400>;
				pinctrl-names = "mipi1-default","mipi1-sleep";
				pinctrl-0 = <&mipib_pins_a>;
				pinctrl-1 = <&mipib_pins_b>;
				device_id = <1>;
				status = "okay";
			};
			tdm0: tdm@45908000 {
				compatible = "allwinner,sunxi-tdm";
				reg = <0x0 0x45908000 0x0 0x400>;
				interrupts-extended = <&plic0 106 IRQ_TYPE_LEVEL_HIGH>;
				work_mode = <0x0>;
				device_id = <0>;
				status = "okay";
			};
			isp00:isp@45900000 {
				compatible = "allwinner,sunxi-isp";
				reg = <0x0 0x45900000 0x0 0x1300>,
					<0x0 0x43000000 0x0 0x10>;
				interrupts-extended = <&plic0 109 IRQ_TYPE_LEVEL_HIGH>;
				work_mode = <0x0>;
				device_id = <0>;
				status = "okay";
			};
			isp01:isp@458ffffc {
				compatible = "allwinner,sunxi-isp";
				reg = <0x0 0x458ffffc 0x0 0x1304>;
				interrupts-extended = <&plic0 110 IRQ_TYPE_LEVEL_HIGH>;
				work_mode = <0xff>;
				device_id = <1>;
				status = "disabled";
			};
			isp10:isp@4 {
				compatible = "allwinner,sunxi-isp";
				device_id = <4>;
				status = "disabled";
			};
			scaler00:scaler@45910000 {
				compatible = "allwinner,sunxi-scaler";
				reg = <0x0 0x45910000 0x0 0x400>;
				interrupts-extended = <&plic0 113 IRQ_TYPE_LEVEL_HIGH>;
				work_mode = <0x0>;
				device_id = <0>;
				status = "okay";
			};
			scaler01:scaler@4590fffc {
				compatible = "allwinner,sunxi-scaler";
				reg = <0x0 0x4590fffc 0x0 0x404>;
				work_mode = <0xff>;
				device_id = <1>;
				status = "disabled";
			};
			scaler10:scaler@45910400 {
				compatible = "allwinner,sunxi-scaler";
				reg = <0x0 0x45910400 0x0 0x400>;
				interrupts-extended = <&plic0 114 IRQ_TYPE_LEVEL_HIGH>;
				work_mode = <0x0>;
				device_id = <4>;
				status = "okay";
			};
			scaler11:scaler@459103fc {
				compatible = "allwinner,sunxi-scaler";
				reg = <0x0 0x459103fc 0x0 0x404>;
				work_mode = <0xff>;
				device_id = <5>;
				status = "disabled";
			};
			actuator0: actuator@2108180 {
				compatible = "allwinner,sunxi-actuator";
				device_type = "actuator0";
				reg = <0x0 0x02108180 0x0 0x10>;
				actuator0_name = "ad5820_act";
				actuator0_slave = <0x18>;
				actuator0_af_pwdn = <>;
				actuator0_afvdd = "afvcc-csi";
				actuator0_afvdd_vol = <2800000>;
				status = "disabled";
			};
			flash0: flash@2108190 {
				device_type = "flash0";
				compatible = "allwinner,sunxi-flash";
				reg = <0x0 0x02108190 0x0 0x10>;
				flash0_type = <2>;
				flash0_en = <>;
				flash0_mode = <>;
				flash0_flvdd = "";
				flash0_flvdd_vol = <>;
				device_id = <0>;
				status = "disabled";
			};
			sensor0: sensor@5812000 {
				reg = <0x0 0x05812000 0x0 0x10>;
				device_type = "sensor0";
				compatible = "allwinner,sunxi-sensor";
				sensor0_mname = "ov5640";
				sensor0_twi_cci_id = <2>;
				sensor0_twi_addr = <0x78>;
				sensor0_mclk_id = <0>;
				sensor0_pos = "rear";
				sensor0_isp_used = <0>;
				sensor0_fmt = <0>;
				sensor0_stby_mode = <0>;
				sensor0_vflip = <0>;
				sensor0_hflip = <0>;
				sensor0_iovdd-supply = <>;
				sensor0_iovdd_vol = <>;
				sensor0_avdd-supply = <>;
				sensor0_avdd_vol = <>;
				sensor0_dvdd-supply = <>;
				sensor0_dvdd_vol = <>;
				sensor0_power_en = <>;
				sensor0_reset = <>;
				sensor0_pwdn = <>;
				sensor0_sm_vs = <>;
				sensor0_mipiswitch = <>;
				sensor0_vsync = <>;
				flash_handle = <&flash0>;
				act_handle = <&actuator0>;
				device_id = <0>;
				status	= "disabled";
			};
			sensor1: sensor@5812010 {
				reg = <0x0 0x05812010 0x0 0x10>;
				device_type = "sensor1";
				compatible = "allwinner,sunxi-sensor";
				sensor1_mname = "ov5647";
				sensor1_twi_cci_id = <3>;
				sensor1_twi_addr = <0x6c>;
				sensor1_mclk_id = <1>;
				sensor1_pos = "front";
				sensor1_isp_used = <0>;
				sensor1_fmt = <0>;
				sensor1_stby_mode = <0>;
				sensor1_vflip = <0>;
				sensor1_hflip = <0>;
				sensor1_iovdd-supply = <>;
				sensor1_iovdd_vol = <>;
				sensor1_avdd-supply = <>;
				sensor1_avdd_vol = <>;
				sensor1_dvdd-supply = <>;
				sensor1_dvdd_vol = <>;
				sensor1_power_en = <>;
				sensor1_reset = <>;
				sensor1_pwdn = <>;
				sensor1_sm_vs = <>;
				sensor1_mipiswitch = <>;
				sensor1_vsync = <>;
				flash_handle = <>;
				act_handle = <>;
				device_id = <1>;
				status	= "disabled";
			};
			sensor2: sensor@5812020 {
				reg = <0x0 0x05812020 0x0 0x10>;
				device_type = "sensor2";
				compatible = "allwinner,sunxi-sensor";
				sensor2_mname = "ov5647";
				sensor2_twi_cci_id = <3>;
				sensor2_twi_addr = <0x6c>;
				sensor2_mclk_id = <1>;
				sensor2_pos = "front";
				sensor2_isp_used = <0>;
				sensor2_fmt = <0>;
				sensor2_stby_mode = <0>;
				sensor2_vflip = <0>;
				sensor2_hflip = <0>;
				sensor2_iovdd-supply = <>;
				sensor2_iovdd_vol = <>;
				sensor2_avdd-supply = <>;
				sensor2_avdd_vol = <>;
				sensor2_dvdd-supply = <>;
				sensor2_dvdd_vol = <>;
				sensor2_power_en = <>;
				sensor2_reset = <>;
				sensor2_pwdn = <>;
				sensor2_sm_vs = <>;
				sensor2_mipiswitch = <>;
				sensor2_vsync = <>;
				flash_handle = <>;
				act_handle = <>;
				device_id = <2>;
				status	= "disabled";
			};
			sensor_list0:sensor_list@200b820 {
				reg = <0x0 0x0200b820 0x0 0x10>;
				device_type = "sensor_list0";
				compatible = "allwinner,sunxi-sensor-list";
				csi_sel = <0>;
				sensor00_mname = "gc5035_mipi";
				sensor00_twi_addr = <0x6c>;
				sensor00_type = <1>;
				sensor00_hflip =  <0>;
				sensor00_vflip = <0>;
				sensor00_act_used = <1>;
				sensor00_act_name = "";
				sensor00_act_twi_addr = <>;
				sensor01_mname = "ov5675_mipi";
				sensor01_twi_addr = <0x6c>;
				sensor01_type = <1>;
				sensor01_hflip =  <0>;
				sensor01_vflip = <0>;
				sensor01_act_used = <1>;
				sensor01_act_name = "dw9714_act";
				sensor01_act_twi_addr = <0x18>;
				sensor02_mname = "sp5409_mipi";
				sensor02_twi_addr = <0x78>;
				sensor02_type = <1>;
				sensor02_hflip =  <0>;
				sensor02_vflip = <0>;
				sensor02_act_used = <0>;
				sensor02_act_name = "dw9714_act";
				sensor02_act_twi_addr = <0x18>;
				device_id = <0>;
				status	= "disabled";
			};
			sensor_list1:sensor_list@200b830 {
				reg = <0x0 0x0200b830 0x0 0x10>;
				device_type = "sensor_list1";
				compatible = "allwinner,sunxi-sensor-list";
				csi_sel = <0>;
				sensor10_mname = "gc02m2_mipi";
				sensor10_twi_addr = <0x20>;
				sensor10_type = <1>;
				sensor10_hflip =  <0>;
				sensor10_vflip = <0>;
				sensor10_act_used = <1>;
				sensor10_act_name = "dw9714_act";
				sensor10_act_twi_addr = <0x18>;
				sensor11_mname = "ov02a10_mipi";
				sensor11_twi_addr = <0x7a>;
				sensor11_type = <1>;
				sensor11_hflip =  <1>;
				sensor11_vflip = <0>;
				sensor11_act_used = <0>;
				sensor11_act_name = "";
				sensor11_act_twi_addr = <>;
				sensor12_mname = "gc030a_mipi";
				sensor12_twi_addr = <0x42>;
				sensor12_type = <1>;
				sensor12_hflip =  <0>;
				sensor12_vflip = <0>;
				sensor12_act_used = <0>;
				sensor12_act_name = "";
				sensor12_act_twi_addr = <>;
				device_id = <1>;
				status	= "disabled";
			};
			vinc00:vinc@45830000 {
				device_type = "vinc0";
				compatible = "allwinner,sunxi-vin-core";
				reg = <0x0 0x45830000 0x0 0x1000>;
				interrupts-extended = <&plic0 96 IRQ_TYPE_LEVEL_HIGH>;
				vinc0_csi_sel = <1>;
				vinc0_mipi_sel = <0xff>;
				vinc0_isp_sel = <0>;
				vinc0_isp_tx_ch = <0>;
				vinc0_tdm_rx_sel = <0>;
				vinc0_rear_sensor_sel = <0>;
				vinc0_front_sensor_sel = <0>;
				vinc0_sensor_list = <0>;
				device_id = <0>;
				work_mode = <0x0>;
				status = "okay";
			};
			vinc01:vinc@4582fffc {
				device_type = "vinc1";
				compatible = "allwinner,sunxi-vin-core";
				reg = <0x0 0x4582fffc 0x0 0x1004>;
				vinc1_csi_sel = <0>;
				vinc1_mipi_sel = <0xff>;
				vinc1_isp_sel = <1>;
				vinc1_isp_tx_ch = <0>;
				vinc1_tdm_rx_sel = <1>;
				vinc1_rear_sensor_sel = <1>;
				vinc1_front_sensor_sel = <1>;
				vinc1_sensor_list = <0>;
				device_id = <1>;
				work_mode = <0xff>;
				status = "disabled";
			};
			vinc10:vinc@45831000 {
				device_type = "vinc4";
				compatible = "allwinner,sunxi-vin-core";
				reg = <0x0 0x45831000 0x0 0x1000>;
				interrupts-extended = <&plic0 97 IRQ_TYPE_LEVEL_HIGH>;
				vinc4_csi_sel = <1>;
				vinc4_mipi_sel = <0xff>;
				vinc4_isp_sel = <0>;
				vinc4_isp_tx_ch = <0>;
				vinc4_tdm_rx_sel = <0>;
				vinc4_rear_sensor_sel = <0>;
				vinc4_front_sensor_sel = <0>;
				vinc4_sensor_list = <0>;
				device_id = <4>;
				work_mode = <0x0>;
				status = "okay";
			};
			vinc11:vinc@45830ffc {
				device_type = "vinc5";
				compatible = "allwinner,sunxi-vin-core";
				reg = <0x0 0x45830ffc 0x0 0x1004>;
				vinc5_csi_sel = <0>;
				vinc5_mipi_sel = <0xff>;
				vinc5_isp_sel = <1>;
				vinc5_isp_tx_ch = <0>;
				vinc5_tdm_rx_sel = <1>;
				vinc5_rear_sensor_sel = <1>;
				vinc5_front_sensor_sel = <1>;
				vinc5_sensor_list = <0>;
				device_id = <5>;
				work_mode = <0xff>;
				status = "disabled";
			};
		};

		usbc0:usbc0@0 {
			device_type = "usbc0";
			compatible = "allwinner,sunxi-otg-manager";
			usb_port_type = <2>;
			usb_detect_type = <1>;
			usb_id_gpio;
			usb_det_vbus_gpio;
			usb_drv_vbus_gpio;
			usb_host_init_state = <0>;
			usb_regulator_io = "nocare";
			usb_wakeup_suspend = <0>;
			usb_luns = <3>;
			usb_serial_unique = <0>;
			usb_serial_number = "20080411";
			rndis_wceis = <1>;
			/* wakeup-source; */
			status = "disabled";
		};

		udc:udc-controller@44100000 {
			compatible = "allwinner,sunxi-udc";
			reg = <0x0 0x44100000 0x0 0x1000>,
			      <0x0 0x00000000 0x0 0x100>;
			interrupts-extended = <&plic0 30 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBOTG>, <&ccu CLK_USB>, <&ccu CLK_MBUS_USB>, <&aon_ccu CLK_DCXO>;
			clock-names = "hosc", "bus_otg", "clk_usb", "mbus", "clk_rate";
			resets = <&ccu RST_BUS_USBOTG>, <&ccu RST_BUS_USBPHY>, <&ccu RST_BUS_USB>;
			reset-names = "otg", "phy", "usb_rst";
			status = "disabled";
		};

		ehci0:ehci0-controller@44101000 {
			compatible = "allwinner,sunxi-ehci0";
			reg = <0x0 0x44101000 0x0 0xFFF>,
			      <0x0 0x00000000 0x0 0x100>,
			      <0x0 0x44100000 0x0 0x1000>;
			interrupts-extended = <&plic0 31 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBEHCI>, <&ccu CLK_MBUS_USB>, <&ccu CLK_USB>, <&aon_ccu CLK_DCXO>;
			clock-names = "hosc", "bus_hci", "mbus", "hclk", "clk_rate";
			resets = <&ccu RST_BUS_USBEHCI>, <&ccu RST_BUS_USBPHY>, <&ccu RST_BUS_USB>;
			reset-names = "hci", "phy", "usb_rst";
			hci_ctrl_no = <0>;
			status = "disabled";
		};

		ohci0:ohci0-controller@44101400 {
			compatible = "allwinner,sunxi-ohci0";
			reg = <0x0 0x44101400 0x0 0xFFF>,
			      <0x0 0x00000000 0x0 0x100>,
			      <0x0 0x44100000 0x0 0x1000>;
			interrupts-extended = <&plic0 32 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_USB_12M>, <&ccu CLK_USBOHCI>, <&ccu CLK_USB>, <&ccu CLK_USB_48M>, <&aon_ccu CLK_DCXO>;
			clock-names = "hosc", "bus_hci", "ohci", "mbus", "clk_rate";
			resets = <&ccu RST_BUS_USBOHCI>, <&ccu RST_BUS_USBPHY>, <&ccu RST_BUS_USB>;
			reset-names = "hci", "phy", "usb_rst";
			hci_ctrl_no = <0>;
			status = "disabled";
		};

		e907_rproc: e907_rproc@43030000 {
			compatible = "allwinner,e907-rproc";

			reg = <0x0 0x43030000 0x0 0x1000>,
					<0x0 0x43031000 0x0 0x400>;
			reg-names = "rv-cfg", "rproc_wdt_reg";
			interrupts-extended = <&plic0 131 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "rproc_wdt_irq";
			core-clock-frequency = <614400000>;

			clocks = <&aon_ccu CLK_PLL_PERI_CKO_614M>, <&ccu CLK_RISCV>, <&aon_ccu CLK_E907>, <&ccu CLK_E907_TS>;
			clock-names = "input", "core-gate", "core-div", "rv-ts-gate";
			resets = <&ccu RST_BUS_RV>, <&ccu RST_BUS_RV_SYS_APB>, <&ccu RST_BUS_E907>;
			reset-names = "rv-cfg-rst", "rv-sys-rst", "core-rst";

			status = "disabled";
		};

		g2d: g2d@45410000 {
			compatible = "allwinner,sunxi-g2d";
			reg = <0x0 0x45410000 0x0 0xbffff>;
			interrupts-extended = <&plic0 90 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_G2D>, <&ccu CLK_BUS_G2D>, <&ccu CLK_MBUS_G2D>, <&ccu CLK_G2D_HB>,
					 <&ccu CLK_VID_OUT>, <&ccu CLK_MBUS_VID_OUT>;
			clock-names = "g2d", "bus", "mbus_g2d", "g2d_hb",
						  "vo", "mbus_vo";
			resets = <&ccu RST_BUS_G2D>, <&ccu RST_BUS_TCON>;
			reset-names = "rst_bus_g2d", "rst_bus_vo";
			assigned-clocks = <&ccu CLK_G2D>;
			assigned-clock-rates = <154000000>;
			status = "okay";
		};

		/* audio dirver module -> audio codec */
		codec:codec@42030000 {
			#sound-dai-cells = <0>;
			compatible	= "allwinner,sunxi-snd-codec";
			reg		= <0x0 0x42030000 0x0 0x348>;
			resets		= <&ccu RST_BUS_AUDIO>;
			clocks		= <&ccu CLK_BUS_ADDA>,
					  <&ccu CLK_PLL_AUDIO_1X>,
					  <&ccu CLK_AUDIO_DAC>,
					  <&ccu CLK_AUDIO_ADC>;
			clock-names	= "clk_bus_adda",
					  "clk_pll_audio_1x",
					  "clk_audio_dac",
					  "clk_audio_adc";
			status = "disabled";
		};

		codec_plat:codec_plat {
			#sound-dai-cells = <0>;
			compatible	= "allwinner,sunxi-snd-plat-aaudio";
			dac-txdata	= <0x42030020>;
			adc-txdata	= <0x42030040>;
			dmas		= <&dma 7>, <&dma 7>;
			dma-names	= "tx", "rx";
			playback-cma	= <128>;
			capture-cma	= <128>;
			tx-fifo-size	= <128>;
			rx-fifo-size	= <128>;
			status = "disabled";
		};

		codec_mach:codec_mach {
			compatible = "allwinner,sunxi-snd-mach";
			soundcard-mach,name		= "audiocodec";
			soundcard-mach,pin-switches	= "MIC", "LINEOUT","SPK";
			soundcard-mach,routing		= "MICP_PIN", "MIC",
							  "MICN_PIN", "MIC",
							  "LINEOUT", "LINEOUTP_PIN",
							  "LINEOUT", "LINEOUTN_PIN",
							  "SPK", "LINEOUTP_PIN",
							  "SPK", "LINEOUTN_PIN";
			soundcard-mach,jack-support = <0>;
			status = "disabled";
			soundcard-mach,cpu {
				sound-dai = <&codec_plat>;
			};
			soundcard-mach,codec {
				sound-dai = <&codec>;
				soundcard-mach,pll-fs	= <1>;
			};
		};

		/* audio dirver module -> I2S/PCM */
		i2s0_plat:i2s0_plat@42032000 {
			#sound-dai-cells = <0>;
			compatible = "allwinner,sunxi-snd-plat-i2s";
			reg		= <0x0 0x42032000 0x0 0x7C>;
			resets		= <&ccu RST_BUS_I2S0>;
			clocks		= <&ccu CLK_BUS_I2S0>,
					  <&ccu CLK_PLL_AUDIO_1X>,
					  <&ccu CLK_I2S0>;
			clock-names	= "clk_bus_i2s",
					  "clk_pll_audio_1x",
					  "clk_i2s";
			dmas		= <&dma 3>, <&dma 3>;
			dma-names	= "tx", "rx";
			playback-cma	= <128>;
			capture-cma	= <128>;
			tx-fifo-size	= <128>;
			rx-fifo-size	= <128>;
			status = "disabled";
		};

		i2s0_mach:i2s0_mach{
			compatible = "allwinner,sunxi-snd-mach";
			soundcard-mach,name		= "sndi2s0";
			soundcard-mach,format		= "i2s";
			soundcard-mach,slot-num		= <2>;
			soundcard-mach,slot-width	= <32>;
			status = "disabled";
			soundcard-mach,cpu {
				sound-dai = <&i2s0_plat>;
			};
			soundcard-mach,codec {
			};
		};

		soc_pmu0: soc_pmu0@4A000800 {
			compatible = "sunxi-soc-pmu,V821";
			device_type = "sunxi-soc-pmu";
			status = "disabled";
			reg = <0x0 0x4A000800 0x0 0x94>;

			pmu_soc_ldo1: ldo1 {
				regulator-name = "ldo1";
				regulator-min-microvolt = <2250000>;
				regulator-max-microvolt = <3000000>;
				regulator-enable-ramp-delay = <1000>;
			};
		};

		lcd_fb: lcd_fb {
			compatible = "allwinner,lcd-fb";
			status = "disabled";
		};

		xrbt_smd: xrbt_smd {
			compatible = "allwinner,xradio_bt_smd";
			status = "disabled";
		};

		wakeup_io: wakeup_io {
			compatible = "allwinner,sunxi_wupio";
			gprcm_reg = <0x0 0x4a000000 0x0 0x20>;
			interrupts-extended = <&plic0 171 IRQ_TYPE_LEVEL_HIGH>;
			wakeup-source;
			status = "disabled";
			wakeup_pins {
				wakeup_pin1:wakeup-pin@1 {
					/* gpio_info = <&rtc_pio PL 01 GPIO_ACTIVE_LOW>; */
					/* edge_mode = "positive"; */
					/* clk_src = <0>; */
					/* debounce_us  = <2500000>; */
				};
			};
		};
	};
};
