
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012244  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a720  080124e8  080124e8  000224e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cc08  0801cc08  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801cc08  0801cc08  0002cc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cc10  0801cc10  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cc10  0801cc10  0002cc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cc14  0801cc14  0002cc14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000054c  24000000  0801cc18  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000105b8  24000560  0801d164  00030560  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  24010b18  0801d164  00030b18  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00062ef5  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009ac6  00000000  00000000  000b1f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b40  00000000  00000000  000bb9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040be7  00000000  00000000  000bd530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00041c70  00000000  00000000  000fe117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00186567  00000000  00000000  0013fd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  002c62ee  2**0
                  CONTENTS, READONLY
 20 .debug_loc    0002db78  00000000  00000000  002c63b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00004d68  00000000  00000000  002f3f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000072fc  00000000  00000000  002f8c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000560 	.word	0x24000560
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080124cc 	.word	0x080124cc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000564 	.word	0x24000564
 80002dc:	080124cc 	.word	0x080124cc

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 8000688:	4602      	mov	r2, r0

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm;
 800068a:	2100      	movs	r1, #0
 800068c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000690:	17d3      	asrs	r3, r2, #31
{
 8000692:	b510      	push	{r4, lr}
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm;
 8000694:	4c02      	ldr	r4, [pc, #8]	; (80006a0 <loadWPM+0x18>)
 8000696:	f7ff fe7b 	bl	8000390 <__aeabi_uldivmod>
 800069a:	6020      	str	r0, [r4, #0]

}
 800069c:	bd10      	pop	{r4, pc}
 800069e:	bf00      	nop
 80006a0:	2400898c 	.word	0x2400898c

080006a4 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

void DoKeyer(void)
{

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80006a6:	4c9a      	ldr	r4, [pc, #616]	; (8000910 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80006a8:	6823      	ldr	r3, [r4, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d137      	bne.n	800071e <HAL_TIM_PeriodElapsedCallback+0x7a>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 80006ae:	4a99      	ldr	r2, [pc, #612]	; (8000914 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	2a02      	cmp	r2, #2
 80006b4:	d032      	beq.n	800071c <HAL_TIM_PeriodElapsedCallback+0x78>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 80006b6:	4d98      	ldr	r5, [pc, #608]	; (8000918 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80006b8:	782a      	ldrb	r2, [r5, #0]
 80006ba:	2a05      	cmp	r2, #5
 80006bc:	d82e      	bhi.n	800071c <HAL_TIM_PeriodElapsedCallback+0x78>
 80006be:	e8df f012 	tbh	[pc, r2, lsl #1]
 80006c2:	0078      	.short	0x0078
 80006c4:	00c900a7 	.word	0x00c900a7
 80006c8:	000600b5 	.word	0x000600b5
 80006cc:	0048      	.short	0x0048
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
			break;
		case KEYED: // Wait for timer to expire
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 80006ce:	4e93      	ldr	r6, [pc, #588]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x278>)
 80006d0:	f003 fd58 	bl	8004184 <HAL_GetTick>
 80006d4:	6833      	ldr	r3, [r6, #0]
 80006d6:	4298      	cmp	r0, r3
 80006d8:	f200 80ed 	bhi.w	80008b6 <HAL_TIM_PeriodElapsedCallback+0x212>
				Key_state = LOW;
				switch_rxtx(Key_state);
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
				keyerState = INTER_ELEMENT;     // next state
			} else if(keyerControl & IAMBICB) {
 80006dc:	4c90      	ldr	r4, [pc, #576]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80006de:	7823      	ldrb	r3, [r4, #0]
 80006e0:	06db      	lsls	r3, r3, #27
 80006e2:	d51b      	bpl.n	800071c <HAL_TIM_PeriodElapsedCallback+0x78>
	if(KEYER_DASH) {
 80006e4:	2140      	movs	r1, #64	; 0x40
 80006e6:	488f      	ldr	r0, [pc, #572]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80006e8:	f006 fd30 	bl	800714c <HAL_GPIO_ReadPin>
 80006ec:	b940      	cbnz	r0, 8000700 <HAL_TIM_PeriodElapsedCallback+0x5c>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80006ee:	4b8e      	ldr	r3, [pc, #568]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80006f0:	7822      	ldrb	r2, [r4, #0]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	bf14      	ite	ne
 80006f8:	2302      	movne	r3, #2
 80006fa:	2301      	moveq	r3, #1
 80006fc:	4313      	orrs	r3, r2
 80006fe:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 8000700:	2180      	movs	r1, #128	; 0x80
 8000702:	4888      	ldr	r0, [pc, #544]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000704:	f006 fd22 	bl	800714c <HAL_GPIO_ReadPin>
 8000708:	b940      	cbnz	r0, 800071c <HAL_TIM_PeriodElapsedCallback+0x78>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800070a:	4b87      	ldr	r3, [pc, #540]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800070c:	7822      	ldrb	r2, [r4, #0]
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b00      	cmp	r3, #0
 8000712:	bf14      	ite	ne
 8000714:	2301      	movne	r3, #1
 8000716:	2302      	moveq	r3, #2
 8000718:	4313      	orrs	r3, r2
 800071a:	7023      	strb	r3, [r4, #0]
}
 800071c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800071e:	f003 fd31 	bl	8004184 <HAL_GetTick>
 8000722:	6823      	ldr	r3, [r4, #0]
 8000724:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8000728:	4290      	cmp	r0, r2
 800072a:	f200 80a1 	bhi.w	8000870 <HAL_TIM_PeriodElapsedCallback+0x1cc>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 800072e:	2b00      	cmp	r3, #0
 8000730:	d0bd      	beq.n	80006ae <HAL_TIM_PeriodElapsedCallback+0xa>
 8000732:	f003 fd27 	bl	8004184 <HAL_GetTick>
 8000736:	6823      	ldr	r3, [r4, #0]
 8000738:	4298      	cmp	r0, r3
 800073a:	d9b8      	bls.n	80006ae <HAL_TIM_PeriodElapsedCallback+0xa>
			TXSwitch(0);
 800073c:	2000      	movs	r0, #0
 800073e:	f002 fabf 	bl	8002cc0 <TXSwitch>
						pk = Saved_pk;
 8000742:	4b7a      	ldr	r3, [pc, #488]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x288>)
			semi_qsk_timeout = 0;
 8000744:	2200      	movs	r2, #0
						pk = Saved_pk;
 8000746:	497a      	ldr	r1, [pc, #488]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000748:	6818      	ldr	r0, [r3, #0]
			semi_qsk_timeout = 0;
 800074a:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 800074c:	4613      	mov	r3, r2
 800074e:	6008      	str	r0, [r1, #0]
 8000750:	e7ad      	b.n	80006ae <HAL_TIM_PeriodElapsedCallback+0xa>
	if(KEYER_DASH) {
 8000752:	2140      	movs	r1, #64	; 0x40
 8000754:	4873      	ldr	r0, [pc, #460]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000756:	f006 fcf9 	bl	800714c <HAL_GPIO_ReadPin>
 800075a:	b948      	cbnz	r0, 8000770 <HAL_TIM_PeriodElapsedCallback+0xcc>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800075c:	4b72      	ldr	r3, [pc, #456]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800075e:	4a70      	ldr	r2, [pc, #448]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	7811      	ldrb	r1, [r2, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	bf14      	ite	ne
 8000768:	2302      	movne	r3, #2
 800076a:	2301      	moveq	r3, #1
 800076c:	430b      	orrs	r3, r1
 800076e:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8000770:	2180      	movs	r1, #128	; 0x80
 8000772:	486c      	ldr	r0, [pc, #432]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000774:	f006 fcea 	bl	800714c <HAL_GPIO_ReadPin>
 8000778:	b948      	cbnz	r0, 800078e <HAL_TIM_PeriodElapsedCallback+0xea>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800077a:	4b6b      	ldr	r3, [pc, #428]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800077c:	4a68      	ldr	r2, [pc, #416]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	7811      	ldrb	r1, [r2, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	bf14      	ite	ne
 8000786:	2301      	movne	r3, #1
 8000788:	2302      	moveq	r3, #2
 800078a:	430b      	orrs	r3, r1
 800078c:	7013      	strb	r3, [r2, #0]
			}
			break;
		case INTER_ELEMENT:
			// Insert time between dits/dahs
			update_PaddleLatch();               // latch paddle state
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 800078e:	f003 fcf9 	bl	8004184 <HAL_GetTick>
 8000792:	4b62      	ldr	r3, [pc, #392]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4298      	cmp	r0, r3
 8000798:	d9c0      	bls.n	800071c <HAL_TIM_PeriodElapsedCallback+0x78>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 800079a:	4a61      	ldr	r2, [pc, #388]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800079c:	7813      	ldrb	r3, [r2, #0]
 800079e:	f013 0104 	ands.w	r1, r3, #4
 80007a2:	f000 80a1 	beq.w	80008e8 <HAL_TIM_PeriodElapsedCallback+0x244>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007a6:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007aa:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007ac:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007ae:	7029      	strb	r1, [r5, #0]
}
 80007b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if((KEYER_DASH) ||
 80007b2:	2140      	movs	r1, #64	; 0x40
 80007b4:	485b      	ldr	r0, [pc, #364]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80007b6:	f006 fcc9 	bl	800714c <HAL_GPIO_ReadPin>
 80007ba:	b140      	cbz	r0, 80007ce <HAL_TIM_PeriodElapsedCallback+0x12a>
					(KEYER_DOT) ||
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	4859      	ldr	r0, [pc, #356]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80007c0:	f006 fcc4 	bl	800714c <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 80007c4:	b118      	cbz	r0, 80007ce <HAL_TIM_PeriodElapsedCallback+0x12a>
					(keyerControl & 0x03))
 80007c6:	4b56      	ldr	r3, [pc, #344]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
					(KEYER_DOT) ||
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	0798      	lsls	r0, r3, #30
 80007cc:	d0a6      	beq.n	800071c <HAL_TIM_PeriodElapsedCallback+0x78>
	if(KEYER_DASH) {
 80007ce:	2140      	movs	r1, #64	; 0x40
 80007d0:	4854      	ldr	r0, [pc, #336]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80007d2:	f006 fcbb 	bl	800714c <HAL_GPIO_ReadPin>
 80007d6:	b948      	cbnz	r0, 80007ec <HAL_TIM_PeriodElapsedCallback+0x148>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80007d8:	4b53      	ldr	r3, [pc, #332]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80007da:	4a51      	ldr	r2, [pc, #324]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	7811      	ldrb	r1, [r2, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	bf14      	ite	ne
 80007e4:	2302      	movne	r3, #2
 80007e6:	2301      	moveq	r3, #1
 80007e8:	430b      	orrs	r3, r1
 80007ea:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	484d      	ldr	r0, [pc, #308]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80007f0:	f006 fcac 	bl	800714c <HAL_GPIO_ReadPin>
 80007f4:	b948      	cbnz	r0, 800080a <HAL_TIM_PeriodElapsedCallback+0x166>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80007f6:	4b4c      	ldr	r3, [pc, #304]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80007f8:	4a49      	ldr	r2, [pc, #292]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	7811      	ldrb	r1, [r2, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	bf14      	ite	ne
 8000802:	2301      	movne	r3, #1
 8000804:	2302      	moveq	r3, #2
 8000806:	430b      	orrs	r3, r1
 8000808:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 800080a:	2301      	movs	r3, #1
 800080c:	702b      	strb	r3, [r5, #0]
}
 800080e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(keyerControl & DIT_L) {
 8000810:	4a43      	ldr	r2, [pc, #268]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000812:	7813      	ldrb	r3, [r2, #0]
 8000814:	07d9      	lsls	r1, r3, #31
 8000816:	d54b      	bpl.n	80008b0 <HAL_TIM_PeriodElapsedCallback+0x20c>
				ktimer = ditTime;
 8000818:	4c46      	ldr	r4, [pc, #280]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x290>)
				keyerControl |= DIT_PROC;
 800081a:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 800081e:	483f      	ldr	r0, [pc, #252]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x278>)
				keyerState = KEYED_PREP;
 8000820:	2103      	movs	r1, #3
				ktimer = ditTime;
 8000822:	6824      	ldr	r4, [r4, #0]
				keyerControl |= DIT_PROC;
 8000824:	7013      	strb	r3, [r2, #0]
				ktimer = ditTime;
 8000826:	6004      	str	r4, [r0, #0]
				keyerState = KEYED_PREP;
 8000828:	7029      	strb	r1, [r5, #0]
}
 800082a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			Key_state = HIGH;
 800082c:	4a42      	ldr	r2, [pc, #264]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800082e:	2001      	movs	r0, #1
 8000830:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 8000832:	bb23      	cbnz	r3, 800087e <HAL_TIM_PeriodElapsedCallback+0x1da>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 8000834:	4e41      	ldr	r6, [pc, #260]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000836:	4f42      	ldr	r7, [pc, #264]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000838:	7833      	ldrb	r3, [r6, #0]
 800083a:	b30b      	cbz	r3, 8000880 <HAL_TIM_PeriodElapsedCallback+0x1dc>
 800083c:	783b      	ldrb	r3, [r7, #0]
 800083e:	b9fb      	cbnz	r3, 8000880 <HAL_TIM_PeriodElapsedCallback+0x1dc>
					Saved_pk = pk;
 8000840:	4a3b      	ldr	r2, [pc, #236]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000842:	4b3a      	ldr	r3, [pc, #232]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000844:	6812      	ldr	r2, [r2, #0]
 8000846:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8000848:	f002 fa3a 	bl	8002cc0 <TXSwitch>
			HAL_Delay(txdelay);
 800084c:	7830      	ldrb	r0, [r6, #0]
 800084e:	f003 fc9f 	bl	8004190 <HAL_Delay>
 8000852:	e015      	b.n	8000880 <HAL_TIM_PeriodElapsedCallback+0x1dc>
			if(keyerControl & DAH_L) {
 8000854:	4b32      	ldr	r3, [pc, #200]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f013 0302 	ands.w	r3, r3, #2
 800085c:	d00d      	beq.n	800087a <HAL_TIM_PeriodElapsedCallback+0x1d6>
				ktimer = ditTime*3;
 800085e:	4b35      	ldr	r3, [pc, #212]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x290>)
				keyerState = KEYED_PREP;
 8000860:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 8000862:	4a2e      	ldr	r2, [pc, #184]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000864:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 8000866:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 8000868:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800086c:	6013      	str	r3, [r2, #0]
}
 800086e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TXSwitch(0);
 8000870:	2000      	movs	r0, #0
 8000872:	f002 fa25 	bl	8002cc0 <TXSwitch>
 8000876:	6823      	ldr	r3, [r4, #0]
 8000878:	e759      	b.n	800072e <HAL_TIM_PeriodElapsedCallback+0x8a>
				keyerState = IDLE;
 800087a:	702b      	strb	r3, [r5, #0]
}
 800087c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800087e:	4f30      	ldr	r7, [pc, #192]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x29c>)
	tx = tx_enable;
 8000880:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 8000882:	2300      	movs	r3, #0
			CarrierEnable(1);
 8000884:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 8000886:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 8000888:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 800088a:	f002 fa7d 	bl	8002d88 <CarrierEnable>
		TXSwitch(1);
 800088e:	4630      	mov	r0, r6
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000890:	4c22      	ldr	r4, [pc, #136]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x278>)
		TXSwitch(1);
 8000892:	f002 fa15 	bl	8002cc0 <TXSwitch>
			keyerState = KEYED;                 // next state
 8000896:	2604      	movs	r6, #4
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000898:	f003 fc74 	bl	8004184 <HAL_GetTick>
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800089c:	4920      	ldr	r1, [pc, #128]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x27c>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800089e:	6822      	ldr	r2, [r4, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 80008a0:	780b      	ldrb	r3, [r1, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 80008a2:	4410      	add	r0, r2
			keyerState = KEYED;                 // next state
 80008a4:	702e      	strb	r6, [r5, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 80008a6:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 80008aa:	6020      	str	r0, [r4, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 80008ac:	700b      	strb	r3, [r1, #0]
}
 80008ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				keyerState = CHK_DAH;
 80008b0:	2302      	movs	r3, #2
 80008b2:	702b      	strb	r3, [r5, #0]
}
 80008b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				Key_state = LOW;
 80008b6:	4a20      	ldr	r2, [pc, #128]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80008b8:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 80008ba:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 80008bc:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 80008be:	b9c0      	cbnz	r0, 80008f2 <HAL_TIM_PeriodElapsedCallback+0x24e>
	tx = tx_enable;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x29c>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008c2:	4f1c      	ldr	r7, [pc, #112]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x290>)
	tx = tx_enable;
 80008c4:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 80008c6:	f002 fa5f 	bl	8002d88 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008ca:	f003 fc5b 	bl	8004184 <HAL_GetTick>
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80008d4:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80008d6:	b1a0      	cbz	r0, 8000902 <HAL_TIM_PeriodElapsedCallback+0x25e>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 80008d8:	f003 fc54 	bl	8004184 <HAL_GetTick>
 80008dc:	683b      	ldr	r3, [r7, #0]
				keyerState = INTER_ELEMENT;     // next state
 80008de:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 80008e0:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 80008e2:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 80008e4:	6030      	str	r0, [r6, #0]
}
 80008e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				} else {
					keyerControl &= ~(DAH_L);              // clear dah latch
 80008e8:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 80008ec:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 80008ee:	7013      	strb	r3, [r2, #0]
}
 80008f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pk = Saved_pk;
 80008f2:	4a0e      	ldr	r2, [pc, #56]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x288>)
 80008f4:	490e      	ldr	r1, [pc, #56]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008f6:	6810      	ldr	r0, [r2, #0]
 80008f8:	4f0e      	ldr	r7, [pc, #56]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x290>)
	tx = tx_enable;
 80008fa:	4a11      	ldr	r2, [pc, #68]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x29c>)
			semi_qsk_timeout = 0;
 80008fc:	6023      	str	r3, [r4, #0]
			pk = Saved_pk;
 80008fe:	6008      	str	r0, [r1, #0]
	tx = tx_enable;
 8000900:	7013      	strb	r3, [r2, #0]
			TXSwitch(0);
 8000902:	2000      	movs	r0, #0
 8000904:	f002 f9dc 	bl	8002cc0 <TXSwitch>
			semi_qsk_timeout = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	6023      	str	r3, [r4, #0]
 800090c:	e7e4      	b.n	80008d8 <HAL_TIM_PeriodElapsedCallback+0x234>
 800090e:	bf00      	nop
 8000910:	2400ee24 	.word	0x2400ee24
 8000914:	2400cda0 	.word	0x2400cda0
 8000918:	24003dd0 	.word	0x24003dd0
 800091c:	2400ddb8 	.word	0x2400ddb8
 8000920:	24005814 	.word	0x24005814
 8000924:	58020000 	.word	0x58020000
 8000928:	24004f5c 	.word	0x24004f5c
 800092c:	24009c30 	.word	0x24009c30
 8000930:	2400ee20 	.word	0x2400ee20
 8000934:	2400898c 	.word	0x2400898c
 8000938:	2400f228 	.word	0x2400f228
 800093c:	24003f28 	.word	0x24003f28
 8000940:	240091e2 	.word	0x240091e2

08000944 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <Load_Presets+0x40>)
{
 8000946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800094a:	4c0f      	ldr	r4, [pc, #60]	; (8000988 <Load_Presets+0x44>)
 800094c:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000950:	4f0e      	ldr	r7, [pc, #56]	; (800098c <Load_Presets+0x48>)
 8000952:	4e0f      	ldr	r6, [pc, #60]	; (8000990 <Load_Presets+0x4c>)
 8000954:	4d0f      	ldr	r5, [pc, #60]	; (8000994 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000956:	4621      	mov	r1, r4
 8000958:	4618      	mov	r0, r3
 800095a:	f00e fabf 	bl	800eedc <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 800095e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 8000962:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000964:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 8000968:	f857 0b04 	ldr.w	r0, [r7], #4
 800096c:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 800096e:	7519      	strb	r1, [r3, #20]
 8000970:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 8000972:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000976:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 800097a:	4543      	cmp	r3, r8
 800097c:	d1eb      	bne.n	8000956 <Load_Presets+0x12>
	}
}
 800097e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000982:	bf00      	nop
 8000984:	24009a7c 	.word	0x24009a7c
 8000988:	24000000 	.word	0x24000000
 800098c:	080184f8 	.word	0x080184f8
 8000990:	0801852f 	.word	0x0801852f
 8000994:	080184e7 	.word	0x080184e7

08000998 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <SetBW+0x8c>)
	CurrentBW = newbw;
 800099a:	4a23      	ldr	r2, [pc, #140]	; (8000a28 <SetBW+0x90>)
{
 800099c:	b470      	push	{r4, r5, r6}
 800099e:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 80009a0:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80009a2:	2b03      	cmp	r3, #3
 80009a4:	d83c      	bhi.n	8000a20 <SetBW+0x88>
 80009a6:	e8df f003 	tbb	[pc, r3]
 80009aa:	1c0f      	.short	0x1c0f
 80009ac:	022f      	.short	0x022f

		break;

	case CW  :

		bw[CW] = newbw;
 80009ae:	491f      	ldr	r1, [pc, #124]	; (8000a2c <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 80009b0:	2500      	movs	r5, #0
 80009b2:	4c1f      	ldr	r4, [pc, #124]	; (8000a30 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 80009b8:	70c8      	strb	r0, [r1, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009ba:	4a1e      	ldr	r2, [pc, #120]	; (8000a34 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 80009bc:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009be:	491e      	ldr	r1, [pc, #120]	; (8000a38 <SetBW+0xa0>)
 80009c0:	481e      	ldr	r0, [pc, #120]	; (8000a3c <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 80009c2:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009c4:	f001 b898 	b.w	8001af8 <SDR_2R_toC_f32>
		bw[AM] = newbw;
 80009c8:	4918      	ldr	r1, [pc, #96]	; (8000a2c <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 80009ca:	2500      	movs	r5, #0
 80009cc:	4c1c      	ldr	r4, [pc, #112]	; (8000a40 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 80009d2:	7008      	strb	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009d4:	4a17      	ldr	r2, [pc, #92]	; (8000a34 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 80009d6:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009d8:	491a      	ldr	r1, [pc, #104]	; (8000a44 <SetBW+0xac>)
 80009da:	481b      	ldr	r0, [pc, #108]	; (8000a48 <SetBW+0xb0>)
}	
 80009dc:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009de:	f001 b88b 	b.w	8001af8 <SDR_2R_toC_f32>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009e2:	1e06      	subs	r6, r0, #0
		bw[LSB] = newbw;
 80009e4:	4a11      	ldr	r2, [pc, #68]	; (8000a2c <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009e6:	4916      	ldr	r1, [pc, #88]	; (8000a40 <SetBW+0xa8>)
		LSBindex = 0; // TODO toglimi
 80009e8:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009ec:	bf18      	it	ne
 80009ee:	2601      	movne	r6, #1
		LSBindex = 0; // TODO toglimi
 80009f0:	4c16      	ldr	r4, [pc, #88]	; (8000a4c <SetBW+0xb4>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[LSBindex],
 80009f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[LSB] = newbw;
 80009f6:	7050      	strb	r0, [r2, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009f8:	800e      	strh	r6, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009fa:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <SetBW+0x9c>)
		USBindex = 0; // TODO toglimi
 80009fc:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009fe:	4914      	ldr	r1, [pc, #80]	; (8000a50 <SetBW+0xb8>)
 8000a00:	4814      	ldr	r0, [pc, #80]	; (8000a54 <SetBW+0xbc>)
}	
 8000a02:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a04:	f001 b878 	b.w	8001af8 <SDR_2R_toC_f32>
		bw[USB] = newbw;
 8000a08:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <SetBW+0x94>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000a0a:	1e06      	subs	r6, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000a0c:	490c      	ldr	r1, [pc, #48]	; (8000a40 <SetBW+0xa8>)
		USBindex = 0; // TODO toglimi
 8000a0e:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000a12:	bf18      	it	ne
 8000a14:	2601      	movne	r6, #1
		USBindex = 0; // TODO toglimi
 8000a16:	4c10      	ldr	r4, [pc, #64]	; (8000a58 <SetBW+0xc0>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[USB] = newbw;
 8000a1c:	7090      	strb	r0, [r2, #2]
 8000a1e:	e7eb      	b.n	80009f8 <SetBW+0x60>
}	
 8000a20:	bc70      	pop	{r4, r5, r6}
 8000a22:	4770      	bx	lr
 8000a24:	2400ddb4 	.word	0x2400ddb4
 8000a28:	24001db4 	.word	0x24001db4
 8000a2c:	24009c2c 	.word	0x24009c2c
 8000a30:	24009c24 	.word	0x24009c24
 8000a34:	20004000 	.word	0x20004000
 8000a38:	080144e8 	.word	0x080144e8
 8000a3c:	080154e8 	.word	0x080154e8
 8000a40:	2400f22e 	.word	0x2400f22e
 8000a44:	080124e8 	.word	0x080124e8
 8000a48:	080134e8 	.word	0x080134e8
 8000a4c:	2400f22c 	.word	0x2400f22c
 8000a50:	080164e8 	.word	0x080164e8
 8000a54:	080174e8 	.word	0x080174e8
 8000a58:	240091ec 	.word	0x240091ec

08000a5c <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000a5c:	4b23      	ldr	r3, [pc, #140]	; (8000aec <SetAGC+0x90>)
	CurrentAGC =newAGC;
 8000a5e:	4a24      	ldr	r2, [pc, #144]	; (8000af0 <SetAGC+0x94>)
{
 8000a60:	b430      	push	{r4, r5}
 8000a62:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000a64:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d810      	bhi.n	8000a8c <SetAGC+0x30>
 8000a6a:	e8df f003 	tbb	[pc, r3]
 8000a6e:	2011      	.short	0x2011
 8000a70:	022f      	.short	0x022f
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8000a72:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a74:	4a20      	ldr	r2, [pc, #128]	; (8000af8 <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a76:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a7a:	4c20      	ldr	r4, [pc, #128]	; (8000afc <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a7c:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000a80:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a82:	4a1f      	ldr	r2, [pc, #124]	; (8000b00 <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 8000a84:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a86:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a88:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 8000a8a:	70d8      	strb	r0, [r3, #3]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8000a8c:	bc30      	pop	{r4, r5}
 8000a8e:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000a90:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a92:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a94:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a98:	4c18      	ldr	r4, [pc, #96]	; (8000afc <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a9a:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000a9e:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000aa0:	4a17      	ldr	r2, [pc, #92]	; (8000b00 <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000aa4:	6025      	str	r5, [r4, #0]
	case AM :       agc[AM] = newAGC;
 8000aa6:	7018      	strb	r0, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000aa8:	8011      	strh	r1, [r2, #0]
}	
 8000aaa:	bc30      	pop	{r4, r5}
 8000aac:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8000aae:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ab0:	4a11      	ldr	r2, [pc, #68]	; (8000af8 <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ab2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000ab6:	4c11      	ldr	r4, [pc, #68]	; (8000afc <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ab8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000abc:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000abe:	4a10      	ldr	r2, [pc, #64]	; (8000b00 <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ac2:	6065      	str	r5, [r4, #4]
	case LSB :      agc[LSB] = newAGC;
 8000ac4:	7058      	strb	r0, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac6:	8051      	strh	r1, [r2, #2]
}	
 8000ac8:	bc30      	pop	{r4, r5}
 8000aca:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ace:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000ad0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000ad4:	4c09      	ldr	r4, [pc, #36]	; (8000afc <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ad6:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000ada:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000adc:	4a08      	ldr	r2, [pc, #32]	; (8000b00 <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 8000ade:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8000ae0:	60a5      	str	r5, [r4, #8]
	case USB :      agc[USB] = newAGC;
 8000ae2:	7098      	strb	r0, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ae4:	8091      	strh	r1, [r2, #4]
}	
 8000ae6:	bc30      	pop	{r4, r5}
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	2400ddb4 	.word	0x2400ddb4
 8000af0:	240019a0 	.word	0x240019a0
 8000af4:	2400dda4 	.word	0x2400dda4
 8000af8:	2400ac3c 	.word	0x2400ac3c
 8000afc:	24003dc0 	.word	0x24003dc0
 8000b00:	240091d0 	.word	0x240091d0
 8000b04:	24008988 	.word	0x24008988

08000b08 <Tune_Preset>:
{
 8000b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000b0c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000b10:	4e48      	ldr	r6, [pc, #288]	; (8000c34 <Tune_Preset+0x12c>)
 8000b12:	4a49      	ldr	r2, [pc, #292]	; (8000c38 <Tune_Preset+0x130>)
{
 8000b14:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8000b16:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 8000b1a:	4f48      	ldr	r7, [pc, #288]	; (8000c3c <Tune_Preset+0x134>)
	LOfreq = psets[Idx].freq;
 8000b1c:	0045      	lsls	r5, r0, #1
 8000b1e:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000b20:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000b22:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000b24:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8000b26:	2b03      	cmp	r3, #3
 8000b28:	d87d      	bhi.n	8000c26 <Tune_Preset+0x11e>
 8000b2a:	e8df f003 	tbb	[pc, r3]
 8000b2e:	6458      	.short	0x6458
 8000b30:	0270      	.short	0x0270
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000b32:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8000c78 <Tune_Preset+0x170>
 8000b36:	f898 0003 	ldrb.w	r0, [r8, #3]
 8000b3a:	f7ff ff2d 	bl	8000998 <SetBW>
 8000b3e:	4b40      	ldr	r3, [pc, #256]	; (8000c40 <Tune_Preset+0x138>)
 8000b40:	78d8      	ldrb	r0, [r3, #3]
 8000b42:	f7ff ff8b 	bl	8000a5c <SetAGC>
		break;
 8000b46:	783b      	ldrb	r3, [r7, #0]
	SetBW( psets[Idx].bw);
 8000b48:	4425      	add	r5, r4
	CurrentBW = newbw;
 8000b4a:	493e      	ldr	r1, [pc, #248]	; (8000c44 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000b4c:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000b50:	7d6a      	ldrb	r2, [r5, #21]
	CurrentBW = newbw;
 8000b52:	700a      	strb	r2, [r1, #0]
	switch(CurrentMode)
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	d80f      	bhi.n	8000b78 <Tune_Preset+0x70>
 8000b58:	e8df f003 	tbb	[pc, r3]
 8000b5c:	0217372a 	.word	0x0217372a
		CWindex = 0; // TODO toglimi
 8000b60:	4839      	ldr	r0, [pc, #228]	; (8000c48 <Tune_Preset+0x140>)
 8000b62:	2500      	movs	r5, #0
		bw[CW] = newbw;
 8000b64:	f888 2003 	strb.w	r2, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8000b6c:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b6e:	4a37      	ldr	r2, [pc, #220]	; (8000c4c <Tune_Preset+0x144>)
 8000b70:	4937      	ldr	r1, [pc, #220]	; (8000c50 <Tune_Preset+0x148>)
 8000b72:	4838      	ldr	r0, [pc, #224]	; (8000c54 <Tune_Preset+0x14c>)
 8000b74:	f000 ffc0 	bl	8001af8 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000b78:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000b7c:	4836      	ldr	r0, [pc, #216]	; (8000c58 <Tune_Preset+0x150>)
 8000b7e:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8000b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000b86:	f00e b9a9 	b.w	800eedc <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000b8a:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000b8c:	4933      	ldr	r1, [pc, #204]	; (8000c5c <Tune_Preset+0x154>)
		USBindex = 0; // TODO toglimi
 8000b8e:	4834      	ldr	r0, [pc, #208]	; (8000c60 <Tune_Preset+0x158>)
 8000b90:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000b94:	bf18      	it	ne
 8000b96:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000b98:	f888 2002 	strb.w	r2, [r8, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000b9c:	800f      	strh	r7, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000b9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8000ba2:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000ba4:	4a29      	ldr	r2, [pc, #164]	; (8000c4c <Tune_Preset+0x144>)
 8000ba6:	492f      	ldr	r1, [pc, #188]	; (8000c64 <Tune_Preset+0x15c>)
 8000ba8:	482f      	ldr	r0, [pc, #188]	; (8000c68 <Tune_Preset+0x160>)
 8000baa:	f000 ffa5 	bl	8001af8 <SDR_2R_toC_f32>
		break;
 8000bae:	e7e3      	b.n	8000b78 <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8000bb0:	482a      	ldr	r0, [pc, #168]	; (8000c5c <Tune_Preset+0x154>)
 8000bb2:	2500      	movs	r5, #0
		bw[AM] = newbw;
 8000bb4:	f888 2000 	strb.w	r2, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000bbc:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bbe:	4a23      	ldr	r2, [pc, #140]	; (8000c4c <Tune_Preset+0x144>)
 8000bc0:	492a      	ldr	r1, [pc, #168]	; (8000c6c <Tune_Preset+0x164>)
 8000bc2:	482b      	ldr	r0, [pc, #172]	; (8000c70 <Tune_Preset+0x168>)
 8000bc4:	f000 ff98 	bl	8001af8 <SDR_2R_toC_f32>
		break;
 8000bc8:	e7d6      	b.n	8000b78 <Tune_Preset+0x70>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bca:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bcc:	4923      	ldr	r1, [pc, #140]	; (8000c5c <Tune_Preset+0x154>)
		LSBindex = 0; // TODO toglimi
 8000bce:	4829      	ldr	r0, [pc, #164]	; (8000c74 <Tune_Preset+0x16c>)
 8000bd0:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bd4:	bf18      	it	ne
 8000bd6:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000bd8:	f888 2001 	strb.w	r2, [r8, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bdc:	e7de      	b.n	8000b9c <Tune_Preset+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000bde:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8000c78 <Tune_Preset+0x170>
 8000be2:	f898 0000 	ldrb.w	r0, [r8]
 8000be6:	f7ff fed7 	bl	8000998 <SetBW>
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <Tune_Preset+0x138>)
 8000bec:	7818      	ldrb	r0, [r3, #0]
 8000bee:	f7ff ff35 	bl	8000a5c <SetAGC>
		break;
 8000bf2:	783b      	ldrb	r3, [r7, #0]

	default :
		break;
	}
}	
 8000bf4:	e7a8      	b.n	8000b48 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000bf6:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8000c78 <Tune_Preset+0x170>
 8000bfa:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000bfe:	f7ff fecb 	bl	8000998 <SetBW>
 8000c02:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <Tune_Preset+0x138>)
 8000c04:	7858      	ldrb	r0, [r3, #1]
 8000c06:	f7ff ff29 	bl	8000a5c <SetAGC>
		break;
 8000c0a:	783b      	ldrb	r3, [r7, #0]
 8000c0c:	e79c      	b.n	8000b48 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c0e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000c78 <Tune_Preset+0x170>
 8000c12:	f898 0002 	ldrb.w	r0, [r8, #2]
 8000c16:	f7ff febf 	bl	8000998 <SetBW>
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <Tune_Preset+0x138>)
 8000c1c:	7898      	ldrb	r0, [r3, #2]
 8000c1e:	f7ff ff1d 	bl	8000a5c <SetAGC>
		break;
 8000c22:	783b      	ldrb	r3, [r7, #0]
 8000c24:	e790      	b.n	8000b48 <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8000c26:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8000c28:	4a06      	ldr	r2, [pc, #24]	; (8000c44 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000c2a:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000c2e:	7d5b      	ldrb	r3, [r3, #21]
 8000c30:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000c32:	e7a1      	b.n	8000b78 <Tune_Preset+0x70>
 8000c34:	24009a7c 	.word	0x24009a7c
 8000c38:	2400ac40 	.word	0x2400ac40
 8000c3c:	2400ddb4 	.word	0x2400ddb4
 8000c40:	24008988 	.word	0x24008988
 8000c44:	24001db4 	.word	0x24001db4
 8000c48:	24009c24 	.word	0x24009c24
 8000c4c:	20004000 	.word	0x20004000
 8000c50:	080144e8 	.word	0x080144e8
 8000c54:	080154e8 	.word	0x080154e8
 8000c58:	240057e4 	.word	0x240057e4
 8000c5c:	2400f22e 	.word	0x2400f22e
 8000c60:	240091ec 	.word	0x240091ec
 8000c64:	080164e8 	.word	0x080164e8
 8000c68:	080174e8 	.word	0x080174e8
 8000c6c:	080124e8 	.word	0x080124e8
 8000c70:	080134e8 	.word	0x080134e8
 8000c74:	2400f22c 	.word	0x2400f22c
 8000c78:	24009c2c 	.word	0x24009c2c

08000c7c <SetMode>:
{
 8000c7c:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8000c7e:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <SetMode+0x64>)
 8000c80:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8000c82:	2803      	cmp	r0, #3
 8000c84:	d82b      	bhi.n	8000cde <SetMode+0x62>
 8000c86:	e8df f000 	tbb	[pc, r0]
 8000c8a:	160c      	.short	0x160c
 8000c8c:	0220      	.short	0x0220
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <SetMode+0x68>)
 8000c90:	78d8      	ldrb	r0, [r3, #3]
 8000c92:	f7ff fe81 	bl	8000998 <SetBW>
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <SetMode+0x6c>)
 8000c98:	78d8      	ldrb	r0, [r3, #3]
}	
 8000c9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c9e:	f7ff bedd 	b.w	8000a5c <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <SetMode+0x68>)
 8000ca4:	7818      	ldrb	r0, [r3, #0]
 8000ca6:	f7ff fe77 	bl	8000998 <SetBW>
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <SetMode+0x6c>)
 8000cac:	7818      	ldrb	r0, [r3, #0]
}	
 8000cae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000cb2:	f7ff bed3 	b.w	8000a5c <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <SetMode+0x68>)
 8000cb8:	7858      	ldrb	r0, [r3, #1]
 8000cba:	f7ff fe6d 	bl	8000998 <SetBW>
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <SetMode+0x6c>)
 8000cc0:	7858      	ldrb	r0, [r3, #1]
}	
 8000cc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cc6:	f7ff bec9 	b.w	8000a5c <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cca:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <SetMode+0x68>)
 8000ccc:	7898      	ldrb	r0, [r3, #2]
 8000cce:	f7ff fe63 	bl	8000998 <SetBW>
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <SetMode+0x6c>)
 8000cd4:	7898      	ldrb	r0, [r3, #2]
}	
 8000cd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cda:	f7ff bebf 	b.w	8000a5c <SetAGC>
}	
 8000cde:	bd08      	pop	{r3, pc}
 8000ce0:	2400ddb4 	.word	0x2400ddb4
 8000ce4:	24009c2c 	.word	0x24009c2c
 8000ce8:	24008988 	.word	0x24008988
 8000cec:	00000000 	.word	0x00000000

08000cf0 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000cf0:	2809      	cmp	r0, #9
{
 8000cf2:	b508      	push	{r3, lr}
	if (idx == 9)
 8000cf4:	d012      	beq.n	8000d1c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8000cf6:	f1c0 0005 	rsb	r0, r0, #5
 8000cfa:	ee06 0a90 	vmov	s13, r0
 8000cfe:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000d28 <SetFstep+0x38>
 8000d02:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8000d06:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000d0a:	f010 fa85 	bl	8011218 <exp>
 8000d0e:	4a08      	ldr	r2, [pc, #32]	; (8000d30 <SetFstep+0x40>)
 8000d10:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000d14:	ee17 3a90 	vmov	r3, s15
 8000d18:	6013      	str	r3, [r2, #0]
}	
 8000d1a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000d1c:	f242 3328 	movw	r3, #9000	; 0x2328
 8000d20:	4a03      	ldr	r2, [pc, #12]	; (8000d30 <SetFstep+0x40>)
 8000d22:	6013      	str	r3, [r2, #0]
}	
 8000d24:	bd08      	pop	{r3, pc}
 8000d26:	bf00      	nop
 8000d28:	bbb55516 	.word	0xbbb55516
 8000d2c:	40026bb1 	.word	0x40026bb1
 8000d30:	2400ddac 	.word	0x2400ddac

08000d34 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d34:	4b2c      	ldr	r3, [pc, #176]	; (8000de8 <FplusClicked+0xb4>)
 8000d36:	ee07 0a90 	vmov	s15, r0
 8000d3a:	4a2c      	ldr	r2, [pc, #176]	; (8000dec <FplusClicked+0xb8>)
 8000d3c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000d40:	ed93 6a00 	vldr	s12, [r3]
 8000d44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d48:	ed92 7a00 	vldr	s14, [r2]
 8000d4c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d50:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d52:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000d56:	4927      	ldr	r1, [pc, #156]	; (8000df4 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000d58:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000df8 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d5c:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000d60:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d62:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4c24      	ldr	r4, [pc, #144]	; (8000dfc <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000d6a:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d6c:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d70:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000d72:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d74:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8000d78:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8000d7c:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d80:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000d84:	2b03      	cmp	r3, #3
 8000d86:	d80b      	bhi.n	8000da0 <FplusClicked+0x6c>
 8000d88:	e8df f003 	tbb	[pc, r3]
 8000d8c:	02241b12 	.word	0x02241b12
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000d90:	78c8      	ldrb	r0, [r1, #3]
 8000d92:	f7ff fe01 	bl	8000998 <SetBW>
 8000d96:	4b1a      	ldr	r3, [pc, #104]	; (8000e00 <FplusClicked+0xcc>)
 8000d98:	78d8      	ldrb	r0, [r3, #3]
 8000d9a:	f7ff fe5f 	bl	8000a5c <SetAGC>
		break;
 8000d9e:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000da0:	f7ff fdfa 	bl	8000998 <SetBW>
	strcpy(msg, psets[Idx].name);
 8000da4:	4915      	ldr	r1, [pc, #84]	; (8000dfc <FplusClicked+0xc8>)
 8000da6:	4817      	ldr	r0, [pc, #92]	; (8000e04 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000dac:	f00e b896 	b.w	800eedc <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000db0:	7808      	ldrb	r0, [r1, #0]
 8000db2:	f7ff fdf1 	bl	8000998 <SetBW>
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <FplusClicked+0xcc>)
 8000db8:	7818      	ldrb	r0, [r3, #0]
 8000dba:	f7ff fe4f 	bl	8000a5c <SetAGC>
		break;
 8000dbe:	7d60      	ldrb	r0, [r4, #21]
}	
 8000dc0:	e7ee      	b.n	8000da0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000dc2:	7848      	ldrb	r0, [r1, #1]
 8000dc4:	f7ff fde8 	bl	8000998 <SetBW>
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <FplusClicked+0xcc>)
 8000dca:	7858      	ldrb	r0, [r3, #1]
 8000dcc:	f7ff fe46 	bl	8000a5c <SetAGC>
		break;
 8000dd0:	7d60      	ldrb	r0, [r4, #21]
 8000dd2:	e7e5      	b.n	8000da0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000dd4:	7888      	ldrb	r0, [r1, #2]
 8000dd6:	f7ff fddf 	bl	8000998 <SetBW>
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <FplusClicked+0xcc>)
 8000ddc:	7898      	ldrb	r0, [r3, #2]
 8000dde:	f7ff fe3d 	bl	8000a5c <SetAGC>
		break;
 8000de2:	7d60      	ldrb	r0, [r4, #21]
 8000de4:	e7dc      	b.n	8000da0 <FplusClicked+0x6c>
 8000de6:	bf00      	nop
 8000de8:	2400ddac 	.word	0x2400ddac
 8000dec:	2400ac40 	.word	0x2400ac40
 8000df0:	2400ddb4 	.word	0x2400ddb4
 8000df4:	24009c2c 	.word	0x24009c2c
 8000df8:	4c3ebc20 	.word	0x4c3ebc20
 8000dfc:	24009a7c 	.word	0x24009a7c
 8000e00:	24008988 	.word	0x24008988
 8000e04:	240057e4 	.word	0x240057e4

08000e08 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e08:	4b2c      	ldr	r3, [pc, #176]	; (8000ebc <FminusClicked+0xb4>)
 8000e0a:	ee07 0a90 	vmov	s15, r0
 8000e0e:	4a2c      	ldr	r2, [pc, #176]	; (8000ec0 <FminusClicked+0xb8>)
 8000e10:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000e14:	ed93 6a00 	vldr	s12, [r3]
 8000e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000e1c:	ed92 7a00 	vldr	s14, [r2]
 8000e20:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e24:	4b27      	ldr	r3, [pc, #156]	; (8000ec4 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e26:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000e2a:	4927      	ldr	r1, [pc, #156]	; (8000ec8 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 8000e2c:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000ecc <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e30:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000e34:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e36:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	4c24      	ldr	r4, [pc, #144]	; (8000ed0 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000e3e:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e40:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e44:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000e46:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e48:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8000e4c:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8000e50:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e54:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d80b      	bhi.n	8000e74 <FminusClicked+0x6c>
 8000e5c:	e8df f003 	tbb	[pc, r3]
 8000e60:	02241b12 	.word	0x02241b12
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000e64:	78c8      	ldrb	r0, [r1, #3]
 8000e66:	f7ff fd97 	bl	8000998 <SetBW>
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <FminusClicked+0xcc>)
 8000e6c:	78d8      	ldrb	r0, [r3, #3]
 8000e6e:	f7ff fdf5 	bl	8000a5c <SetAGC>
		break;
 8000e72:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000e74:	f7ff fd90 	bl	8000998 <SetBW>
	strcpy(msg, psets[Idx].name);
 8000e78:	4915      	ldr	r1, [pc, #84]	; (8000ed0 <FminusClicked+0xc8>)
 8000e7a:	4817      	ldr	r0, [pc, #92]	; (8000ed8 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000e80:	f00e b82c 	b.w	800eedc <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e84:	7808      	ldrb	r0, [r1, #0]
 8000e86:	f7ff fd87 	bl	8000998 <SetBW>
 8000e8a:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <FminusClicked+0xcc>)
 8000e8c:	7818      	ldrb	r0, [r3, #0]
 8000e8e:	f7ff fde5 	bl	8000a5c <SetAGC>
		break;
 8000e92:	7d60      	ldrb	r0, [r4, #21]
}	
 8000e94:	e7ee      	b.n	8000e74 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e96:	7848      	ldrb	r0, [r1, #1]
 8000e98:	f7ff fd7e 	bl	8000998 <SetBW>
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <FminusClicked+0xcc>)
 8000e9e:	7858      	ldrb	r0, [r3, #1]
 8000ea0:	f7ff fddc 	bl	8000a5c <SetAGC>
		break;
 8000ea4:	7d60      	ldrb	r0, [r4, #21]
 8000ea6:	e7e5      	b.n	8000e74 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000ea8:	7888      	ldrb	r0, [r1, #2]
 8000eaa:	f7ff fd75 	bl	8000998 <SetBW>
 8000eae:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <FminusClicked+0xcc>)
 8000eb0:	7898      	ldrb	r0, [r3, #2]
 8000eb2:	f7ff fdd3 	bl	8000a5c <SetAGC>
		break;
 8000eb6:	7d60      	ldrb	r0, [r4, #21]
 8000eb8:	e7dc      	b.n	8000e74 <FminusClicked+0x6c>
 8000eba:	bf00      	nop
 8000ebc:	2400ddac 	.word	0x2400ddac
 8000ec0:	2400ac40 	.word	0x2400ac40
 8000ec4:	2400ddb4 	.word	0x2400ddb4
 8000ec8:	24009c2c 	.word	0x24009c2c
 8000ecc:	45fa0000 	.word	0x45fa0000
 8000ed0:	24009a7c 	.word	0x24009a7c
 8000ed4:	24008988 	.word	0x24008988
 8000ed8:	240057e4 	.word	0x240057e4

08000edc <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000ee0:	b5f0      	push	{r4, r5, r6, r7, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
{
 8000ee6:	b083      	sub	sp, #12
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000ee8:	497c      	ldr	r1, [pc, #496]	; (80010dc <HAL_GPIO_EXTI_Callback+0x1fc>)
 8000eea:	487d      	ldr	r0, [pc, #500]	; (80010e0 <HAL_GPIO_EXTI_Callback+0x200>)
 8000eec:	f000 ff12 	bl	8001d14 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000ef0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ef4:	497b      	ldr	r1, [pc, #492]	; (80010e4 <HAL_GPIO_EXTI_Callback+0x204>)
 8000ef6:	487c      	ldr	r0, [pc, #496]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x208>)
 8000ef8:	f000 ff0c 	bl	8001d14 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000efc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f00:	4a7a      	ldr	r2, [pc, #488]	; (80010ec <HAL_GPIO_EXTI_Callback+0x20c>)
 8000f02:	4977      	ldr	r1, [pc, #476]	; (80010e0 <HAL_GPIO_EXTI_Callback+0x200>)
 8000f04:	487a      	ldr	r0, [pc, #488]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x210>)
 8000f06:	f00c fde9 	bl	800dadc <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000f0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f0e:	4a79      	ldr	r2, [pc, #484]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x214>)
 8000f10:	4975      	ldr	r1, [pc, #468]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x208>)
 8000f12:	4879      	ldr	r0, [pc, #484]	; (80010f8 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f14:	f00c fde2 	bl	800dadc <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f18:	4978      	ldr	r1, [pc, #480]	; (80010fc <HAL_GPIO_EXTI_Callback+0x21c>)
 8000f1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);



	// copy into the (in place...) FFT buffer
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000f1e:	4c78      	ldr	r4, [pc, #480]	; (8001100 <HAL_GPIO_EXTI_Callback+0x220>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f20:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
*/

// TODO: check why with the original code above LSB and USB are swapped

 //if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000f24:	4d77      	ldr	r5, [pc, #476]	; (8001104 <HAL_GPIO_EXTI_Callback+0x224>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f26:	f000 fef5 	bl	8001d14 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f2e:	4a73      	ldr	r2, [pc, #460]	; (80010fc <HAL_GPIO_EXTI_Callback+0x21c>)
 8000f30:	4970      	ldr	r1, [pc, #448]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x214>)
 8000f32:	486e      	ldr	r0, [pc, #440]	; (80010ec <HAL_GPIO_EXTI_Callback+0x20c>)
 8000f34:	f000 fde0 	bl	8001af8 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000f38:	4620      	mov	r0, r4
 8000f3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f3e:	4972      	ldr	r1, [pc, #456]	; (8001108 <HAL_GPIO_EXTI_Callback+0x228>)
 8000f40:	f000 fee8 	bl	8001d14 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000f44:	2301      	movs	r3, #1
 8000f46:	4621      	mov	r1, r4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4870      	ldr	r0, [pc, #448]	; (800110c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000f4c:	f00c fd08 	bl	800d960 <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000f50:	782b      	ldrb	r3, [r5, #0]
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	f000 80aa 	beq.w	80010ac <HAL_GPIO_EXTI_Callback+0x1cc>

#ifdef TEST_WF
	if (ShowWF) {
 8000f58:	4b6d      	ldr	r3, [pc, #436]	; (8001110 <HAL_GPIO_EXTI_Callback+0x230>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d049      	beq.n	8000ff4 <HAL_GPIO_EXTI_Callback+0x114>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000f60:	2300      	movs	r3, #0
 8000f62:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000f66:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f70:	d240      	bcs.n	8000ff4 <HAL_GPIO_EXTI_Callback+0x114>
 8000f72:	4e68      	ldr	r6, [pc, #416]	; (8001114 <HAL_GPIO_EXTI_Callback+0x234>)
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000f74:	2700      	movs	r7, #0
		{
			tmp = FFTbuf[WFSample] * FFTbuf[WFSample] + FFTbuf[WFSample+1] * FFTbuf[WFSample+1];
 8000f76:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000f7a:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000f7e:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8000f82:	b292      	uxth	r2, r2
 8000f84:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	b289      	uxth	r1, r1
 8000f8e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000f92:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8000f96:	edd0 7a01 	vldr	s15, [r0, #4]
 8000f9a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8000f9e:	ed91 7a01 	vldr	s14, [r1, #4]
 8000fa2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000fa6:	edd2 6a00 	vldr	s13, [r2]
 8000faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000fb6:	edcd 7a01 	vstr	s15, [sp, #4]
			arm_sqrt_f32(tmp, &WFBuffer[WFSample >> 1]);
 8000fba:	eddd 7a01 	vldr	s15, [sp, #4]
 8000fbe:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000fc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fc6:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 8000fd2:	db71      	blt.n	80010b8 <HAL_GPIO_EXTI_Callback+0x1d8>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8000fd4:	eeb1 7ae7 	vsqrt.f32	s14, s15
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000fd8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000fdc:	3302      	adds	r3, #2
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000fe4:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000fee:	ed82 7a00 	vstr	s14, [r2]
 8000ff2:	d3c0      	bcc.n	8000f76 <HAL_GPIO_EXTI_Callback+0x96>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	4a47      	ldr	r2, [pc, #284]	; (8001118 <HAL_GPIO_EXTI_Callback+0x238>)
 8000ffa:	4948      	ldr	r1, [pc, #288]	; (800111c <HAL_GPIO_EXTI_Callback+0x23c>)
 8000ffc:	4840      	ldr	r0, [pc, #256]	; (8001100 <HAL_GPIO_EXTI_Callback+0x220>)
 8000ffe:	f00c ff25 	bl	800de4c <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8001002:	2301      	movs	r3, #1
 8001004:	4944      	ldr	r1, [pc, #272]	; (8001118 <HAL_GPIO_EXTI_Callback+0x238>)
 8001006:	461a      	mov	r2, r3
 8001008:	4840      	ldr	r0, [pc, #256]	; (800110c <HAL_GPIO_EXTI_Callback+0x22c>)
 800100a:	f00c fca9 	bl	800d960 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 800100e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001012:	4943      	ldr	r1, [pc, #268]	; (8001120 <HAL_GPIO_EXTI_Callback+0x240>)
 8001014:	4843      	ldr	r0, [pc, #268]	; (8001124 <HAL_GPIO_EXTI_Callback+0x244>)
 8001016:	f000 fe7d 	bl	8001d14 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 800101a:	782b      	ldrb	r3, [r5, #0]
 800101c:	2b02      	cmp	r3, #2
 800101e:	d826      	bhi.n	800106e <HAL_GPIO_EXTI_Callback+0x18e>
 8001020:	2b00      	cmp	r3, #0
 8001022:	d13e      	bne.n	80010a2 <HAL_GPIO_EXTI_Callback+0x1c2>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 8001024:	4940      	ldr	r1, [pc, #256]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 8001026:	483f      	ldr	r0, [pc, #252]	; (8001124 <HAL_GPIO_EXTI_Callback+0x244>)
 8001028:	f000 ffca 	bl	8001fc0 <SDR_demodAM_AGC>
#endif


	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800102c:	4b3f      	ldr	r3, [pc, #252]	; (800112c <HAL_GPIO_EXTI_Callback+0x24c>)
 800102e:	7819      	ldrb	r1, [r3, #0]
 8001030:	b369      	cbz	r1, 800108e <HAL_GPIO_EXTI_Callback+0x1ae>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume; //Volume
			else
				fAudio[i] = -volume;
 8001032:	493f      	ldr	r1, [pc, #252]	; (8001130 <HAL_GPIO_EXTI_Callback+0x250>)
 8001034:	2300      	movs	r3, #0
 8001036:	4a3c      	ldr	r2, [pc, #240]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 8001038:	edd1 7a00 	vldr	s15, [r1]
 800103c:	eeb1 7a67 	vneg.f32	s14, s15
			if (i % 64 > 31)
 8001040:	0699      	lsls	r1, r3, #26
 8001042:	f103 0301 	add.w	r3, r3, #1
 8001046:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume; //Volume
 800104a:	bf4c      	ite	mi
 800104c:	ed42 7a01 	vstrmi	s15, [r2, #-4]
				fAudio[i] = -volume;
 8001050:	ed02 7a01 	vstrpl	s14, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8001054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001058:	d1f2      	bne.n	8001040 <HAL_GPIO_EXTI_Callback+0x160>
	}

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800105a:	4b36      	ldr	r3, [pc, #216]	; (8001134 <HAL_GPIO_EXTI_Callback+0x254>)
 800105c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001060:	4831      	ldr	r0, [pc, #196]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 8001062:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001064:	b003      	add	sp, #12
 8001066:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800106a:	f000 bde9 	b.w	8001c40 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 800106e:	2b03      	cmp	r3, #3
 8001070:	d1dc      	bne.n	800102c <HAL_GPIO_EXTI_Callback+0x14c>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001072:	492d      	ldr	r1, [pc, #180]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 8001074:	482b      	ldr	r0, [pc, #172]	; (8001124 <HAL_GPIO_EXTI_Callback+0x244>)
 8001076:	f001 f837 	bl	80020e8 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 800107a:	4b2f      	ldr	r3, [pc, #188]	; (8001138 <HAL_GPIO_EXTI_Callback+0x258>)
 800107c:	78db      	ldrb	r3, [r3, #3]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1d4      	bne.n	800102c <HAL_GPIO_EXTI_Callback+0x14c>
			SDR_CWPeak(fAudio, BSIZE);
 8001082:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001086:	4828      	ldr	r0, [pc, #160]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 8001088:	f000 ff0a 	bl	8001ea0 <SDR_CWPeak>
 800108c:	e7ce      	b.n	800102c <HAL_GPIO_EXTI_Callback+0x14c>
		if (TransmissionEnabled)
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <HAL_GPIO_EXTI_Callback+0x25c>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0e1      	beq.n	800105a <HAL_GPIO_EXTI_Callback+0x17a>
 8001096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800109a:	4823      	ldr	r0, [pc, #140]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 800109c:	f00d fa9a 	bl	800e5d4 <memset>
 80010a0:	e7db      	b.n	800105a <HAL_GPIO_EXTI_Callback+0x17a>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 80010a2:	4921      	ldr	r1, [pc, #132]	; (8001128 <HAL_GPIO_EXTI_Callback+0x248>)
 80010a4:	481f      	ldr	r0, [pc, #124]	; (8001124 <HAL_GPIO_EXTI_Callback+0x244>)
 80010a6:	f001 f81f 	bl	80020e8 <SDR_demodSSB_CW_AGC>
 80010aa:	e7bf      	b.n	800102c <HAL_GPIO_EXTI_Callback+0x14c>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80010ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010b0:	4620      	mov	r0, r4
 80010b2:	f000 fe4b 	bl	8001d4c <SDR_mirror_LSB>
 80010b6:	e74f      	b.n	8000f58 <HAL_GPIO_EXTI_Callback+0x78>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 80010b8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80010bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80010c0:	3202      	adds	r2, #2
 80010c2:	601f      	str	r7, [r3, #0]
 80010c4:	b293      	uxth	r3, r2
 80010c6:	f8ad 3002 	strh.w	r3, [sp, #2]
 80010ca:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010d4:	f4ff af4f 	bcc.w	8000f76 <HAL_GPIO_EXTI_Callback+0x96>
 80010d8:	e78c      	b.n	8000ff4 <HAL_GPIO_EXTI_Callback+0x114>
 80010da:	bf00      	nop
 80010dc:	2000d000 	.word	0x2000d000
 80010e0:	20009000 	.word	0x20009000
 80010e4:	2000b000 	.word	0x2000b000
 80010e8:	20007000 	.word	0x20007000
 80010ec:	20006800 	.word	0x20006800
 80010f0:	240019a4 	.word	0x240019a4
 80010f4:	20006000 	.word	0x20006000
 80010f8:	24009a6c 	.word	0x24009a6c
 80010fc:	24002dc0 	.word	0x24002dc0
 8001100:	20002000 	.word	0x20002000
 8001104:	2400ddb4 	.word	0x2400ddb4
 8001108:	24001dc0 	.word	0x24001dc0
 800110c:	0801872c 	.word	0x0801872c
 8001110:	24009a78 	.word	0x24009a78
 8001114:	2400cda4 	.word	0x2400cda4
 8001118:	20000000 	.word	0x20000000
 800111c:	20004000 	.word	0x20004000
 8001120:	20001000 	.word	0x20001000
 8001124:	24003f2c 	.word	0x24003f2c
 8001128:	2400ddbc 	.word	0x2400ddbc
 800112c:	24008920 	.word	0x24008920
 8001130:	24005764 	.word	0x24005764
 8001134:	24005810 	.word	0x24005810
 8001138:	24009c2c 	.word	0x24009c2c
 800113c:	24009bcc 	.word	0x24009bcc

08001140 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8001140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8001144:	4a79      	ldr	r2, [pc, #484]	; (800132c <ADC_Stream0_Handler+0x1ec>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001146:	4e7a      	ldr	r6, [pc, #488]	; (8001330 <ADC_Stream0_Handler+0x1f0>)
{
 8001148:	ed2d 8b10 	vpush	{d8-d15}
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800114c:	f5a6 6180 	sub.w	r1, r6, #1024	; 0x400
	if(CurrentMode == CW)
 8001150:	7812      	ldrb	r2, [r2, #0]
{
 8001152:	b097      	sub	sp, #92	; 0x5c
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001154:	2800      	cmp	r0, #0
 8001156:	bf08      	it	eq
 8001158:	460e      	moveq	r6, r1
	if(CurrentMode == CW)
 800115a:	2a03      	cmp	r2, #3
 800115c:	f000 83ff 	beq.w	800195e <ADC_Stream0_Handler+0x81e>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8001160:	4b74      	ldr	r3, [pc, #464]	; (8001334 <ADC_Stream0_Handler+0x1f4>)
 8001162:	ed93 0a00 	vldr	s0, [r3]
 8001166:	f000 fc0b 	bl	8001980 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 800116a:	f206 32fe 	addw	r2, r6, #1022	; 0x3fe
 800116e:	1eb5      	subs	r5, r6, #2
	sum = 0; k = BSIZE;
 8001170:	ed9f 0a71 	vldr	s0, [pc, #452]	; 8001338 <ADC_Stream0_Handler+0x1f8>
	{
		sum += pR[k-1];
 8001174:	8811      	ldrh	r1, [r2, #0]
 8001176:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8001178:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 800117a:	b289      	uxth	r1, r1
		sum += pR[k-3];
 800117c:	8890      	ldrh	r0, [r2, #4]
		sum += pR[k-2];
 800117e:	b29b      	uxth	r3, r3
		sum += pR[k-1];
 8001180:	ee07 1a90 	vmov	s15, r1
		sum += pR[k-3];
 8001184:	b280      	uxth	r0, r0
		sum += pR[k-4];
 8001186:	8851      	ldrh	r1, [r2, #2]
	while(k)
 8001188:	4295      	cmp	r5, r2
		sum += pR[k-1];
 800118a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-2];
 800118e:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 8001192:	b289      	uxth	r1, r1
		sum += pR[k-2];
 8001194:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		sum += pR[k-3];
 8001198:	ee07 0a90 	vmov	s15, r0
		sum += pR[k-4];
 800119c:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 80011a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		sum += pR[k-4];
 80011a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	ee77 7a86 	vadd.f32	s15, s15, s12
 80011b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80011b4:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80011b8:	d1dc      	bne.n	8001174 <ADC_Stream0_Handler+0x34>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80011ba:	f8b6 3200 	ldrh.w	r3, [r6, #512]	; 0x200

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011be:	4630      	mov	r0, r6
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011c0:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800133c <ADC_Stream0_Handler+0x1fc>
 80011c4:	2400      	movs	r4, #0
	TestSampledValue=pR[BSIZE/2];
 80011c6:	b29b      	uxth	r3, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011c8:	4d5d      	ldr	r5, [pc, #372]	; (8001340 <ADC_Stream0_Handler+0x200>)
 80011ca:	ee20 0a27 	vmul.f32	s0, s0, s15
 80011ce:	4e5d      	ldr	r6, [pc, #372]	; (8001344 <ADC_Stream0_Handler+0x204>)
	TestSampledValue=pR[BSIZE/2];
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	4f5c      	ldr	r7, [pc, #368]	; (8001348 <ADC_Stream0_Handler+0x208>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011d6:	4a5d      	ldr	r2, [pc, #372]	; (800134c <ADC_Stream0_Handler+0x20c>)
	TestSampledValue=pR[BSIZE/2];
 80011d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011dc:	495c      	ldr	r1, [pc, #368]	; (8001350 <ADC_Stream0_Handler+0x210>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011de:	ed85 0a00 	vstr	s0, [r5]
 80011e2:	8034      	strh	r4, [r6, #0]
	TestSampledValue=pR[BSIZE/2];
 80011e4:	edc7 7a00 	vstr	s15, [r7]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011e8:	f000 fcb8 	bl	8001b5c <SDR_downconvert_f32>
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 80011ec:	21ff      	movs	r1, #255	; 0xff
 80011ee:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80013d8 <ADC_Stream0_Handler+0x298>
 80011f2:	f8df e1e8 	ldr.w	lr, [pc, #488]	; 80013dc <ADC_Stream0_Handler+0x29c>
 80011f6:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 80011fa:	8031      	strh	r1, [r6, #0]
 80011fc:	460b      	mov	r3, r1
 80011fe:	4955      	ldr	r1, [pc, #340]	; (8001354 <ADC_Stream0_Handler+0x214>)
 8001200:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8001204:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80013e0 <ADC_Stream0_Handler+0x2a0>
 8001208:	edd1 0a00 	vldr	s1, [r1]
 800120c:	4952      	ldr	r1, [pc, #328]	; (8001358 <ADC_Stream0_Handler+0x218>)
 800120e:	ed98 0a00 	vldr	s0, [r8]
 8001212:	ed91 7a00 	vldr	s14, [r1]
 8001216:	4951      	ldr	r1, [pc, #324]	; (800135c <ADC_Stream0_Handler+0x21c>)
 8001218:	edde 7a00 	vldr	s15, [lr]
 800121c:	edd1 1a00 	vldr	s3, [r1]
 8001220:	494f      	ldr	r1, [pc, #316]	; (8001360 <ADC_Stream0_Handler+0x220>)
 8001222:	ed9c 1a00 	vldr	s2, [ip]
 8001226:	edd1 aa00 	vldr	s21, [r1]
 800122a:	494e      	ldr	r1, [pc, #312]	; (8001364 <ADC_Stream0_Handler+0x224>)
 800122c:	484e      	ldr	r0, [pc, #312]	; (8001368 <ADC_Stream0_Handler+0x228>)
 800122e:	ed91 5a00 	vldr	s10, [r1]
 8001232:	494e      	ldr	r1, [pc, #312]	; (800136c <ADC_Stream0_Handler+0x22c>)
 8001234:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 80013e4 <ADC_Stream0_Handler+0x2a4>
 8001238:	edd1 9a00 	vldr	s19, [r1]
 800123c:	494c      	ldr	r1, [pc, #304]	; (8001370 <ADC_Stream0_Handler+0x230>)
 800123e:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 80013e8 <ADC_Stream0_Handler+0x2a8>
 8001242:	ed91 aa00 	vldr	s20, [r1]
 8001246:	494b      	ldr	r1, [pc, #300]	; (8001374 <ADC_Stream0_Handler+0x234>)
 8001248:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 80013ec <ADC_Stream0_Handler+0x2ac>
 800124c:	edd1 5a00 	vldr	s11, [r1]
 8001250:	4949      	ldr	r1, [pc, #292]	; (8001378 <ADC_Stream0_Handler+0x238>)
 8001252:	4a4a      	ldr	r2, [pc, #296]	; (800137c <ADC_Stream0_Handler+0x23c>)
 8001254:	ed91 9a00 	vldr	s18, [r1]
 8001258:	4949      	ldr	r1, [pc, #292]	; (8001380 <ADC_Stream0_Handler+0x240>)
 800125a:	f502 6400 	add.w	r4, r2, #2048	; 0x800
 800125e:	edd1 da00 	vldr	s27, [r1]
 8001262:	4948      	ldr	r1, [pc, #288]	; (8001384 <ADC_Stream0_Handler+0x244>)
 8001264:	ed91 3a00 	vldr	s6, [r1]
 8001268:	4947      	ldr	r1, [pc, #284]	; (8001388 <ADC_Stream0_Handler+0x248>)
 800126a:	edd1 ba00 	vldr	s23, [r1]
 800126e:	4947      	ldr	r1, [pc, #284]	; (800138c <ADC_Stream0_Handler+0x24c>)
 8001270:	ed91 da00 	vldr	s26, [r1]
 8001274:	4946      	ldr	r1, [pc, #280]	; (8001390 <ADC_Stream0_Handler+0x250>)
 8001276:	edd1 3a00 	vldr	s7, [r1]
 800127a:	4946      	ldr	r1, [pc, #280]	; (8001394 <ADC_Stream0_Handler+0x254>)
 800127c:	ed91 ba00 	vldr	s22, [r1]
 8001280:	4945      	ldr	r1, [pc, #276]	; (8001398 <ADC_Stream0_Handler+0x258>)
 8001282:	edd1 fa00 	vldr	s31, [r1]
 8001286:	4945      	ldr	r1, [pc, #276]	; (800139c <ADC_Stream0_Handler+0x25c>)
 8001288:	edd1 6a00 	vldr	s13, [r1]
 800128c:	4944      	ldr	r1, [pc, #272]	; (80013a0 <ADC_Stream0_Handler+0x260>)
 800128e:	edcd 6a04 	vstr	s13, [sp, #16]
 8001292:	edd1 ea00 	vldr	s29, [r1]
 8001296:	4943      	ldr	r1, [pc, #268]	; (80013a4 <ADC_Stream0_Handler+0x264>)
 8001298:	ed91 fa00 	vldr	s30, [r1]
 800129c:	4942      	ldr	r1, [pc, #264]	; (80013a8 <ADC_Stream0_Handler+0x268>)
 800129e:	edd1 6a00 	vldr	s13, [r1]
 80012a2:	4942      	ldr	r1, [pc, #264]	; (80013ac <ADC_Stream0_Handler+0x26c>)
 80012a4:	edcd 6a03 	vstr	s13, [sp, #12]
 80012a8:	ed91 ea00 	vldr	s28, [r1]
 80012ac:	4940      	ldr	r1, [pc, #256]	; (80013b0 <ADC_Stream0_Handler+0x270>)
 80012ae:	edd1 6a00 	vldr	s13, [r1]
 80012b2:	4940      	ldr	r1, [pc, #256]	; (80013b4 <ADC_Stream0_Handler+0x274>)
 80012b4:	edcd 6a02 	vstr	s13, [sp, #8]
 80012b8:	edd1 6a00 	vldr	s13, [r1]
 80012bc:	493e      	ldr	r1, [pc, #248]	; (80013b8 <ADC_Stream0_Handler+0x278>)
 80012be:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 80012c2:	edd1 6a00 	vldr	s13, [r1]
 80012c6:	493d      	ldr	r1, [pc, #244]	; (80013bc <ADC_Stream0_Handler+0x27c>)
 80012c8:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 80012cc:	edd1 6a00 	vldr	s13, [r1]
 80012d0:	493b      	ldr	r1, [pc, #236]	; (80013c0 <ADC_Stream0_Handler+0x280>)
 80012d2:	edcd 6a05 	vstr	s13, [sp, #20]
 80012d6:	edd1 6a00 	vldr	s13, [r1]
 80012da:	493a      	ldr	r1, [pc, #232]	; (80013c4 <ADC_Stream0_Handler+0x284>)
 80012dc:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 80012e0:	edd1 6a00 	vldr	s13, [r1]
 80012e4:	4938      	ldr	r1, [pc, #224]	; (80013c8 <ADC_Stream0_Handler+0x288>)
 80012e6:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 80012ea:	edd1 6a00 	vldr	s13, [r1]
 80012ee:	4937      	ldr	r1, [pc, #220]	; (80013cc <ADC_Stream0_Handler+0x28c>)
 80012f0:	edcd 6a08 	vstr	s13, [sp, #32]
 80012f4:	edd0 6a00 	vldr	s13, [r0]
 80012f8:	4835      	ldr	r0, [pc, #212]	; (80013d0 <ADC_Stream0_Handler+0x290>)
 80012fa:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 80012fe:	edd0 6a00 	vldr	s13, [r0]
 8001302:	4834      	ldr	r0, [pc, #208]	; (80013d4 <ADC_Stream0_Handler+0x294>)
 8001304:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001308:	edd0 6a00 	vldr	s13, [r0]
 800130c:	f9ba 0000 	ldrsh.w	r0, [sl]
 8001310:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8001314:	eddb 6a00 	vldr	s13, [fp]
 8001318:	4605      	mov	r5, r0
 800131a:	4608      	mov	r0, r1
 800131c:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8001320:	edd9 6a00 	vldr	s13, [r9]
 8001324:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 8001328:	e165      	b.n	80015f6 <ADC_Stream0_Handler+0x4b6>
 800132a:	bf00      	nop
 800132c:	2400ddb4 	.word	0x2400ddb4
 8001330:	2400ea20 	.word	0x2400ea20
 8001334:	2400ac40 	.word	0x2400ac40
 8001338:	00000000 	.word	0x00000000
 800133c:	3b000000 	.word	0x3b000000
 8001340:	2400cd94 	.word	0x2400cd94
 8001344:	24000610 	.word	0x24000610
 8001348:	2400ddb0 	.word	0x2400ddb0
 800134c:	240091f0 	.word	0x240091f0
 8001350:	240089d0 	.word	0x240089d0
 8001354:	240005b0 	.word	0x240005b0
 8001358:	240005b4 	.word	0x240005b4
 800135c:	24000580 	.word	0x24000580
 8001360:	240005c8 	.word	0x240005c8
 8001364:	240005cc 	.word	0x240005cc
 8001368:	2400060c 	.word	0x2400060c
 800136c:	2400058c 	.word	0x2400058c
 8001370:	240005c0 	.word	0x240005c0
 8001374:	240005c4 	.word	0x240005c4
 8001378:	24000588 	.word	0x24000588
 800137c:	240089d8 	.word	0x240089d8
 8001380:	240005d8 	.word	0x240005d8
 8001384:	240005dc 	.word	0x240005dc
 8001388:	24000594 	.word	0x24000594
 800138c:	240005d0 	.word	0x240005d0
 8001390:	240005d4 	.word	0x240005d4
 8001394:	24000590 	.word	0x24000590
 8001398:	240005e8 	.word	0x240005e8
 800139c:	240005ec 	.word	0x240005ec
 80013a0:	2400059c 	.word	0x2400059c
 80013a4:	240005e0 	.word	0x240005e0
 80013a8:	240005e4 	.word	0x240005e4
 80013ac:	24000598 	.word	0x24000598
 80013b0:	240005f8 	.word	0x240005f8
 80013b4:	240005fc 	.word	0x240005fc
 80013b8:	240005a4 	.word	0x240005a4
 80013bc:	240005f0 	.word	0x240005f0
 80013c0:	240005f4 	.word	0x240005f4
 80013c4:	240005a0 	.word	0x240005a0
 80013c8:	24000608 	.word	0x24000608
 80013cc:	240091f8 	.word	0x240091f8
 80013d0:	240005ac 	.word	0x240005ac
 80013d4:	24000600 	.word	0x24000600
 80013d8:	240005b8 	.word	0x240005b8
 80013dc:	240005bc 	.word	0x240005bc
 80013e0:	24000584 	.word	0x24000584
 80013e4:	24000604 	.word	0x24000604
 80013e8:	240005a8 	.word	0x240005a8
 80013ec:	2400057c 	.word	0x2400057c
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 80013f0:	eeaa 5a84 	vfma.f32	s10, s21, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80013f4:	0799      	lsls	r1, r3, #30
 80013f6:	eeea 5a04 	vfma.f32	s11, s20, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 80013fa:	ee79 9aac 	vadd.f32	s19, s19, s25
 80013fe:	ee39 9a0c 	vadd.f32	s18, s18, s24
 8001402:	eea9 5aa4 	vfma.f32	s10, s19, s9
 8001406:	eee9 5a24 	vfma.f32	s11, s18, s9
 800140a:	ee75 2a26 	vadd.f32	s5, s10, s13
 800140e:	ee75 7a86 	vadd.f32	s15, s11, s12
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001412:	f100 8118 	bmi.w	8001646 <ADC_Stream0_Handler+0x506>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001416:	eead 3a84 	vfma.f32	s6, s27, s8
 800141a:	ed9d 7a01 	vldr	s14, [sp, #4]
 800141e:	eeed 3a04 	vfma.f32	s7, s26, s8
 8001422:	eddd 5a00 	vldr	s11, [sp]
 8001426:	ee7b ba87 	vadd.f32	s23, s23, s14

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 800142a:	075f      	lsls	r7, r3, #29
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800142c:	ee3b ba25 	vadd.f32	s22, s22, s11
 8001430:	eeab 3aa4 	vfma.f32	s6, s23, s9
 8001434:	eeeb 3a24 	vfma.f32	s7, s22, s9
 8001438:	ee33 7a22 	vadd.f32	s14, s6, s5
 800143c:	ee33 2aa7 	vadd.f32	s4, s7, s15
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001440:	f100 8112 	bmi.w	8001668 <ADC_Stream0_Handler+0x528>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001444:	ed9d 9a04 	vldr	s18, [sp, #16]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001448:	0719      	lsls	r1, r3, #28
 800144a:	eddd 9a03 	vldr	s19, [sp, #12]
 800144e:	eeaf 9a84 	vfma.f32	s18, s31, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001452:	ed9d 5a07 	vldr	s10, [sp, #28]
 8001456:	eeef 9a04 	vfma.f32	s19, s30, s8
 800145a:	eddd 3a06 	vldr	s7, [sp, #24]
 800145e:	ee7e ea85 	vadd.f32	s29, s29, s10
 8001462:	ee3e ea23 	vadd.f32	s28, s28, s7
 8001466:	eeae 9aa4 	vfma.f32	s18, s29, s9
 800146a:	eeee 9a24 	vfma.f32	s19, s28, s9
 800146e:	ee37 9a09 	vadd.f32	s18, s14, s18
 8001472:	ee79 9a82 	vadd.f32	s19, s19, s4
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001476:	f100 81a1 	bmi.w	80017bc <ADC_Stream0_Handler+0x67c>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800147a:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800147e:	f013 0110 	ands.w	r1, r3, #16
 8001482:	ed9d ea02 	vldr	s28, [sp, #8]
 8001486:	eddd ba0c 	vldr	s23, [sp, #48]	; 0x30
 800148a:	eddd ea05 	vldr	s29, [sp, #20]
 800148e:	eeae ba04 	vfma.f32	s22, s28, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001492:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
 8001496:	ed9d 5a0b 	vldr	s10, [sp, #44]	; 0x2c
 800149a:	eeee ba84 	vfma.f32	s23, s29, s8
 800149e:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 80014a2:	ee33 5a05 	vadd.f32	s10, s6, s10
 80014a6:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80014aa:	910b      	str	r1, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80014ac:	ee73 5a23 	vadd.f32	s11, s6, s7
 80014b0:	eea5 ba24 	vfma.f32	s22, s10, s9
 80014b4:	eee5 baa4 	vfma.f32	s23, s11, s9
 80014b8:	ee39 ba0b 	vadd.f32	s22, s18, s22
 80014bc:	ee79 baab 	vadd.f32	s23, s19, s23
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80014c0:	f040 81a5 	bne.w	800180e <ADC_Stream0_Handler+0x6ce>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80014c4:	eddd 3a08 	vldr	s7, [sp, #32]
 80014c8:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 80014cc:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 80014d0:	eea3 5a84 	vfma.f32	s10, s7, s8
 80014d4:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
 80014d8:	ed9d ea11 	vldr	s28, [sp, #68]	; 0x44
 80014dc:	eee3 3a04 	vfma.f32	s7, s6, s8
 80014e0:	ed9d 3a0f 	vldr	s6, [sp, #60]	; 0x3c
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80014e4:	49df      	ldr	r1, [pc, #892]	; (8001864 <ADC_Stream0_Handler+0x724>)
 80014e6:	eb01 0785 	add.w	r7, r1, r5, lsl #2
 80014ea:	00a9      	lsls	r1, r5, #2
 80014ec:	3501      	adds	r5, #1
 80014ee:	9703      	str	r7, [sp, #12]
 80014f0:	eef0 5a63 	vmov.f32	s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80014f4:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80014f8:	4fdb      	ldr	r7, [pc, #876]	; (8001868 <ADC_Stream0_Handler+0x728>)
 80014fa:	b22d      	sxth	r5, r5
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80014fc:	ee33 3a83 	vadd.f32	s6, s7, s6
 8001500:	eddd 3a15 	vldr	s7, [sp, #84]	; 0x54
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001504:	4439      	add	r1, r7
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001506:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800150a:	ee73 3a8e 	vadd.f32	s7, s7, s28
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800150e:	9f03      	ldr	r7, [sp, #12]
 8001510:	eea3 5a24 	vfma.f32	s10, s6, s9
 8001514:	eee3 5aa4 	vfma.f32	s11, s7, s9
 8001518:	eddf 3ad4 	vldr	s7, [pc, #848]	; 800186c <ADC_Stream0_Handler+0x72c>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800151c:	ee35 5a0b 	vadd.f32	s10, s10, s22
 8001520:	ee75 5aab 	vadd.f32	s11, s11, s23
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001524:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001528:	ee65 5aa3 	vmul.f32	s11, s11, s7
 800152c:	ed87 5a00 	vstr	s10, [r7]
 8001530:	edc1 5a00 	vstr	s11, [r1]
		if(idx < BSIZE*4)
 8001534:	f2c0 81da 	blt.w	80018ec <ADC_Stream0_Handler+0x7ac>

#endif

			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 8001538:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800153c:	eddd 3a08 	vldr	s7, [sp, #32]
 8001540:	ed9d 5a09 	vldr	s10, [sp, #36]	; 0x24
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001544:	eef0 5a4a 	vmov.f32	s11, s20
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001548:	68b9      	ldr	r1, [r7, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800154a:	eeb0 aa46 	vmov.f32	s20, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800154e:	ed9d 3a02 	vldr	s6, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001552:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001556:	eef0 3a4d 	vmov.f32	s7, s26
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800155a:	ed8d fa03 	vstr	s30, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800155e:	eeb0 da67 	vmov.f32	s26, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001562:	edcd fa04 	vstr	s31, [sp, #16]
 8001566:	eeb0 fa42 	vmov.f32	s30, s4
 800156a:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800156e:	ed8d 5a10 	vstr	s10, [sp, #64]	; 0x40
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001572:	ed8d 3a0a 	vstr	s6, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001576:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800157a:	eeb0 3a6d 	vmov.f32	s6, s27
			EXTI->SWIER1 |= GPIO_PIN_14;
 800157e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001582:	eef0 da62 	vmov.f32	s27, s5
		inE6Rold = inER;                           inE6Iold = inEI;
 8001586:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800158a:	eef0 aa66 	vmov.f32	s21, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 800158e:	eddd 2a15 	vldr	s5, [sp, #84]	; 0x54
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001592:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 8001596:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001598:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800159c:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 80015a0:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80015a4:	edcd 9a05 	vstr	s19, [sp, #20]
 80015a8:	ed8d 9a02 	vstr	s18, [sp, #8]
			EXTI->SWIER1 |= GPIO_PIN_14;
 80015ac:	60b9      	str	r1, [r7, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 80015ae:	edcd 2a11 	vstr	s5, [sp, #68]	; 0x44
 80015b2:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015b6:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE2Rold = inER;                           inE2Iold = inEI;
 80015ba:	eeb0 9a4c 	vmov.f32	s18, s24
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015be:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inE2Rold = inER;                           inE2Iold = inEI;
 80015c2:	eef0 9a6c 	vmov.f32	s19, s25
		inE4Rold = inER;                           inE4Iold = inEI;
 80015c6:	ed9d ea06 	vldr	s28, [sp, #24]
 80015ca:	eddd ea07 	vldr	s29, [sp, #28]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80015ce:	ed9d ba00 	vldr	s22, [sp]
 80015d2:	eddd ba01 	vldr	s23, [sp, #4]
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015d6:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
	while(k--)
 80015da:	3208      	adds	r2, #8
 80015dc:	3b01      	subs	r3, #1
 80015de:	eef0 7a40 	vmov.f32	s15, s0
 80015e2:	3008      	adds	r0, #8
 80015e4:	4294      	cmp	r4, r2
 80015e6:	eeb0 7a60 	vmov.f32	s14, s1
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	d059      	beq.n	80016a2 <ADC_Stream0_Handler+0x562>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80015ee:	eef0 0a48 	vmov.f32	s1, s16
 80015f2:	eeb0 0a68 	vmov.f32	s0, s17
 80015f6:	ed52 8a01 	vldr	s17, [r2, #-4]
 80015fa:	eeb0 2a41 	vmov.f32	s4, s2
 80015fe:	ed10 8a01 	vldr	s16, [r0, #-4]
 8001602:	eef0 2a61 	vmov.f32	s5, s3
 8001606:	eef0 6a68 	vmov.f32	s13, s17
 800160a:	ed12 1a02 	vldr	s2, [r2, #-8]
 800160e:	eeb0 6a48 	vmov.f32	s12, s16
 8001612:	ed50 1a02 	vldr	s3, [r0, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001616:	ee31 2a02 	vadd.f32	s4, s2, s4
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800161a:	07df      	lsls	r7, r3, #31
 800161c:	eee0 6a04 	vfma.f32	s13, s0, s8
 8001620:	eea0 6a84 	vfma.f32	s12, s1, s8
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001624:	ee72 2aa1 	vadd.f32	s5, s5, s3
 8001628:	eee2 6a24 	vfma.f32	s13, s4, s9
 800162c:	eea2 6aa4 	vfma.f32	s12, s5, s9
 8001630:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001634:	ee37 6a06 	vadd.f32	s12, s14, s12
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001638:	f57f aeda 	bpl.w	80013f0 <ADC_Stream0_Handler+0x2b0>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 800163c:	eeb0 ca46 	vmov.f32	s24, s12
 8001640:	eef0 ca66 	vmov.f32	s25, s13
 8001644:	e7c9      	b.n	80015da <ADC_Stream0_Handler+0x49a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001646:	eef0 5a4a 	vmov.f32	s11, s20
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 800164a:	edcd 7a00 	vstr	s15, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800164e:	eeb0 5a6a 	vmov.f32	s10, s21
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001652:	edcd 2a01 	vstr	s5, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001656:	eeb0 aa46 	vmov.f32	s20, s12
 800165a:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800165e:	eeb0 9a4c 	vmov.f32	s18, s24
 8001662:	eef0 9a6c 	vmov.f32	s19, s25
 8001666:	e7b8      	b.n	80015da <ADC_Stream0_Handler+0x49a>
 8001668:	eeb0 ba65 	vmov.f32	s22, s11
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800166c:	eddd ba01 	vldr	s23, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001670:	eef0 3a4d 	vmov.f32	s7, s26
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001674:	ed8d 2a06 	vstr	s4, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001678:	eeb0 3a6d 	vmov.f32	s6, s27
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 800167c:	ed8d 7a07 	vstr	s14, [sp, #28]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001680:	eef0 5a4a 	vmov.f32	s11, s20
 8001684:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001688:	eeb0 da67 	vmov.f32	s26, s15
 800168c:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001690:	eeb0 aa46 	vmov.f32	s20, s12
 8001694:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001698:	eeb0 9a4c 	vmov.f32	s18, s24
 800169c:	eef0 9a6c 	vmov.f32	s19, s25
 80016a0:	e79b      	b.n	80015da <ADC_Stream0_Handler+0x49a>
 80016a2:	4a73      	ldr	r2, [pc, #460]	; (8001870 <ADC_Stream0_Handler+0x730>)
 80016a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a8:	eddd 7a04 	vldr	s15, [sp, #16]
 80016ac:	ed82 8a00 	vstr	s16, [r2]
 80016b0:	4a70      	ldr	r2, [pc, #448]	; (8001874 <ADC_Stream0_Handler+0x734>)
 80016b2:	edc8 8a00 	vstr	s17, [r8]
 80016b6:	edc2 0a00 	vstr	s1, [r2]
 80016ba:	4a6f      	ldr	r2, [pc, #444]	; (8001878 <ADC_Stream0_Handler+0x738>)
 80016bc:	ed8e 0a00 	vstr	s0, [lr]
 80016c0:	edc2 1a00 	vstr	s3, [r2]
 80016c4:	4a6d      	ldr	r2, [pc, #436]	; (800187c <ADC_Stream0_Handler+0x73c>)
 80016c6:	ed8c 1a00 	vstr	s2, [ip]
 80016ca:	edc2 aa00 	vstr	s21, [r2]
 80016ce:	4a6c      	ldr	r2, [pc, #432]	; (8001880 <ADC_Stream0_Handler+0x740>)
 80016d0:	ed82 5a00 	vstr	s10, [r2]
 80016d4:	4a6b      	ldr	r2, [pc, #428]	; (8001884 <ADC_Stream0_Handler+0x744>)
 80016d6:	edc2 9a00 	vstr	s19, [r2]
 80016da:	4a6b      	ldr	r2, [pc, #428]	; (8001888 <ADC_Stream0_Handler+0x748>)
 80016dc:	ed82 aa00 	vstr	s20, [r2]
 80016e0:	4a6a      	ldr	r2, [pc, #424]	; (800188c <ADC_Stream0_Handler+0x74c>)
 80016e2:	edc2 5a00 	vstr	s11, [r2]
 80016e6:	4a6a      	ldr	r2, [pc, #424]	; (8001890 <ADC_Stream0_Handler+0x750>)
 80016e8:	ed82 9a00 	vstr	s18, [r2]
 80016ec:	4a69      	ldr	r2, [pc, #420]	; (8001894 <ADC_Stream0_Handler+0x754>)
 80016ee:	edc2 da00 	vstr	s27, [r2]
 80016f2:	4a69      	ldr	r2, [pc, #420]	; (8001898 <ADC_Stream0_Handler+0x758>)
 80016f4:	ed82 3a00 	vstr	s6, [r2]
 80016f8:	4a68      	ldr	r2, [pc, #416]	; (800189c <ADC_Stream0_Handler+0x75c>)
 80016fa:	edc2 ba00 	vstr	s23, [r2]
 80016fe:	4a68      	ldr	r2, [pc, #416]	; (80018a0 <ADC_Stream0_Handler+0x760>)
 8001700:	ed82 da00 	vstr	s26, [r2]
 8001704:	4a67      	ldr	r2, [pc, #412]	; (80018a4 <ADC_Stream0_Handler+0x764>)
 8001706:	edc2 3a00 	vstr	s7, [r2]
 800170a:	4a67      	ldr	r2, [pc, #412]	; (80018a8 <ADC_Stream0_Handler+0x768>)
 800170c:	ed82 ba00 	vstr	s22, [r2]
 8001710:	4a66      	ldr	r2, [pc, #408]	; (80018ac <ADC_Stream0_Handler+0x76c>)
 8001712:	edc2 fa00 	vstr	s31, [r2]
 8001716:	4a66      	ldr	r2, [pc, #408]	; (80018b0 <ADC_Stream0_Handler+0x770>)
 8001718:	edc2 7a00 	vstr	s15, [r2]
 800171c:	4a65      	ldr	r2, [pc, #404]	; (80018b4 <ADC_Stream0_Handler+0x774>)
 800171e:	eddd 7a03 	vldr	s15, [sp, #12]
 8001722:	edc2 ea00 	vstr	s29, [r2]
 8001726:	4a64      	ldr	r2, [pc, #400]	; (80018b8 <ADC_Stream0_Handler+0x778>)
 8001728:	ed82 fa00 	vstr	s30, [r2]
 800172c:	4a63      	ldr	r2, [pc, #396]	; (80018bc <ADC_Stream0_Handler+0x77c>)
 800172e:	edc2 7a00 	vstr	s15, [r2]
 8001732:	4a63      	ldr	r2, [pc, #396]	; (80018c0 <ADC_Stream0_Handler+0x780>)
 8001734:	eddd 7a02 	vldr	s15, [sp, #8]
 8001738:	ed82 ea00 	vstr	s28, [r2]
 800173c:	4a61      	ldr	r2, [pc, #388]	; (80018c4 <ADC_Stream0_Handler+0x784>)
 800173e:	edc2 7a00 	vstr	s15, [r2]
 8001742:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8001746:	4a60      	ldr	r2, [pc, #384]	; (80018c8 <ADC_Stream0_Handler+0x788>)
 8001748:	edc2 7a00 	vstr	s15, [r2]
 800174c:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001750:	4a5e      	ldr	r2, [pc, #376]	; (80018cc <ADC_Stream0_Handler+0x78c>)
 8001752:	edc2 7a00 	vstr	s15, [r2]
 8001756:	eddd 7a05 	vldr	s15, [sp, #20]
 800175a:	4a5d      	ldr	r2, [pc, #372]	; (80018d0 <ADC_Stream0_Handler+0x790>)
 800175c:	f8aa 5000 	strh.w	r5, [sl]
 8001760:	edc2 7a00 	vstr	s15, [r2]
 8001764:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8001768:	4a5a      	ldr	r2, [pc, #360]	; (80018d4 <ADC_Stream0_Handler+0x794>)
 800176a:	8033      	strh	r3, [r6, #0]
 800176c:	edc2 7a00 	vstr	s15, [r2]
 8001770:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8001774:	4a58      	ldr	r2, [pc, #352]	; (80018d8 <ADC_Stream0_Handler+0x798>)
 8001776:	edc2 7a00 	vstr	s15, [r2]
 800177a:	eddd 7a08 	vldr	s15, [sp, #32]
 800177e:	4a57      	ldr	r2, [pc, #348]	; (80018dc <ADC_Stream0_Handler+0x79c>)
 8001780:	edc2 7a00 	vstr	s15, [r2]
 8001784:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8001788:	4a55      	ldr	r2, [pc, #340]	; (80018e0 <ADC_Stream0_Handler+0x7a0>)
 800178a:	edc2 7a00 	vstr	s15, [r2]
 800178e:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8001792:	4a54      	ldr	r2, [pc, #336]	; (80018e4 <ADC_Stream0_Handler+0x7a4>)
 8001794:	edc2 7a00 	vstr	s15, [r2]
 8001798:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800179c:	4a52      	ldr	r2, [pc, #328]	; (80018e8 <ADC_Stream0_Handler+0x7a8>)
 800179e:	edc2 7a00 	vstr	s15, [r2]
 80017a2:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80017a6:	edcb 7a00 	vstr	s15, [fp]
 80017aa:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 80017ae:	edc9 7a00 	vstr	s15, [r9]
		}

		// LED_YELLOW_OFF;

	}
 80017b2:	b017      	add	sp, #92	; 0x5c
 80017b4:	ecbd 8b10 	vpop	{d8-d15}
 80017b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017bc:	eeb0 ea63 	vmov.f32	s28, s7
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017c0:	ed8d fa03 	vstr	s30, [sp, #12]
 80017c4:	eef0 ea45 	vmov.f32	s29, s10
 80017c8:	edcd fa04 	vstr	s31, [sp, #16]
 80017cc:	eeb0 ba65 	vmov.f32	s22, s11
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80017d0:	edcd 9a12 	vstr	s19, [sp, #72]	; 0x48
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017d4:	eef0 3a4d 	vmov.f32	s7, s26
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80017d8:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017dc:	eeb0 3a6d 	vmov.f32	s6, s27
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80017e0:	eddd ba01 	vldr	s23, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017e4:	eef0 5a4a 	vmov.f32	s11, s20
 80017e8:	eeb0 5a6a 	vmov.f32	s10, s21
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017ec:	eeb0 fa42 	vmov.f32	s30, s4
 80017f0:	eef0 fa47 	vmov.f32	s31, s14
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017f4:	eeb0 da67 	vmov.f32	s26, s15
 80017f8:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017fc:	eeb0 aa46 	vmov.f32	s20, s12
 8001800:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001804:	eeb0 9a4c 	vmov.f32	s18, s24
 8001808:	eef0 9a6c 	vmov.f32	s19, s25
 800180c:	e6e5      	b.n	80015da <ADC_Stream0_Handler+0x49a>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800180e:	eddd 5a02 	vldr	s11, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001812:	eef0 3a4d 	vmov.f32	s7, s26
 8001816:	eeb0 3a6d 	vmov.f32	s6, s27
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800181a:	ed8d fa03 	vstr	s30, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800181e:	eeb0 5a6a 	vmov.f32	s10, s21
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001822:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001826:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800182a:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800182e:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001832:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001836:	eef0 fa47 	vmov.f32	s31, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800183a:	edcd 9a05 	vstr	s19, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800183e:	eeb0 da67 	vmov.f32	s26, s15
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001842:	ed8d 9a02 	vstr	s18, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001846:	eef0 da62 	vmov.f32	s27, s5
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 800184a:	edcd ba15 	vstr	s23, [sp, #84]	; 0x54
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800184e:	eeb0 aa46 	vmov.f32	s20, s12
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001852:	ed8d ba14 	vstr	s22, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001856:	eef0 aa66 	vmov.f32	s21, s13
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800185a:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 800185e:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 8001862:	e6aa      	b.n	80015ba <ADC_Stream0_Handler+0x47a>
 8001864:	2000d000 	.word	0x2000d000
 8001868:	2000b000 	.word	0x2000b000
 800186c:	34000000 	.word	0x34000000
 8001870:	240005b0 	.word	0x240005b0
 8001874:	240005b4 	.word	0x240005b4
 8001878:	24000580 	.word	0x24000580
 800187c:	240005c8 	.word	0x240005c8
 8001880:	240005cc 	.word	0x240005cc
 8001884:	2400058c 	.word	0x2400058c
 8001888:	240005c0 	.word	0x240005c0
 800188c:	240005c4 	.word	0x240005c4
 8001890:	24000588 	.word	0x24000588
 8001894:	240005d8 	.word	0x240005d8
 8001898:	240005dc 	.word	0x240005dc
 800189c:	24000594 	.word	0x24000594
 80018a0:	240005d0 	.word	0x240005d0
 80018a4:	240005d4 	.word	0x240005d4
 80018a8:	24000590 	.word	0x24000590
 80018ac:	240005e8 	.word	0x240005e8
 80018b0:	240005ec 	.word	0x240005ec
 80018b4:	2400059c 	.word	0x2400059c
 80018b8:	240005e0 	.word	0x240005e0
 80018bc:	240005e4 	.word	0x240005e4
 80018c0:	24000598 	.word	0x24000598
 80018c4:	240005f8 	.word	0x240005f8
 80018c8:	240005fc 	.word	0x240005fc
 80018cc:	240005a4 	.word	0x240005a4
 80018d0:	240005f0 	.word	0x240005f0
 80018d4:	240005f4 	.word	0x240005f4
 80018d8:	240005a0 	.word	0x240005a0
 80018dc:	24000608 	.word	0x24000608
 80018e0:	2400060c 	.word	0x2400060c
 80018e4:	240005ac 	.word	0x240005ac
 80018e8:	24000600 	.word	0x24000600
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80018ec:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80018f0:	eef0 3a4d 	vmov.f32	s7, s26
 80018f4:	eeb0 da67 	vmov.f32	s26, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 80018f8:	eddd 7a15 	vldr	s15, [sp, #84]	; 0x54
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80018fc:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001900:	eeb0 3a6d 	vmov.f32	s6, s27
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001904:	eddd 5a08 	vldr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001908:	eeb0 5a6a 	vmov.f32	s10, s21
		inE6Rold = inER;                           inE6Iold = inEI;
 800190c:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001910:	eef0 da62 	vmov.f32	s27, s5
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001914:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001918:	eef0 aa66 	vmov.f32	s21, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800191c:	eddd 5a05 	vldr	s11, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001920:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001924:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
 8001928:	eddd 5a02 	vldr	s11, [sp, #8]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800192c:	ed8d fa03 	vstr	s30, [sp, #12]
 8001930:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001934:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001938:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800193c:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001940:	eeb0 aa46 	vmov.f32	s20, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001944:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001948:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 800194c:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001950:	edcd 9a05 	vstr	s19, [sp, #20]
 8001954:	ed8d 9a02 	vstr	s18, [sp, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001958:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 800195c:	e77d      	b.n	800185a <ADC_Stream0_Handler+0x71a>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 800195e:	4a06      	ldr	r2, [pc, #24]	; (8001978 <ADC_Stream0_Handler+0x838>)
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <ADC_Stream0_Handler+0x83c>)
 8001962:	ed92 0a00 	vldr	s0, [r2]
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800196e:	f000 f807 	bl	8001980 <SDR_ComputeLO>
 8001972:	f7ff bbfa 	b.w	800116a <ADC_Stream0_Handler+0x2a>
 8001976:	bf00      	nop
 8001978:	2400ac40 	.word	0x2400ac40
 800197c:	2400ac38 	.word	0x2400ac38

08001980 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8001980:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 8001982:	4b4f      	ldr	r3, [pc, #316]	; (8001ac0 <SDR_ComputeLO+0x140>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	eef4 7a40 	vcmp.f32	s15, s0
{
 800198c:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8001990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001994:	d171      	bne.n	8001a7a <SDR_ComputeLO+0xfa>
 8001996:	4a4b      	ldr	r2, [pc, #300]	; (8001ac4 <SDR_ComputeLO+0x144>)
 8001998:	4b4b      	ldr	r3, [pc, #300]	; (8001ac8 <SDR_ComputeLO+0x148>)
 800199a:	ed92 8a00 	vldr	s16, [r2]
 800199e:	ed93 6a00 	vldr	s12, [r3]
 80019a2:	4d4a      	ldr	r5, [pc, #296]	; (8001acc <SDR_ComputeLO+0x14c>)
 80019a4:	4c4a      	ldr	r4, [pc, #296]	; (8001ad0 <SDR_ComputeLO+0x150>)
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019a6:	484b      	ldr	r0, [pc, #300]	; (8001ad4 <SDR_ComputeLO+0x154>)
 80019a8:	4b4b      	ldr	r3, [pc, #300]	; (8001ad8 <SDR_ComputeLO+0x158>)
 80019aa:	ed95 5a00 	vldr	s10, [r5]
 80019ae:	edd4 7a00 	vldr	s15, [r4]
 80019b2:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 80019b6:	edd0 5a00 	vldr	s11, [r0]
 80019ba:	4a48      	ldr	r2, [pc, #288]	; (8001adc <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019bc:	ee27 7a88 	vmul.f32	s14, s15, s16
 80019c0:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019c2:	ee66 7a67 	vnmul.f32	s15, s12, s15
 80019c6:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019c8:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019cc:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019d0:	ee25 7a87 	vmul.f32	s14, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019d4:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019d8:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019dc:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019e0:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019e4:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019e8:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019ec:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019f0:	ee65 7aa7 	vmul.f32	s15, s11, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019f4:	ee25 7a87 	vmul.f32	s14, s11, s14
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019f8:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019fc:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a00:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a04:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a08:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a0c:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a10:	ee25 7aa6 	vmul.f32	s14, s11, s13
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a14:	ee65 7aa7 	vmul.f32	s15, s11, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a18:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a1c:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a20:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a24:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a28:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a2c:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a30:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a34:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a38:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001a3c:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a3e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8001a42:	d1bb      	bne.n	80019bc <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001a44:	ee67 5a07 	vmul.f32	s11, s14, s14
 8001a48:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001ae0 <SDR_ComputeLO+0x160>
 8001a4c:	edc4 7a00 	vstr	s15, [r4]
 8001a50:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001ae4 <SDR_ComputeLO+0x164>
 8001a54:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8001a58:	4a23      	ldr	r2, [pc, #140]	; (8001ae8 <SDR_ComputeLO+0x168>)
 8001a5a:	4b24      	ldr	r3, [pc, #144]	; (8001aec <SDR_ComputeLO+0x16c>)
 8001a5c:	ed85 5a00 	vstr	s10, [r5]
 8001a60:	edc2 6a00 	vstr	s13, [r2]
 8001a64:	ed83 7a00 	vstr	s14, [r3]
 8001a68:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 8001a6c:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001a70:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001a74:	edc0 7a00 	vstr	s15, [r0]
}	
 8001a78:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a7a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001af0 <SDR_ComputeLO+0x170>
 8001a7e:	4a1d      	ldr	r2, [pc, #116]	; (8001af4 <SDR_ComputeLO+0x174>)
 8001a80:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 8001a84:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a88:	ed92 7a00 	vldr	s14, [r2]
 8001a8c:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8001a90:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8001a94:	eeb0 0b49 	vmov.f64	d0, d9
 8001a98:	f00f fe3a 	bl	8011710 <cos>
 8001a9c:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001aa2:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001aa6:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001aaa:	f00f fe79 	bl	80117a0 <sin>
 8001aae:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 8001ab2:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <SDR_ComputeLO+0x148>)
 8001ab4:	eeb1 6a46 	vneg.f32	s12, s12
 8001ab8:	ed83 6a00 	vstr	s12, [r3]
 8001abc:	e771      	b.n	80019a2 <SDR_ComputeLO+0x22>
 8001abe:	bf00      	nop
 8001ac0:	240000e4 	.word	0x240000e4
 8001ac4:	24000614 	.word	0x24000614
 8001ac8:	2400061c 	.word	0x2400061c
 8001acc:	240000e8 	.word	0x240000e8
 8001ad0:	24000634 	.word	0x24000634
 8001ad4:	240000e0 	.word	0x240000e0
 8001ad8:	24004f70 	.word	0x24004f70
 8001adc:	24005828 	.word	0x24005828
 8001ae0:	46000200 	.word	0x46000200
 8001ae4:	39000000 	.word	0x39000000
 8001ae8:	24000638 	.word	0x24000638
 8001aec:	2400063c 	.word	0x2400063c
 8001af0:	40c90fdb 	.word	0x40c90fdb
 8001af4:	2400580c 	.word	0x2400580c

08001af8 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001af8:	089b      	lsrs	r3, r3, #2
 8001afa:	d02e      	beq.n	8001b5a <SDR_2R_toC_f32+0x62>
 8001afc:	3010      	adds	r0, #16
 8001afe:	3110      	adds	r1, #16
 8001b00:	3220      	adds	r2, #32
{
 8001b02:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b04:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	f100 0010 	add.w	r0, r0, #16
 8001b0e:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b12:	f842 4c20 	str.w	r4, [r2, #-32]
 8001b16:	f102 0220 	add.w	r2, r2, #32
 8001b1a:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001b1e:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b22:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 8001b26:	f842 4c38 	str.w	r4, [r2, #-56]
 8001b2a:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001b2e:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b32:	f850 4c18 	ldr.w	r4, [r0, #-24]
 8001b36:	f842 4c30 	str.w	r4, [r2, #-48]
 8001b3a:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001b3e:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b42:	f850 4c14 	ldr.w	r4, [r0, #-20]
 8001b46:	f842 4c28 	str.w	r4, [r2, #-40]
 8001b4a:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001b4e:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 8001b52:	d1d7      	bne.n	8001b04 <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 8001b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	4770      	bx	lr

08001b5c <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001b5c:	4b35      	ldr	r3, [pc, #212]	; (8001c34 <SDR_downconvert_f32+0xd8>)
 8001b5e:	3008      	adds	r0, #8
 8001b60:	3110      	adds	r1, #16
 8001b62:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b64:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001c38 <SDR_downconvert_f32+0xdc>
{
 8001b68:	b430      	push	{r4, r5}
 8001b6a:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001b6e:	4c33      	ldr	r4, [pc, #204]	; (8001c3c <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b70:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 8001b74:	3310      	adds	r3, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b76:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 8001b7a:	3008      	adds	r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b7c:	ee06 ca10 	vmov	s12, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b80:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 8001b84:	3110      	adds	r1, #16
 8001b86:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b88:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b8c:	ee06 ca90 	vmov	s13, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b90:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 8001b94:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b96:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b9a:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b9e:	ee07 ca90 	vmov	s15, ip
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001ba2:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ba6:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001baa:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bae:	ee07 ca10 	vmov	s14, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001bb6:	ee66 6aa5 	vmul.f32	s13, s13, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bba:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bbe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bc2:	ee77 7ac0 	vsub.f32	s15, s15, s0
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bc6:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001bca:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bce:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bd2:	ee67 7aa5 	vmul.f32	s15, s15, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bd6:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bda:	ee27 7a25 	vmul.f32	s14, s14, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bde:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001be2:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001be6:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001bea:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001bee:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001bf2:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001bf6:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001bfa:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001bfe:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001c02:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001c06:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001c0a:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001c0e:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001c12:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001c16:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001c18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c1c:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001c20:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c28:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001c2c:	d1a0      	bne.n	8001b70 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001c2e:	bc30      	pop	{r4, r5}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	24005828 	.word	0x24005828
 8001c38:	3a000000 	.word	0x3a000000
 8001c3c:	24004f70 	.word	0x24004f70

08001c40 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001c40:	b430      	push	{r4, r5}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001c42:	0895      	lsrs	r5, r2, #2
  while(blkCnt--)
 8001c44:	2d00      	cmp	r5, #0
 8001c46:	d05b      	beq.n	8001d00 <SDR_float_to_DAC_audio+0xc0>
 8001c48:	1e6c      	subs	r4, r5, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c4a:	4d30      	ldr	r5, [pc, #192]	; (8001d0c <SDR_float_to_DAC_audio+0xcc>)
 8001c4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c50:	b2a3      	uxth	r3, r4
 8001c52:	f100 0420 	add.w	r4, r0, #32
 8001c56:	edd5 7a00 	vldr	s15, [r5]
 8001c5a:	3010      	adds	r0, #16
 8001c5c:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8001c60:	f101 0308 	add.w	r3, r1, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c64:	eef0 4a47 	vmov.f32	s9, s14
 8001c68:	ed50 5a03 	vldr	s11, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c6c:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c70:	eeb0 5a47 	vmov.f32	s10, s14
 8001c74:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001c78:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c7a:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8001c7e:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c80:	eea6 5aa7 	vfma.f32	s10, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c84:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
  while(blkCnt--)
 8001c88:	4284      	cmp	r4, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c8a:	eef0 5a64 	vmov.f32	s11, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c8e:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c92:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c96:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c9a:	eee7 4a86 	vfma.f32	s9, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c9e:	ee15 5a10 	vmov	r5, s10
 8001ca2:	f823 5c10 	strh.w	r5, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ca6:	ee15 5a90 	vmov	r5, s11
 8001caa:	f823 5c0e 	strh.w	r5, [r3, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cae:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cb2:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cb6:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cba:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cbe:	ee16 5a10 	vmov	r5, s12
 8001cc2:	f823 5c0c 	strh.w	r5, [r3, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cc6:	eef0 6a64 	vmov.f32	s13, s9
 8001cca:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
 8001cce:	ee16 5a90 	vmov	r5, s13
 8001cd2:	f823 5c0a 	strh.w	r5, [r3, #-10]
  while(blkCnt--)
 8001cd6:	d1c5      	bne.n	8001c64 <SDR_float_to_DAC_audio+0x24>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001cd8:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001cda:	f001 021f 	and.w	r2, r1, #31
 8001cde:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ce0:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001ce4:	480a      	ldr	r0, [pc, #40]	; (8001d10 <SDR_float_to_DAC_audio+0xd0>)
 8001ce6:	440a      	add	r2, r1
 8001ce8:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001cec:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001cee:	1a53      	subs	r3, r2, r1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	dcf9      	bgt.n	8001ce8 <SDR_float_to_DAC_audio+0xa8>
 8001cf4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001cf8:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001cfc:	bc30      	pop	{r4, r5}
 8001cfe:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8001d00:	0093      	lsls	r3, r2, #2
 8001d02:	2a00      	cmp	r2, #0
 8001d04:	d1e9      	bne.n	8001cda <SDR_float_to_DAC_audio+0x9a>
 8001d06:	bc30      	pop	{r4, r5}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	24005764 	.word	0x24005764
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001d14:	0892      	lsrs	r2, r2, #2
 8001d16:	d017      	beq.n	8001d48 <SDR_memcpy_f32+0x34>
 8001d18:	3110      	adds	r1, #16
 8001d1a:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001d1c:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001d20:	3a01      	subs	r2, #1
 8001d22:	f101 0110 	add.w	r1, r1, #16
 8001d26:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001d2a:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001d2e:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001d32:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001d36:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001d3a:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001d3e:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001d42:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001d46:	d1e9      	bne.n	8001d1c <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop

08001d4c <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001d4c:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001d4e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001d52:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001d54:	440b      	add	r3, r1
	while(blkCnt--)
 8001d56:	d037      	beq.n	8001dc8 <SDR_mirror_LSB+0x7c>
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	1e91      	subs	r1, r2, #2
{
 8001d5c:	b410      	push	{r4}
 8001d5e:	f1a3 0220 	sub.w	r2, r3, #32
 8001d62:	f1a3 041c 	sub.w	r4, r3, #28
 8001d66:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001d6a:	4402      	add	r2, r0
 8001d6c:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d6e:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001d70:	3901      	subs	r1, #1
 8001d72:	3a20      	subs	r2, #32
 8001d74:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d76:	f843 4c20 	str.w	r4, [r3, #-32]
 8001d7a:	3320      	adds	r3, #32
 8001d7c:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001d80:	eef1 7a67 	vneg.f32	s15, s15
 8001d84:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d88:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001d8a:	f843 4c38 	str.w	r4, [r3, #-56]
 8001d8e:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001d92:	eef1 7a67 	vneg.f32	s15, s15
 8001d96:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d9a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001d9c:	f843 4c30 	str.w	r4, [r3, #-48]
 8001da0:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001da4:	eef1 7a67 	vneg.f32	s15, s15
 8001da8:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001dac:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001dae:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001db2:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001db4:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001db8:	eef1 7a67 	vneg.f32	s15, s15
 8001dbc:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001dc0:	d1d5      	bne.n	8001d6e <SDR_mirror_LSB+0x22>
	}
}
 8001dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop

08001dcc <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001dcc:	b508      	push	{r3, lr}
#endif
   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001dce:	4b2b      	ldr	r3, [pc, #172]	; (8001e7c <SDR_compute_IIR_parms+0xb0>)
 8001dd0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001e80 <SDR_compute_IIR_parms+0xb4>
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001dd8:	4a2a      	ldr	r2, [pc, #168]	; (8001e84 <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001dda:	ee67 7a87 	vmul.f32	s15, s15, s14
   r = Qfactor;
 8001dde:	4b2a      	ldr	r3, [pc, #168]	; (8001e88 <SDR_compute_IIR_parms+0xbc>)
   wr = 2.f * cwpitch / rate * myPI;
 8001de0:	ed92 7a00 	vldr	s14, [r2]
 8001de4:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001e8c <SDR_compute_IIR_parms+0xc0>
{
 8001de8:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001dec:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001df0:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001df4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001df8:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001dfc:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001e00:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e04:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001e08:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e0c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001e10:	f00f fc7e 	bl	8011710 <cos>
 8001e14:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001e18:	4b1d      	ldr	r3, [pc, #116]	; (8001e90 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001e1a:	4a1e      	ldr	r2, [pc, #120]	; (8001e94 <SDR_compute_IIR_parms+0xc8>)
 8001e1c:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e20:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001e24:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e28:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001e2c:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001e30:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e34:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e38:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001e3c:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001e40:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001e44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e48:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e4c:	f00f fc60 	bl	8011710 <cos>
 8001e50:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001e54:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001e98 <SDR_compute_IIR_parms+0xcc>
 8001e58:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <SDR_compute_IIR_parms+0xd0>)
 8001e5a:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001e5e:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001e62:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001e66:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e6a:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001e6e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001e72:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001e76:	ed83 7a00 	vstr	s14, [r3]
}
 8001e7a:	bd08      	pop	{r3, pc}
 8001e7c:	2400ac38 	.word	0x2400ac38
 8001e80:	44000000 	.word	0x44000000
 8001e84:	2400580c 	.word	0x2400580c
 8001e88:	24009c20 	.word	0x24009c20
 8001e8c:	40490fdb 	.word	0x40490fdb
 8001e90:	24005768 	.word	0x24005768
 8001e94:	24009c1c 	.word	0x24009c1c
 8001e98:	3f99999a 	.word	0x3f99999a
 8001e9c:	2400cd9c 	.word	0x2400cd9c

08001ea0 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001ea0:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001ea2:	2900      	cmp	r1, #0
 8001ea4:	d07c      	beq.n	8001fa0 <SDR_CWPeak+0x100>
 8001ea6:	1e4b      	subs	r3, r1, #1
 8001ea8:	f8df c110 	ldr.w	ip, [pc, #272]	; 8001fbc <SDR_CWPeak+0x11c>
 8001eac:	493d      	ldr	r1, [pc, #244]	; (8001fa4 <SDR_CWPeak+0x104>)
 8001eae:	3010      	adds	r0, #16
 8001eb0:	4a3d      	ldr	r2, [pc, #244]	; (8001fa8 <SDR_CWPeak+0x108>)
 8001eb2:	eddc 2a00 	vldr	s5, [ip]
 8001eb6:	edd1 6a00 	vldr	s13, [r1]
 8001eba:	ed92 5a00 	vldr	s10, [r2]
{
 8001ebe:	b4f0      	push	{r4, r5, r6, r7}
 8001ec0:	4c3a      	ldr	r4, [pc, #232]	; (8001fac <SDR_CWPeak+0x10c>)
 8001ec2:	4f3b      	ldr	r7, [pc, #236]	; (8001fb0 <SDR_CWPeak+0x110>)
 8001ec4:	edd4 4a00 	vldr	s9, [r4]
 8001ec8:	4e3a      	ldr	r6, [pc, #232]	; (8001fb4 <SDR_CWPeak+0x114>)
 8001eca:	4d3b      	ldr	r5, [pc, #236]	; (8001fb8 <SDR_CWPeak+0x118>)
 8001ecc:	eeb1 2a64 	vneg.f32	s4, s9
 8001ed0:	edd7 7a00 	vldr	s15, [r7]
 8001ed4:	edd6 5a00 	vldr	s11, [r6]
 8001ed8:	ed95 7a00 	vldr	s14, [r5]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001edc:	ee66 3ae7 	vnmul.f32	s7, s13, s15
 8001ee0:	ed50 7a04 	vldr	s15, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ee4:	ee26 4ac7 	vnmul.f32	s8, s13, s14
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ee8:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001eec:	ed10 7a02 	vldr	s14, [r0, #-8]
	 while(blkCnt--)
 8001ef0:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ef2:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ef6:	ed10 3a01 	vldr	s6, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001efa:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 8001efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f02:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f06:	eee7 3a85 	vfma.f32	s7, s15, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f0a:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 8001f0e:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f12:	ed92 5a00 	vldr	s10, [r2]
 8001f16:	edd1 6a00 	vldr	s13, [r1]
 8001f1a:	ee25 6a06 	vmul.f32	s12, s10, s12
 8001f1e:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f22:	ee65 7a07 	vmul.f32	s15, s10, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f26:	ee25 3a03 	vmul.f32	s6, s10, s6
 8001f2a:	eeb0 7a46 	vmov.f32	s14, s12
 8001f2e:	eee6 7ae3 	vfms.f32	s15, s13, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f32:	eeb1 2a64 	vneg.f32	s4, s9
 8001f36:	eea6 7ae2 	vfms.f32	s14, s13, s5
 8001f3a:	eea4 7ae3 	vfms.f32	s14, s9, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f3e:	eef0 3a43 	vmov.f32	s7, s6
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f42:	eee4 7ac7 	vfms.f32	s15, s9, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f46:	ee25 6a07 	vmul.f32	s12, s10, s14
 8001f4a:	eee6 3ac7 	vfms.f32	s7, s13, s14
 8001f4e:	eea4 6ac4 	vfms.f32	s12, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f52:	ee25 7a27 	vmul.f32	s14, s10, s15
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f56:	eee4 3ae7 	vfms.f32	s7, s9, s15
 8001f5a:	eea6 7ac4 	vfms.f32	s14, s13, s8
 8001f5e:	eeb0 4a46 	vmov.f32	s8, s12
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f62:	eea6 6ae5 	vfms.f32	s12, s13, s11
	   *buf++ = y0;
 8001f66:	ee96 4aa5 	vfnms.f32	s8, s13, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f6a:	ee65 5a23 	vmul.f32	s11, s10, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f6e:	eef0 2a63 	vmov.f32	s5, s7
 8001f72:	eee6 5ac6 	vfms.f32	s11, s13, s12
	   *buf++ = y0;
 8001f76:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f7a:	eea4 7a84 	vfma.f32	s14, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f7e:	eee4 5ac7 	vfms.f32	s11, s9, s14
	   *buf++ = y0;
 8001f82:	ed00 7a06 	vstr	s14, [r0, #-24]	; 0xffffffe8
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001f86:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001f8a:	d1a7      	bne.n	8001edc <SDR_CWPeak+0x3c>
 8001f8c:	edc7 7a00 	vstr	s15, [r7]
 8001f90:	edc6 5a00 	vstr	s11, [r6]
 8001f94:	ed85 7a00 	vstr	s14, [r5]
 8001f98:	edcc 3a00 	vstr	s7, [ip]
   }
}
 8001f9c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	24009c1c 	.word	0x24009c1c
 8001fa8:	2400cd9c 	.word	0x2400cd9c
 8001fac:	24005768 	.word	0x24005768
 8001fb0:	2400062c 	.word	0x2400062c
 8001fb4:	24000628 	.word	0x24000628
 8001fb8:	24000630 	.word	0x24000630
 8001fbc:	24000624 	.word	0x24000624

08001fc0 <SDR_demodAM_AGC>:
// ------------------------------------------------------

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001fc4:	4b3e      	ldr	r3, [pc, #248]	; (80020c0 <SDR_demodAM_AGC+0x100>)
{
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	f8df e114 	ldr.w	lr, [pc, #276]	; 80020e0 <SDR_demodAM_AGC+0x120>
 8001fcc:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
 8001fd0:	f8df 8110 	ldr.w	r8, [pc, #272]	; 80020e4 <SDR_demodAM_AGC+0x124>
		  hangcnt = Hcount[AM]; 
 8001fd4:	f8b3 c000 	ldrh.w	ip, [r3]
 8001fd8:	f8de 2000 	ldr.w	r2, [lr]
 8001fdc:	ed98 7a00 	vldr	s14, [r8]
 8001fe0:	4b38      	ldr	r3, [pc, #224]	; (80020c4 <SDR_demodAM_AGC+0x104>)
 8001fe2:	4d39      	ldr	r5, [pc, #228]	; (80020c8 <SDR_demodAM_AGC+0x108>)
 8001fe4:	4c39      	ldr	r4, [pc, #228]	; (80020cc <SDR_demodAM_AGC+0x10c>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001fe6:	eddf 4a3a 	vldr	s9, [pc, #232]	; 80020d0 <SDR_demodAM_AGC+0x110>
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001fea:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80020d4 <SDR_demodAM_AGC+0x114>
		  pk  *= Decay[AM];
 8001fee:	4f3a      	ldr	r7, [pc, #232]	; (80020d8 <SDR_demodAM_AGC+0x118>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001ff0:	edd0 7a01 	vldr	s15, [r0, #4]
 8001ff4:	edd0 6a00 	vldr	s13, [r0]
 8001ff8:	ee67 7aa7 	vmul.f32	s15, s15, s15
    audiotmp /= max(pk, AgcThreshold);  
 8001ffc:	ed95 6a00 	vldr	s12, [r5]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002000:	eee6 7aa6 	vfma.f32	s15, s13, s13
	  if(pk < audiotmp)
 8002004:	edd3 6a00 	vldr	s13, [r3]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002008:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 800200c:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8002010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8002018:	bfac      	ite	ge
 800201a:	eef1 5ae7 	vsqrtge.f32	s11, s15
      *pOut = 0.0f;
 800201e:	eef0 5a64 	vmovlt.f32	s11, s9
	  if(pk < audiotmp)
 8002022:	eef4 6ae5 	vcmpe.f32	s13, s11
 8002026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202a:	d504      	bpl.n	8002036 <SDR_demodAM_AGC+0x76>
			pk = audiotmp;
 800202c:	eef0 6a65 	vmov.f32	s13, s11
		  hangcnt = Hcount[AM]; 
 8002030:	4662      	mov	r2, ip
			pk = audiotmp;
 8002032:	edc3 5a00 	vstr	s11, [r3]
    audiotmp /= max(pk, AgcThreshold);  
 8002036:	fe86 6a86 	vmaxnm.f32	s12, s13, s12
 800203a:	eec5 7a86 	vdiv.f32	s15, s11, s12
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800203e:	eeb0 6a67 	vmov.f32	s12, s15
    audiotmp /= max(pk, AgcThreshold);  
 8002042:	edc4 7a00 	vstr	s15, [r4]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002046:	eea7 6a05 	vfma.f32	s12, s14, s10
	  if(hangcnt == 0)
 800204a:	b9e2      	cbnz	r2, 8002086 <SDR_demodAM_AGC+0xc6>
		  pk  *= Decay[AM];
 800204c:	edd7 7a00 	vldr	s15, [r7]
 8002050:	3008      	adds	r0, #8
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002052:	ed8d 6a00 	vstr	s12, [sp]
		  pk  *= Decay[AM];
 8002056:	ee67 6aa6 	vmul.f32	s13, s15, s13
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800205a:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 800205e:	4286      	cmp	r6, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002060:	ee77 7ac7 	vsub.f32	s15, s15, s14
	  wold = w;
 8002064:	ed9d 7a00 	vldr	s14, [sp]
		  pk  *= Decay[AM];
 8002068:	edc3 6a00 	vstr	s13, [r3]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800206c:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8002070:	d1be      	bne.n	8001ff0 <SDR_demodAM_AGC+0x30>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 8002072:	6819      	ldr	r1, [r3, #0]
 8002074:	4b19      	ldr	r3, [pc, #100]	; (80020dc <SDR_demodAM_AGC+0x11c>)
 8002076:	f8ce 2000 	str.w	r2, [lr]
 800207a:	ed88 7a00 	vstr	s14, [r8]
 800207e:	6019      	str	r1, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
}
 8002080:	b002      	add	sp, #8
 8002082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002086:	ed8d 6a00 	vstr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800208a:	3008      	adds	r0, #8
 800208c:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002090:	4286      	cmp	r6, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002092:	ee77 7ac7 	vsub.f32	s15, s15, s14
	  wold = w;
 8002096:	ed9d 7a00 	vldr	s14, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800209a:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800209e:	d1a7      	bne.n	8001ff0 <SDR_demodAM_AGC+0x30>
    PeakAudioValue=pk;
 80020a0:	6819      	ldr	r1, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
 80020a2:	2a00      	cmp	r2, #0
    PeakAudioValue=pk;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <SDR_demodAM_AGC+0x11c>)
 80020a6:	f8ce 2000 	str.w	r2, [lr]
 80020aa:	ed88 7a00 	vstr	s14, [r8]
 80020ae:	6019      	str	r1, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
 80020b0:	dd02      	ble.n	80020b8 <SDR_demodAM_AGC+0xf8>
 80020b2:	3a01      	subs	r2, #1
 80020b4:	f8ce 2000 	str.w	r2, [lr]
}
 80020b8:	b002      	add	sp, #8
 80020ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020be:	bf00      	nop
 80020c0:	240091d0 	.word	0x240091d0
 80020c4:	2400ee20 	.word	0x2400ee20
 80020c8:	2400ac34 	.word	0x2400ac34
 80020cc:	24001db8 	.word	0x24001db8
 80020d0:	00000000 	.word	0x00000000
 80020d4:	3f75c28f 	.word	0x3f75c28f
 80020d8:	24003dc0 	.word	0x24003dc0
 80020dc:	24009a68 	.word	0x24009a68
 80020e0:	2400cd44 	.word	0x2400cd44
 80020e4:	24000620 	.word	0x24000620

080020e8 <SDR_demodSSB_CW_AGC>:
	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80020e8:	4b5c      	ldr	r3, [pc, #368]	; (800225c <SDR_demodSSB_CW_AGC+0x174>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80020ea:	4a5d      	ldr	r2, [pc, #372]	; (8002260 <SDR_demodSSB_CW_AGC+0x178>)
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80020ec:	f8b3 c004 	ldrh.w	ip, [r3, #4]
{
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80020f2:	885c      	ldrh	r4, [r3, #2]
 80020f4:	f241 0604 	movw	r6, #4100	; 0x1004
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80020f8:	7815      	ldrb	r5, [r2, #0]
{
 80020fa:	460a      	mov	r2, r1
 80020fc:	4f59      	ldr	r7, [pc, #356]	; (8002264 <SDR_demodSSB_CW_AGC+0x17c>)
 80020fe:	2d01      	cmp	r5, #1
 8002100:	bf08      	it	eq
 8002102:	46a4      	moveq	ip, r4
 8002104:	4958      	ldr	r1, [pc, #352]	; (8002268 <SDR_demodSSB_CW_AGC+0x180>)
 8002106:	2d03      	cmp	r5, #3
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002108:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800210c:	683c      	ldr	r4, [r7, #0]
 800210e:	f100 0304 	add.w	r3, r0, #4
 8002112:	edd1 7a00 	vldr	s15, [r1]
 8002116:	d06f      	beq.n	80021f8 <SDR_demodSSB_CW_AGC+0x110>
 8002118:	2d01      	cmp	r5, #1
 800211a:	4406      	add	r6, r0
 800211c:	4d53      	ldr	r5, [pc, #332]	; (800226c <SDR_demodSSB_CW_AGC+0x184>)
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800211e:	4854      	ldr	r0, [pc, #336]	; (8002270 <SDR_demodSSB_CW_AGC+0x188>)
 8002120:	d10b      	bne.n	800213a <SDR_demodSSB_CW_AGC+0x52>
 8002122:	e046      	b.n	80021b2 <SDR_demodSSB_CW_AGC+0xca>
 8002124:	ed91 7a00 	vldr	s14, [r1]
 8002128:	3308      	adds	r3, #8
 800212a:	edd0 7a02 	vldr	s15, [r0, #8]
	for(k=j=0; k<BSIZE*2; k+=2)
 800212e:	429e      	cmp	r6, r3
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002134:	edc1 7a00 	vstr	s15, [r1]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002138:	d024      	beq.n	8002184 <SDR_demodSSB_CW_AGC+0x9c>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800213a:	ed93 7a00 	vldr	s14, [r3]
 800213e:	ed13 6a01 	vldr	s12, [r3, #-4]
 8002142:	ee27 7a07 	vmul.f32	s14, s14, s14
 8002146:	eea6 7a06 	vfma.f32	s14, s12, s12
      *pOut = sqrtf(in);
 800214a:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 800214e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002156:	d506      	bpl.n	8002166 <SDR_demodSSB_CW_AGC+0x7e>
 8002158:	eef0 7a66 	vmov.f32	s15, s13
			pk = sav;
 800215c:	edc1 6a00 	vstr	s13, [r1]
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002160:	4664      	mov	r4, ip
 8002162:	ed13 6a01 	vldr	s12, [r3, #-4]
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002166:	ed95 7a00 	vldr	s14, [r5]
 800216a:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800216e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8002172:	eca2 7a01 	vstmia	r2!, {s14}
	  if(hangcnt == 0)
 8002176:	2c00      	cmp	r4, #0
 8002178:	d0d4      	beq.n	8002124 <SDR_demodSSB_CW_AGC+0x3c>
 800217a:	3308      	adds	r3, #8
 800217c:	edd1 7a00 	vldr	s15, [r1]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002180:	429e      	cmp	r6, r3
 8002182:	d1da      	bne.n	800213a <SDR_demodSSB_CW_AGC+0x52>
 8002184:	4a3b      	ldr	r2, [pc, #236]	; (8002274 <SDR_demodSSB_CW_AGC+0x18c>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 8002186:	2c00      	cmp	r4, #0
	PeakAudioValue=pk;
 8002188:	4b3b      	ldr	r3, [pc, #236]	; (8002278 <SDR_demodSSB_CW_AGC+0x190>)
 800218a:	603c      	str	r4, [r7, #0]
 800218c:	edc2 6a00 	vstr	s13, [r2]
 8002190:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8002194:	dd01      	ble.n	800219a <SDR_demodSSB_CW_AGC+0xb2>
 8002196:	3c01      	subs	r4, #1
 8002198:	603c      	str	r4, [r7, #0]
}
 800219a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800219c:	ed91 7a00 	vldr	s14, [r1]
 80021a0:	edd0 7a01 	vldr	s15, [r0, #4]
 80021a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021a8:	edc1 7a00 	vstr	s15, [r1]
	for(k=j=0; k<BSIZE*2; k+=2)
 80021ac:	3308      	adds	r3, #8
 80021ae:	42b3      	cmp	r3, r6
 80021b0:	d0e8      	beq.n	8002184 <SDR_demodSSB_CW_AGC+0x9c>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80021b2:	ed93 7a00 	vldr	s14, [r3]
 80021b6:	ed13 6a01 	vldr	s12, [r3, #-4]
 80021ba:	ee27 7a07 	vmul.f32	s14, s14, s14
 80021be:	eea6 7a06 	vfma.f32	s14, s12, s12
 80021c2:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 80021c6:	eef4 7ae6 	vcmpe.f32	s15, s13
 80021ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ce:	d506      	bpl.n	80021de <SDR_demodSSB_CW_AGC+0xf6>
 80021d0:	eef0 7a66 	vmov.f32	s15, s13
			pk = sav;
 80021d4:	edc1 6a00 	vstr	s13, [r1]
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80021d8:	4664      	mov	r4, ip
 80021da:	ed13 6a01 	vldr	s12, [r3, #-4]
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80021de:	ed95 7a00 	vldr	s14, [r5]
 80021e2:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80021e6:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80021ea:	eca2 7a01 	vstmia	r2!, {s14}
	  if(hangcnt == 0)
 80021ee:	2c00      	cmp	r4, #0
 80021f0:	d0d4      	beq.n	800219c <SDR_demodSSB_CW_AGC+0xb4>
 80021f2:	edd1 7a00 	vldr	s15, [r1]
 80021f6:	e7d9      	b.n	80021ac <SDR_demodSSB_CW_AGC+0xc4>
 80021f8:	4406      	add	r6, r0
 80021fa:	4d1c      	ldr	r5, [pc, #112]	; (800226c <SDR_demodSSB_CW_AGC+0x184>)
      if(CurrentMode == CW) pk  *= Decay[CW];
 80021fc:	481c      	ldr	r0, [pc, #112]	; (8002270 <SDR_demodSSB_CW_AGC+0x188>)
 80021fe:	e00a      	b.n	8002216 <SDR_demodSSB_CW_AGC+0x12e>
 8002200:	ed91 7a00 	vldr	s14, [r1]
 8002204:	edd0 7a03 	vldr	s15, [r0, #12]
 8002208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800220c:	edc1 7a00 	vstr	s15, [r1]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002210:	3308      	adds	r3, #8
 8002212:	42b3      	cmp	r3, r6
 8002214:	d0b6      	beq.n	8002184 <SDR_demodSSB_CW_AGC+0x9c>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	ed13 6a01 	vldr	s12, [r3, #-4]
 800221e:	ee27 7a07 	vmul.f32	s14, s14, s14
 8002222:	eea6 7a06 	vfma.f32	s14, s12, s12
 8002226:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 800222a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800222e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002232:	d506      	bpl.n	8002242 <SDR_demodSSB_CW_AGC+0x15a>
 8002234:	eef0 7a66 	vmov.f32	s15, s13
			pk = sav;
 8002238:	edc1 6a00 	vstr	s13, [r1]
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800223c:	4674      	mov	r4, lr
 800223e:	ed13 6a01 	vldr	s12, [r3, #-4]
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002242:	ed95 7a00 	vldr	s14, [r5]
 8002246:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800224a:	ee86 7a27 	vdiv.f32	s14, s12, s15
 800224e:	eca2 7a01 	vstmia	r2!, {s14}
	  if(hangcnt == 0)
 8002252:	2c00      	cmp	r4, #0
 8002254:	d0d4      	beq.n	8002200 <SDR_demodSSB_CW_AGC+0x118>
 8002256:	edd1 7a00 	vldr	s15, [r1]
 800225a:	e7d9      	b.n	8002210 <SDR_demodSSB_CW_AGC+0x128>
 800225c:	240091d0 	.word	0x240091d0
 8002260:	2400ddb4 	.word	0x2400ddb4
 8002264:	2400cd44 	.word	0x2400cd44
 8002268:	2400ee20 	.word	0x2400ee20
 800226c:	2400ac34 	.word	0x2400ac34
 8002270:	24003dc0 	.word	0x24003dc0
 8002274:	24000618 	.word	0x24000618
 8002278:	24009a68 	.word	0x24009a68

0800227c <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 800227c:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002280:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002284:	490a      	ldr	r1, [pc, #40]	; (80022b0 <HAL_ADC_ConvCpltCallback+0x34>)
 8002286:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800228a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800228e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8002290:	4293      	cmp	r3, r2
 8002292:	d1fa      	bne.n	800228a <HAL_ADC_ConvCpltCallback+0xe>
 8002294:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002298:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 2*BSIZE);
#endif
	ADC_Stream0_Handler(1);
 800229c:	2001      	movs	r0, #1
 800229e:	f7fe ff4f 	bl	8001140 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 80022a2:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <HAL_ADC_ConvCpltCallback+0x38>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	701a      	strb	r2, [r3, #0]
}
 80022a8:	bd08      	pop	{r3, pc}
 80022aa:	bf00      	nop
 80022ac:	2400ea20 	.word	0x2400ea20
 80022b0:	e000ed00 	.word	0xe000ed00
 80022b4:	24000665 	.word	0x24000665

080022b8 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b8:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 80022bc:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80022c0:	490a      	ldr	r1, [pc, #40]	; (80022ec <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80022c2:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 80022c6:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80022ca:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d1fa      	bne.n	80022c6 <HAL_ADC_ConvHalfCpltCallback+0xe>
 80022d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80022d4:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 2*BSIZE);
#endif
	ADC_Stream0_Handler(0);
 80022d8:	2000      	movs	r0, #0
 80022da:	f7fe ff31 	bl	8001140 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 80022de:	4b04      	ldr	r3, [pc, #16]	; (80022f0 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	701a      	strb	r2, [r3, #0]
}
 80022e4:	bd08      	pop	{r3, pc}
 80022e6:	bf00      	nop
 80022e8:	2400e620 	.word	0x2400e620
 80022ec:	e000ed00 	.word	0xe000ed00
 80022f0:	24000665 	.word	0x24000665

080022f4 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80022f4:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 80022f6:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 80022f8:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 80022fa:	4c05      	ldr	r4, [pc, #20]	; (8002310 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 80022fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002300:	4804      	ldr	r0, [pc, #16]	; (8002314 <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 8002302:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 8002304:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8002308:	f004 bf26 	b.w	8007158 <HAL_GPIO_WritePin>
 800230c:	24005810 	.word	0x24005810
 8002310:	24008520 	.word	0x24008520
 8002314:	58020400 	.word	0x58020400

08002318 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002318:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 800231a:	4b05      	ldr	r3, [pc, #20]	; (8002330 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 800231c:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 800231e:	4c05      	ldr	r4, [pc, #20]	; (8002334 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 8002320:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002324:	4804      	ldr	r0, [pc, #16]	; (8002338 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 8002326:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002328:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 800232c:	f004 bf14 	b.w	8007158 <HAL_GPIO_WritePin>
 8002330:	24005810 	.word	0x24005810
 8002334:	24008120 	.word	0x24008120
 8002338:	58020400 	.word	0x58020400

0800233c <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800233c:	4a09      	ldr	r2, [pc, #36]	; (8002364 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800233e:	4b0a      	ldr	r3, [pc, #40]	; (8002368 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002340:	6811      	ldr	r1, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002342:	681a      	ldr	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002344:	684b      	ldr	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002346:	4809      	ldr	r0, [pc, #36]	; (800236c <HAL_ADC_LevelOutOfWindowCallback+0x30>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
{
 800234c:	b410      	push	{r4}
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800234e:	604b      	str	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002350:	2402      	movs	r4, #2
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002352:	6853      	ldr	r3, [r2, #4]
	OVFDetected = OVF_TIMEOUT;
 8002354:	8004      	strh	r4, [r0, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002356:	f023 0380 	bic.w	r3, r3, #128	; 0x80
}
 800235a:	f85d 4b04 	ldr.w	r4, [sp], #4
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800235e:	6053      	str	r3, [r2, #4]
}
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	24008924 	.word	0x24008924
 8002368:	24003ec4 	.word	0x24003ec4
 800236c:	24001dbc 	.word	0x24001dbc

08002370 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002370:	4b64      	ldr	r3, [pc, #400]	; (8002504 <DisplayStatus+0x194>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 8002378:	b570      	push	{r4, r5, r6, lr}
 800237a:	b088      	sub	sp, #32
	switch(Fstep)
 800237c:	f000 80aa 	beq.w	80024d4 <DisplayStatus+0x164>
 8002380:	d81c      	bhi.n	80023bc <DisplayStatus+0x4c>
 8002382:	2b0a      	cmp	r3, #10
 8002384:	f000 80ad 	beq.w	80024e2 <DisplayStatus+0x172>
 8002388:	2b64      	cmp	r3, #100	; 0x64
 800238a:	d10e      	bne.n	80023aa <DisplayStatus+0x3a>
	{
	case 1:			strcpy(StringStep,"   1 "); break;
	case 10: 		strcpy(StringStep,"  10 "); break;
	case 100: 		strcpy(StringStep," 100 "); break;
 800238c:	4b5e      	ldr	r3, [pc, #376]	; (8002508 <DisplayStatus+0x198>)
 800238e:	4c5f      	ldr	r4, [pc, #380]	; (800250c <DisplayStatus+0x19c>)
 8002390:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002394:	6020      	str	r0, [r4, #0]
 8002396:	80a1      	strh	r1, [r4, #4]
	case 9000: 		strcpy(StringStep,"   9K"); break;
	case 10000:		strcpy(StringStep,"  10K"); break;
	case 100000: 	strcpy(StringStep," 100K"); break;
	}

	switch(CurrentMode)
 8002398:	4b5d      	ldr	r3, [pc, #372]	; (8002510 <DisplayStatus+0x1a0>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b03      	cmp	r3, #3
 800239e:	f200 80ae 	bhi.w	80024fe <DisplayStatus+0x18e>
 80023a2:	e8df f003 	tbb	[pc, r3]
 80023a6:	7573      	.short	0x7573
 80023a8:	278f      	.short	0x278f
	switch(Fstep)
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d120      	bne.n	80023f0 <DisplayStatus+0x80>
	case 1:			strcpy(StringStep,"   1 "); break;
 80023ae:	4b59      	ldr	r3, [pc, #356]	; (8002514 <DisplayStatus+0x1a4>)
 80023b0:	4c56      	ldr	r4, [pc, #344]	; (800250c <DisplayStatus+0x19c>)
 80023b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023b6:	6020      	str	r0, [r4, #0]
 80023b8:	80a1      	strh	r1, [r4, #4]
 80023ba:	e7ed      	b.n	8002398 <DisplayStatus+0x28>
	switch(Fstep)
 80023bc:	f242 7210 	movw	r2, #10000	; 0x2710
 80023c0:	4293      	cmp	r3, r2
 80023c2:	f000 8095 	beq.w	80024f0 <DisplayStatus+0x180>
 80023c6:	4a54      	ldr	r2, [pc, #336]	; (8002518 <DisplayStatus+0x1a8>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d106      	bne.n	80023da <DisplayStatus+0x6a>
	case 100000: 	strcpy(StringStep," 100K"); break;
 80023cc:	4b53      	ldr	r3, [pc, #332]	; (800251c <DisplayStatus+0x1ac>)
 80023ce:	4c4f      	ldr	r4, [pc, #316]	; (800250c <DisplayStatus+0x19c>)
 80023d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023d4:	6020      	str	r0, [r4, #0]
 80023d6:	80a1      	strh	r1, [r4, #4]
 80023d8:	e7de      	b.n	8002398 <DisplayStatus+0x28>
	switch(Fstep)
 80023da:	f242 3228 	movw	r2, #9000	; 0x2328
 80023de:	4293      	cmp	r3, r2
 80023e0:	d106      	bne.n	80023f0 <DisplayStatus+0x80>
	case 9000: 		strcpy(StringStep,"   9K"); break;
 80023e2:	4b4f      	ldr	r3, [pc, #316]	; (8002520 <DisplayStatus+0x1b0>)
 80023e4:	4c49      	ldr	r4, [pc, #292]	; (800250c <DisplayStatus+0x19c>)
 80023e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023ea:	6020      	str	r0, [r4, #0]
 80023ec:	80a1      	strh	r1, [r4, #4]
 80023ee:	e7d3      	b.n	8002398 <DisplayStatus+0x28>
 80023f0:	4c46      	ldr	r4, [pc, #280]	; (800250c <DisplayStatus+0x19c>)
 80023f2:	e7d1      	b.n	8002398 <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 80023f4:	4b4b      	ldr	r3, [pc, #300]	; (8002524 <DisplayStatus+0x1b4>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4e4b      	ldr	r6, [pc, #300]	; (8002528 <DisplayStatus+0x1b8>)
 80023fa:	0c1a      	lsrs	r2, r3, #16
 80023fc:	8033      	strh	r3, [r6, #0]
 80023fe:	70b2      	strb	r2, [r6, #2]
	}
	switch (CurrentAGC)
 8002400:	4b4a      	ldr	r3, [pc, #296]	; (800252c <DisplayStatus+0x1bc>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d04a      	beq.n	800249e <DisplayStatus+0x12e>
 8002408:	2b01      	cmp	r3, #1
 800240a:	d15f      	bne.n	80024cc <DisplayStatus+0x15c>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 800240c:	4a48      	ldr	r2, [pc, #288]	; (8002530 <DisplayStatus+0x1c0>)
 800240e:	4b49      	ldr	r3, [pc, #292]	; (8002534 <DisplayStatus+0x1c4>)
 8002410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002414:	6018      	str	r0, [r3, #0]
 8002416:	7119      	strb	r1, [r3, #4]
	}
	switch (CurrentBW)
 8002418:	4a47      	ldr	r2, [pc, #284]	; (8002538 <DisplayStatus+0x1c8>)
 800241a:	7812      	ldrb	r2, [r2, #0]
 800241c:	2a00      	cmp	r2, #0
 800241e:	d048      	beq.n	80024b2 <DisplayStatus+0x142>
 8002420:	2a01      	cmp	r2, #1
 8002422:	d155      	bne.n	80024d0 <DisplayStatus+0x160>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 8002424:	4a45      	ldr	r2, [pc, #276]	; (800253c <DisplayStatus+0x1cc>)
 8002426:	4d46      	ldr	r5, [pc, #280]	; (8002540 <DisplayStatus+0x1d0>)
 8002428:	e892 0003 	ldmia.w	r2, {r0, r1}
 800242c:	6028      	str	r0, [r5, #0]
 800242e:	7129      	strb	r1, [r5, #4]
	}
	sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, volume);
 8002430:	4944      	ldr	r1, [pc, #272]	; (8002544 <DisplayStatus+0x1d4>)
 8002432:	eddf 7a45 	vldr	s15, [pc, #276]	; 8002548 <DisplayStatus+0x1d8>
 8002436:	edd1 6a00 	vldr	s13, [r1]
 800243a:	4a44      	ldr	r2, [pc, #272]	; (800254c <DisplayStatus+0x1dc>)
 800243c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002440:	4943      	ldr	r1, [pc, #268]	; (8002550 <DisplayStatus+0x1e0>)
 8002442:	ed92 7a00 	vldr	s14, [r2]
 8002446:	4a43      	ldr	r2, [pc, #268]	; (8002554 <DisplayStatus+0x1e4>)
 8002448:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800244c:	6808      	ldr	r0, [r1, #0]
 800244e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002452:	6811      	ldr	r1, [r2, #0]
 8002454:	9303      	str	r3, [sp, #12]
 8002456:	9400      	str	r4, [sp, #0]
 8002458:	ec53 2b16 	vmov	r2, r3, d6
 800245c:	e9cd 1004 	strd	r1, r0, [sp, #16]
 8002460:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002464:	493c      	ldr	r1, [pc, #240]	; (8002558 <DisplayStatus+0x1e8>)
 8002466:	483d      	ldr	r0, [pc, #244]	; (800255c <DisplayStatus+0x1ec>)
 8002468:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800246c:	f00c fcfe 	bl	800ee6c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002470:	483a      	ldr	r0, [pc, #232]	; (800255c <DisplayStatus+0x1ec>)
 8002472:	f7fd ff35 	bl	80002e0 <strlen>
 8002476:	4601      	mov	r1, r0
 8002478:	4838      	ldr	r0, [pc, #224]	; (800255c <DisplayStatus+0x1ec>)
 800247a:	b289      	uxth	r1, r1
 800247c:	f00a fcda 	bl	800ce34 <CDC_Transmit_FS>
	HAL_Delay(1);
 8002480:	2001      	movs	r0, #1
	PrintUI(UartTXString);
}
 8002482:	b008      	add	sp, #32
 8002484:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8002488:	f001 be82 	b.w	8004190 <HAL_Delay>
	case AM: strcpy(StringMode,"AM"); break;
 800248c:	4b34      	ldr	r3, [pc, #208]	; (8002560 <DisplayStatus+0x1f0>)
 800248e:	e7b2      	b.n	80023f6 <DisplayStatus+0x86>
	case LSB: strcpy(StringMode,"LSB"); break;
 8002490:	4b34      	ldr	r3, [pc, #208]	; (8002564 <DisplayStatus+0x1f4>)
 8002492:	4e25      	ldr	r6, [pc, #148]	; (8002528 <DisplayStatus+0x1b8>)
 8002494:	6033      	str	r3, [r6, #0]
	switch (CurrentAGC)
 8002496:	4b25      	ldr	r3, [pc, #148]	; (800252c <DisplayStatus+0x1bc>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1b4      	bne.n	8002408 <DisplayStatus+0x98>
	case Fast: strcpy(StringAGC,"Fast"); break;
 800249e:	4a32      	ldr	r2, [pc, #200]	; (8002568 <DisplayStatus+0x1f8>)
 80024a0:	4b24      	ldr	r3, [pc, #144]	; (8002534 <DisplayStatus+0x1c4>)
 80024a2:	e892 0003 	ldmia.w	r2, {r0, r1}
	switch (CurrentBW)
 80024a6:	4a24      	ldr	r2, [pc, #144]	; (8002538 <DisplayStatus+0x1c8>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 80024a8:	6018      	str	r0, [r3, #0]
	switch (CurrentBW)
 80024aa:	7812      	ldrb	r2, [r2, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 80024ac:	7119      	strb	r1, [r3, #4]
	switch (CurrentBW)
 80024ae:	2a00      	cmp	r2, #0
 80024b0:	d1b6      	bne.n	8002420 <DisplayStatus+0xb0>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 80024b2:	4a2e      	ldr	r2, [pc, #184]	; (800256c <DisplayStatus+0x1fc>)
 80024b4:	4d22      	ldr	r5, [pc, #136]	; (8002540 <DisplayStatus+0x1d0>)
 80024b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024ba:	0c0a      	lsrs	r2, r1, #16
 80024bc:	6028      	str	r0, [r5, #0]
 80024be:	80a9      	strh	r1, [r5, #4]
 80024c0:	71aa      	strb	r2, [r5, #6]
 80024c2:	e7b5      	b.n	8002430 <DisplayStatus+0xc0>
	case USB: strcpy(StringMode,"USB"); break;
 80024c4:	4e18      	ldr	r6, [pc, #96]	; (8002528 <DisplayStatus+0x1b8>)
 80024c6:	4b2a      	ldr	r3, [pc, #168]	; (8002570 <DisplayStatus+0x200>)
 80024c8:	6033      	str	r3, [r6, #0]
 80024ca:	e799      	b.n	8002400 <DisplayStatus+0x90>
 80024cc:	4b19      	ldr	r3, [pc, #100]	; (8002534 <DisplayStatus+0x1c4>)
 80024ce:	e7a3      	b.n	8002418 <DisplayStatus+0xa8>
 80024d0:	4d1b      	ldr	r5, [pc, #108]	; (8002540 <DisplayStatus+0x1d0>)
 80024d2:	e7ad      	b.n	8002430 <DisplayStatus+0xc0>
	case 1000: 		strcpy(StringStep,"   1K"); break;
 80024d4:	4b27      	ldr	r3, [pc, #156]	; (8002574 <DisplayStatus+0x204>)
 80024d6:	4c0d      	ldr	r4, [pc, #52]	; (800250c <DisplayStatus+0x19c>)
 80024d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024dc:	6020      	str	r0, [r4, #0]
 80024de:	80a1      	strh	r1, [r4, #4]
 80024e0:	e75a      	b.n	8002398 <DisplayStatus+0x28>
	case 10: 		strcpy(StringStep,"  10 "); break;
 80024e2:	4b25      	ldr	r3, [pc, #148]	; (8002578 <DisplayStatus+0x208>)
 80024e4:	4c09      	ldr	r4, [pc, #36]	; (800250c <DisplayStatus+0x19c>)
 80024e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024ea:	6020      	str	r0, [r4, #0]
 80024ec:	80a1      	strh	r1, [r4, #4]
 80024ee:	e753      	b.n	8002398 <DisplayStatus+0x28>
	case 10000:		strcpy(StringStep,"  10K"); break;
 80024f0:	4b22      	ldr	r3, [pc, #136]	; (800257c <DisplayStatus+0x20c>)
 80024f2:	4c06      	ldr	r4, [pc, #24]	; (800250c <DisplayStatus+0x19c>)
 80024f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024f8:	6020      	str	r0, [r4, #0]
 80024fa:	80a1      	strh	r1, [r4, #4]
 80024fc:	e74c      	b.n	8002398 <DisplayStatus+0x28>
 80024fe:	4e0a      	ldr	r6, [pc, #40]	; (8002528 <DisplayStatus+0x1b8>)
 8002500:	e77e      	b.n	8002400 <DisplayStatus+0x90>
 8002502:	bf00      	nop
 8002504:	2400ddac 	.word	0x2400ddac
 8002508:	08018550 	.word	0x08018550
 800250c:	24000654 	.word	0x24000654
 8002510:	2400ddb4 	.word	0x2400ddb4
 8002514:	08018540 	.word	0x08018540
 8002518:	000186a0 	.word	0x000186a0
 800251c:	08018570 	.word	0x08018570
 8002520:	08018560 	.word	0x08018560
 8002524:	0801857c 	.word	0x0801857c
 8002528:	2400064c 	.word	0x2400064c
 800252c:	240019a0 	.word	0x240019a0
 8002530:	08018588 	.word	0x08018588
 8002534:	24000644 	.word	0x24000644
 8002538:	24001db4 	.word	0x24001db4
 800253c:	08018598 	.word	0x08018598
 8002540:	2400065c 	.word	0x2400065c
 8002544:	2400ac40 	.word	0x2400ac40
 8002548:	3a83126f 	.word	0x3a83126f
 800254c:	24005764 	.word	0x24005764
 8002550:	240091e8 	.word	0x240091e8
 8002554:	24001db0 	.word	0x24001db0
 8002558:	080185a0 	.word	0x080185a0
 800255c:	240009a0 	.word	0x240009a0
 8002560:	08018578 	.word	0x08018578
 8002564:	0042534c 	.word	0x0042534c
 8002568:	08018580 	.word	0x08018580
 800256c:	08018590 	.word	0x08018590
 8002570:	00425355 	.word	0x00425355
 8002574:	08018558 	.word	0x08018558
 8002578:	08018548 	.word	0x08018548
 800257c:	08018568 	.word	0x08018568

08002580 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8002580:	4b3a      	ldr	r3, [pc, #232]	; (800266c <SetTXPLL+0xec>)
 8002582:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	MinDiff = 999999999;
 8002586:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002670 <SetTXPLL+0xf0>
				OutF = XTalFreq * n / m / p / od;
 800258a:	edd3 4a00 	vldr	s9, [r3]
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800258e:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8002674 <SetTXPLL+0xf4>
 8002592:	eddf 3a39 	vldr	s7, [pc, #228]	; 8002678 <SetTXPLL+0xf8>
{
 8002596:	b4f0      	push	{r4, r5, r6, r7}
	for (m = 2; m <= 25; m++) //was 64
 8002598:	2502      	movs	r5, #2
		for (n = 2; n <= 512; n++) //was 1
 800259a:	f240 2601 	movw	r6, #513	; 0x201
				OutF = XTalFreq * n / m / p / od;
 800259e:	ee07 5a90 	vmov	s15, r5
		for (n = 2; n <= 512; n++) //was 1
 80025a2:	2202      	movs	r2, #2
				OutF = XTalFreq * n / m / p / od;
 80025a4:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80025a8:	ee83 4a25 	vdiv.f32	s8, s6, s11
 80025ac:	e002      	b.n	80025b4 <SetTXPLL+0x34>
		for (n = 2; n <= 512; n++) //was 1
 80025ae:	3201      	adds	r2, #1
 80025b0:	42b2      	cmp	r2, r6
 80025b2:	d037      	beq.n	8002624 <SetTXPLL+0xa4>
				OutF = XTalFreq * n / m / p / od;
 80025b4:	ee07 2a90 	vmov	s15, r2
 80025b8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80025bc:	ee26 6a24 	vmul.f32	s12, s12, s9
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80025c0:	ee66 7a04 	vmul.f32	s15, s12, s8
 80025c4:	eef4 7a45 	vcmp.f32	s15, s10
 80025c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025cc:	ddef      	ble.n	80025ae <SetTXPLL+0x2e>
 80025ce:	eef4 7ae3 	vcmpe.f32	s15, s7
 80025d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d6:	d5ea      	bpl.n	80025ae <SetTXPLL+0x2e>
			for (p = 2; p <= 128; p+=2)
 80025d8:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 80025da:	ee07 3a90 	vmov	s15, r3
 80025de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025e2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80025e6:	eec6 7a07 	vdiv.f32	s15, s12, s14
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80025ea:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80025ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025f2:	ee17 7a90 	vmov	r7, s15
 80025f6:	2f00      	cmp	r7, #0
 80025f8:	bfb8      	it	lt
 80025fa:	427f      	neglt	r7, r7
 80025fc:	ee07 7a90 	vmov	s15, r7
 8002600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002604:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260c:	d504      	bpl.n	8002618 <SetTXPLL+0x98>
 800260e:	eef0 6a67 	vmov.f32	s13, s15
 8002612:	4619      	mov	r1, r3
 8002614:	4610      	mov	r0, r2
 8002616:	462c      	mov	r4, r5
			for (p = 2; p <= 128; p+=2)
 8002618:	3302      	adds	r3, #2
 800261a:	2b82      	cmp	r3, #130	; 0x82
 800261c:	d1dd      	bne.n	80025da <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 800261e:	3201      	adds	r2, #1
 8002620:	42b2      	cmp	r2, r6
 8002622:	d1c7      	bne.n	80025b4 <SetTXPLL+0x34>
	for (m = 2; m <= 25; m++) //was 64
 8002624:	3501      	adds	r5, #1
 8002626:	2d1a      	cmp	r5, #26
 8002628:	d1b9      	bne.n	800259e <SetTXPLL+0x1e>
				}
			}
		}
	}
	TXFreqError = MinDiff;
	__HAL_RCC_PLL2_DISABLE();
 800262a:	4d14      	ldr	r5, [pc, #80]	; (800267c <SetTXPLL+0xfc>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800262c:	1e4b      	subs	r3, r1, #1
 800262e:	1e42      	subs	r2, r0, #1
	TXFreqError = MinDiff;
 8002630:	eefd 6ae6 	vcvt.s32.f32	s13, s13
	__HAL_RCC_PLL2_DISABLE();
 8002634:	6829      	ldr	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002636:	025b      	lsls	r3, r3, #9
	TXFreqError = MinDiff;
 8002638:	4e11      	ldr	r6, [pc, #68]	; (8002680 <SetTXPLL+0x100>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800263a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800263e:	b29b      	uxth	r3, r3
	__HAL_RCC_PLL2_DISABLE();
 8002640:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
	TXFreqError = MinDiff;
 8002644:	edc6 6a00 	vstr	s13, [r6]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002648:	4313      	orrs	r3, r2
	__HAL_RCC_PLL2_DISABLE();
 800264a:	6029      	str	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800264c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800264e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002652:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8002656:	ea42 3404 	orr.w	r4, r2, r4, lsl #12
 800265a:	62ac      	str	r4, [r5, #40]	; 0x28
 800265c:	63ab      	str	r3, [r5, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800265e:	682b      	ldr	r3, [r5, #0]
 8002660:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002664:	602b      	str	r3, [r5, #0]

}
 8002666:	bcf0      	pop	{r4, r5, r6, r7}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	240091d8 	.word	0x240091d8
 8002670:	4e6e6b28 	.word	0x4e6e6b28
 8002674:	4d0f0d18 	.word	0x4d0f0d18
 8002678:	4e64e1c0 	.word	0x4e64e1c0
 800267c:	58024400 	.word	0x58024400
 8002680:	24001db0 	.word	0x24001db0
 8002684:	00000000 	.word	0x00000000

08002688 <UserInput>:
	if (USBRXLength)
 8002688:	4b7d      	ldr	r3, [pc, #500]	; (8002880 <UserInput+0x1f8>)
 800268a:	681a      	ldr	r2, [r3, #0]
{
 800268c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002690:	ed2d 8b06 	vpush	{d8-d10}
 8002694:	b08b      	sub	sp, #44	; 0x2c
	if (USBRXLength)
 8002696:	2a00      	cmp	r2, #0
 8002698:	f000 80e4 	beq.w	8002864 <UserInput+0x1dc>
		result = HAL_OK;
 800269c:	2200      	movs	r2, #0
 800269e:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 80026a2:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 80026a4:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80026a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d162      	bne.n	8002776 <UserInput+0xee>
		switch (UartRXString[0])
 80026b0:	4b74      	ldr	r3, [pc, #464]	; (8002884 <UserInput+0x1fc>)
		UartRXDataReady = RESET;
 80026b2:	4975      	ldr	r1, [pc, #468]	; (8002888 <UserInput+0x200>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 80026b8:	3b2b      	subs	r3, #43	; 0x2b
 80026ba:	2b4c      	cmp	r3, #76	; 0x4c
 80026bc:	d859      	bhi.n	8002772 <UserInput+0xea>
 80026be:	e8df f013 	tbh	[pc, r3, lsl #1]
 80026c2:	0287      	.short	0x0287
 80026c4:	02720058 	.word	0x02720058
 80026c8:	00580058 	.word	0x00580058
 80026cc:	026e0058 	.word	0x026e0058
 80026d0:	02f1026a 	.word	0x02f1026a
 80026d4:	02e902ed 	.word	0x02e902ed
 80026d8:	02e102e5 	.word	0x02e102e5
 80026dc:	02d902dd 	.word	0x02d902dd
 80026e0:	00580058 	.word	0x00580058
 80026e4:	00580058 	.word	0x00580058
 80026e8:	00580058 	.word	0x00580058
 80026ec:	00580058 	.word	0x00580058
 80026f0:	00580058 	.word	0x00580058
 80026f4:	00580058 	.word	0x00580058
 80026f8:	00580058 	.word	0x00580058
 80026fc:	00580058 	.word	0x00580058
 8002700:	00580058 	.word	0x00580058
 8002704:	00580058 	.word	0x00580058
 8002708:	00580058 	.word	0x00580058
 800270c:	00580058 	.word	0x00580058
 8002710:	00580058 	.word	0x00580058
 8002714:	00580058 	.word	0x00580058
 8002718:	02990058 	.word	0x02990058
 800271c:	00580058 	.word	0x00580058
 8002720:	00580058 	.word	0x00580058
 8002724:	00580058 	.word	0x00580058
 8002728:	00580058 	.word	0x00580058
 800272c:	020f0058 	.word	0x020f0058
 8002730:	020b0058 	.word	0x020b0058
 8002734:	00580058 	.word	0x00580058
 8002738:	02010213 	.word	0x02010213
 800273c:	0058004d 	.word	0x0058004d
 8002740:	00580058 	.word	0x00580058
 8002744:	005801fd 	.word	0x005801fd
 8002748:	005801f9 	.word	0x005801f9
 800274c:	00580058 	.word	0x00580058
 8002750:	026601c7 	.word	0x026601c7
 8002754:	021b021f 	.word	0x021b021f
 8002758:	02170058 	.word	0x02170058
			keyer_speed += 1;
 800275c:	4b4b      	ldr	r3, [pc, #300]	; (800288c <UserInput+0x204>)
 800275e:	6818      	ldr	r0, [r3, #0]
 8002760:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 8002762:	2832      	cmp	r0, #50	; 0x32
 8002764:	f340 82a2 	ble.w	8002cac <UserInput+0x624>
				keyer_speed = 50;
 8002768:	2232      	movs	r2, #50	; 0x32
 800276a:	4610      	mov	r0, r2
 800276c:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 800276e:	f7fd ff8b 	bl	8000688 <loadWPM>
		DisplayStatus();
 8002772:	f7ff fdfd 	bl	8002370 <DisplayStatus>
	EncVal = TIM4->CNT;
 8002776:	4b46      	ldr	r3, [pc, #280]	; (8002890 <UserInput+0x208>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002778:	4c46      	ldr	r4, [pc, #280]	; (8002894 <UserInput+0x20c>)
	EncVal = TIM4->CNT;
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800277c:	8821      	ldrh	r1, [r4, #0]
	EncVal = TIM4->CNT;
 800277e:	b29b      	uxth	r3, r3
 8002780:	4d45      	ldr	r5, [pc, #276]	; (8002898 <UserInput+0x210>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002782:	1a5a      	subs	r2, r3, r1
	EncVal = TIM4->CNT;
 8002784:	802b      	strh	r3, [r5, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002786:	b216      	sxth	r6, r2
 8002788:	b290      	uxth	r0, r2
	if (DiffEncVal < 0)
 800278a:	2e00      	cmp	r6, #0
 800278c:	f2c0 8157 	blt.w	8002a3e <UserInput+0x3b6>
	if (DiffEncVal > 0)
 8002790:	d005      	beq.n	800279e <UserInput+0x116>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 8002792:	f7fe fb39 	bl	8000e08 <FminusClicked>
		DisplayStatus();
 8002796:	f7ff fdeb 	bl	8002370 <DisplayStatus>
		LastEncVal = EncVal;
 800279a:	882b      	ldrh	r3, [r5, #0]
 800279c:	8023      	strh	r3, [r4, #0]
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800279e:	4b3f      	ldr	r3, [pc, #252]	; (800289c <UserInput+0x214>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80027a0:	4f3f      	ldr	r7, [pc, #252]	; (80028a0 <UserInput+0x218>)
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80027a2:	ed93 7a00 	vldr	s14, [r3]
 80027a6:	4c3f      	ldr	r4, [pc, #252]	; (80028a4 <UserInput+0x21c>)
 80027a8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80027ac:	ed9f 0b30 	vldr	d0, [pc, #192]	; 8002870 <UserInput+0x1e8>
 80027b0:	ee27 0b00 	vmul.f64	d0, d7, d0
 80027b4:	f00f f83c 	bl	8011830 <log10>
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80027b8:	493b      	ldr	r1, [pc, #236]	; (80028a8 <UserInput+0x220>)
 80027ba:	4638      	mov	r0, r7
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80027bc:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
 80027c0:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8002878 <UserInput+0x1f0>
 80027c4:	eea0 7b06 	vfma.f64	d7, d0, d6
 80027c8:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80027cc:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80027d0:	ed84 7a00 	vstr	s14, [r4]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80027d4:	ec53 2b16 	vmov	r2, r3, d6
 80027d8:	f00c fb48 	bl	800ee6c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80027dc:	4638      	mov	r0, r7
 80027de:	f7fd fd7f 	bl	80002e0 <strlen>
 80027e2:	4601      	mov	r1, r0
 80027e4:	4638      	mov	r0, r7
 80027e6:	b289      	uxth	r1, r1
 80027e8:	f00a fb24 	bl	800ce34 <CDC_Transmit_FS>
	HAL_Delay(1);
 80027ec:	2001      	movs	r0, #1
 80027ee:	f001 fccf 	bl	8004190 <HAL_Delay>
	if (ShowWF) {
 80027f2:	4b2e      	ldr	r3, [pc, #184]	; (80028ac <UserInput+0x224>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d164      	bne.n	80028c4 <UserInput+0x23c>
	if (OVFDetected)
 80027fa:	492d      	ldr	r1, [pc, #180]	; (80028b0 <UserInput+0x228>)
 80027fc:	880b      	ldrh	r3, [r1, #0]
 80027fe:	b343      	cbz	r3, 8002852 <UserInput+0x1ca>
		OVFDetected--;
 8002800:	3b01      	subs	r3, #1
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002802:	4d2c      	ldr	r5, [pc, #176]	; (80028b4 <UserInput+0x22c>)
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002804:	482c      	ldr	r0, [pc, #176]	; (80028b8 <UserInput+0x230>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002806:	2480      	movs	r4, #128	; 0x80
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002808:	4a2c      	ldr	r2, [pc, #176]	; (80028bc <UserInput+0x234>)
		OVFDetected--;
 800280a:	b29b      	uxth	r3, r3
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800280c:	682e      	ldr	r6, [r5, #0]
		OVFDetected--;
 800280e:	800b      	strh	r3, [r1, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002810:	6805      	ldr	r5, [r0, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002812:	ca03      	ldmia	r2!, {r0, r1}
 8002814:	6079      	str	r1, [r7, #4]
 8002816:	8811      	ldrh	r1, [r2, #0]
 8002818:	7892      	ldrb	r2, [r2, #2]
 800281a:	6038      	str	r0, [r7, #0]
 800281c:	8139      	strh	r1, [r7, #8]
 800281e:	72ba      	strb	r2, [r7, #10]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002820:	6034      	str	r4, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002822:	602c      	str	r4, [r5, #0]
		if (!OVFDetected)
 8002824:	b92b      	cbnz	r3, 8002832 <UserInput+0x1aa>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002826:	6873      	ldr	r3, [r6, #4]
 8002828:	4323      	orrs	r3, r4
 800282a:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800282c:	686b      	ldr	r3, [r5, #4]
 800282e:	4323      	orrs	r3, r4
 8002830:	606b      	str	r3, [r5, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002832:	481b      	ldr	r0, [pc, #108]	; (80028a0 <UserInput+0x218>)
 8002834:	f7fd fd54 	bl	80002e0 <strlen>
 8002838:	4601      	mov	r1, r0
 800283a:	4819      	ldr	r0, [pc, #100]	; (80028a0 <UserInput+0x218>)
 800283c:	b289      	uxth	r1, r1
 800283e:	f00a faf9 	bl	800ce34 <CDC_Transmit_FS>
	HAL_Delay(1);
 8002842:	2001      	movs	r0, #1
 8002844:	f001 fca4 	bl	8004190 <HAL_Delay>
}
 8002848:	b00b      	add	sp, #44	; 0x2c
 800284a:	ecbd 8b06 	vpop	{d8-d10}
 800284e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 8002852:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <UserInput+0x238>)
 8002854:	cb03      	ldmia	r3!, {r0, r1}
 8002856:	881a      	ldrh	r2, [r3, #0]
 8002858:	789b      	ldrb	r3, [r3, #2]
 800285a:	6038      	str	r0, [r7, #0]
 800285c:	6079      	str	r1, [r7, #4]
 800285e:	813a      	strh	r2, [r7, #8]
 8002860:	72bb      	strb	r3, [r7, #10]
 8002862:	e7e6      	b.n	8002832 <UserInput+0x1aa>
		result = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	f88d 300f 	strb.w	r3, [sp, #15]
 800286a:	e71b      	b.n	80026a4 <UserInput+0x1c>
 800286c:	f3af 8000 	nop.w
 8002870:	00000000 	.word	0x00000000
 8002874:	409f4000 	.word	0x409f4000
 8002878:	9916f6a6 	.word	0x9916f6a6
 800287c:	400a93fc 	.word	0x400a93fc
 8002880:	2400099c 	.word	0x2400099c
 8002884:	2400089c 	.word	0x2400089c
 8002888:	24000664 	.word	0x24000664
 800288c:	240091e8 	.word	0x240091e8
 8002890:	40000800 	.word	0x40000800
 8002894:	240089cc 	.word	0x240089cc
 8002898:	240091e0 	.word	0x240091e0
 800289c:	24009a68 	.word	0x24009a68
 80028a0:	240009a0 	.word	0x240009a0
 80028a4:	24005804 	.word	0x24005804
 80028a8:	080185f4 	.word	0x080185f4
 80028ac:	24009a78 	.word	0x24009a78
 80028b0:	24001dbc 	.word	0x24001dbc
 80028b4:	24008924 	.word	0x24008924
 80028b8:	24003ec4 	.word	0x24003ec4
 80028bc:	0801862c 	.word	0x0801862c
 80028c0:	08018638 	.word	0x08018638
		sprintf((char*)UartTXString, "\e[11;1H");
 80028c4:	4bd8      	ldr	r3, [pc, #864]	; (8002c28 <UserInput+0x5a0>)
 80028c6:	ad04      	add	r5, sp, #16
 80028c8:	4cd8      	ldr	r4, [pc, #864]	; (8002c2c <UserInput+0x5a4>)
 80028ca:	ed9f aad9 	vldr	s20, [pc, #868]	; 8002c30 <UserInput+0x5a8>
 80028ce:	f5a4 6980 	sub.w	r9, r4, #1024	; 0x400
 80028d2:	f8df 839c 	ldr.w	r8, [pc, #924]	; 8002c70 <UserInput+0x5e8>
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 80028d6:	ed9f 9bcc 	vldr	d9, [pc, #816]	; 8002c08 <UserInput+0x580>
 80028da:	ed9f 8bcd 	vldr	d8, [pc, #820]	; 8002c10 <UserInput+0x588>
		sprintf((char*)UartTXString, "\e[11;1H");
 80028de:	cb03      	ldmia	r3!, {r0, r1}
 80028e0:	6038      	str	r0, [r7, #0]
 80028e2:	6079      	str	r1, [r7, #4]
				if (StrongestSignal < WFBuffer[i + j])
 80028e4:	edd4 6a01 	vldr	s13, [r4, #4]
 80028e8:	ed94 7a02 	vldr	s14, [r4, #8]
 80028ec:	edd4 7a00 	vldr	s15, [r4]
 80028f0:	ed94 0a03 	vldr	s0, [r4, #12]
 80028f4:	ed94 6a04 	vldr	s12, [r4, #16]
 80028f8:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80028fc:	edd4 6a05 	vldr	s13, [r4, #20]
 8002900:	fec7 7a8a 	vmaxnm.f32	s15, s15, s20
 8002904:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8002908:	ed94 7a06 	vldr	s14, [r4, #24]
 800290c:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 8002910:	edd4 7a07 	vldr	s15, [r4, #28]
 8002914:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
				if (StrongestSignal < WFBuffer[i + j])
 8002918:	fe80 0a26 	vmaxnm.f32	s0, s0, s13
 800291c:	fe80 0a07 	vmaxnm.f32	s0, s0, s14
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 8002920:	fe80 0a27 	vmaxnm.f32	s0, s0, s15
 8002924:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002928:	ee30 0b09 	vadd.f64	d0, d0, d9
 800292c:	f00e fd64 	bl	80113f8 <log>
 8002930:	ee20 0b08 	vmul.f64	d0, d0, d8
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002934:	49bf      	ldr	r1, [pc, #764]	; (8002c34 <UserInput+0x5ac>)
 8002936:	4628      	mov	r0, r5
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002938:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 800293c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002940:	fe80 0a67 	vminnm.f32	s0, s0, s15
 8002944:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8002948:	edcd 7a01 	vstr	s15, [sp, #4]
 800294c:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002950:	f818 2003 	ldrb.w	r2, [r8, r3]
 8002954:	f00c fa8a 	bl	800ee6c <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 8002958:	4629      	mov	r1, r5
 800295a:	48b7      	ldr	r0, [pc, #732]	; (8002c38 <UserInput+0x5b0>)
 800295c:	f00c faaf 	bl	800eebe <strcat>
		for (i = 256; i >= 0; i -= 8)
 8002960:	45a1      	cmp	r9, r4
 8002962:	f1a4 0420 	sub.w	r4, r4, #32
 8002966:	d1bd      	bne.n	80028e4 <UserInput+0x25c>
			BigBucketValue = 100 * log(StrongestSignal + 1);
 8002968:	ed9f 8bab 	vldr	d8, [pc, #684]	; 8002c18 <UserInput+0x590>
 800296c:	f509 663e 	add.w	r6, r9, #3040	; 0xbe0
 8002970:	4cb2      	ldr	r4, [pc, #712]	; (8002c3c <UserInput+0x5b4>)
 8002972:	ed9f 9aaf 	vldr	s18, [pc, #700]	; 8002c30 <UserInput+0x5a8>
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002976:	f8df 92bc 	ldr.w	r9, [pc, #700]	; 8002c34 <UserInput+0x5ac>
				if (StrongestSignal < WFBuffer[i - j])
 800297a:	ed94 7a06 	vldr	s14, [r4, #24]
			BigBucketValue = 100 * log(StrongestSignal + 1);
 800297e:	4623      	mov	r3, r4
 8002980:	ed94 6a05 	vldr	s12, [r4, #20]
 8002984:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002988:	edd4 7a07 	vldr	s15, [r4, #28]
 800298c:	3c20      	subs	r4, #32
 800298e:	ed94 5a0c 	vldr	s10, [r4, #48]	; 0x30
 8002992:	edd4 5a0a 	vldr	s11, [r4, #40]	; 0x28
 8002996:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 800299a:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 800299e:	fec7 7a89 	vmaxnm.f32	s15, s15, s18
 80029a2:	ed93 7a00 	vldr	s14, [r3]
 80029a6:	fec7 7a86 	vmaxnm.f32	s15, s15, s12
				if (StrongestSignal < WFBuffer[i - j])
 80029aa:	ed94 6a09 	vldr	s12, [r4, #36]	; 0x24
 80029ae:	fec7 7a85 	vmaxnm.f32	s15, s15, s10
 80029b2:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
 80029b6:	fe80 0a25 	vmaxnm.f32	s0, s0, s11
 80029ba:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
			BigBucketValue = 100 * log(StrongestSignal + 1);
 80029be:	fe80 0a07 	vmaxnm.f32	s0, s0, s14
 80029c2:	ee30 0a26 	vadd.f32	s0, s0, s13
 80029c6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80029ca:	f00e fd15 	bl	80113f8 <log>
 80029ce:	ee20 0b08 	vmul.f64	d0, d0, d8
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 80029d2:	4649      	mov	r1, r9
 80029d4:	4628      	mov	r0, r5
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 80029d6:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
			BigBucketValue = 100 * log(StrongestSignal + 1);
 80029da:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 80029de:	fe80 0a67 	vminnm.f32	s0, s0, s15
 80029e2:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80029e6:	edcd 7a01 	vstr	s15, [sp, #4]
 80029ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 80029ee:	f818 2003 	ldrb.w	r2, [r8, r3]
 80029f2:	f00c fa3b 	bl	800ee6c <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 80029f6:	4890      	ldr	r0, [pc, #576]	; (8002c38 <UserInput+0x5b0>)
 80029f8:	f7fd fc72 	bl	80002e0 <strlen>
 80029fc:	4629      	mov	r1, r5
 80029fe:	4438      	add	r0, r7
 8002a00:	f00c fa54 	bl	800eeac <stpcpy>
		for (i=FFTLEN-1; i>(FFTLEN-256); i -= 8)
 8002a04:	42b4      	cmp	r4, r6
			strcat(UartTXString, (int8_t *)WFString);
 8002a06:	4603      	mov	r3, r0
		for (i=FFTLEN-1; i>(FFTLEN-256); i -= 8)
 8002a08:	d1b7      	bne.n	800297a <UserInput+0x2f2>
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002a0a:	4a8d      	ldr	r2, [pc, #564]	; (8002c40 <UserInput+0x5b8>)
		strcat(UartTXString, (int8_t *)WFString);
 8002a0c:	462c      	mov	r4, r5
 8002a0e:	f1c7 060a 	rsb	r6, r7, #10
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002a12:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a14:	c503      	stmia	r5!, {r0, r1}
 8002a16:	0c11      	lsrs	r1, r2, #16
 8002a18:	f825 2b02 	strh.w	r2, [r5], #2
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002a1c:	441e      	add	r6, r3
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002a1e:	7029      	strb	r1, [r5, #0]
		strcat(UartTXString, (int8_t *)WFString);
 8002a20:	cc03      	ldmia	r4!, {r0, r1}
 8002a22:	6018      	str	r0, [r3, #0]
 8002a24:	6059      	str	r1, [r3, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002a26:	b2b1      	uxth	r1, r6
		strcat(UartTXString, (int8_t *)WFString);
 8002a28:	8825      	ldrh	r5, [r4, #0]
 8002a2a:	78a2      	ldrb	r2, [r4, #2]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002a2c:	4882      	ldr	r0, [pc, #520]	; (8002c38 <UserInput+0x5b0>)
		strcat(UartTXString, (int8_t *)WFString);
 8002a2e:	811d      	strh	r5, [r3, #8]
 8002a30:	729a      	strb	r2, [r3, #10]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002a32:	f00a f9ff 	bl	800ce34 <CDC_Transmit_FS>
	HAL_Delay(1);
 8002a36:	2001      	movs	r0, #1
 8002a38:	f001 fbaa 	bl	8004190 <HAL_Delay>
}
 8002a3c:	e6dd      	b.n	80027fa <UserInput+0x172>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 8002a3e:	1acb      	subs	r3, r1, r3
 8002a40:	b298      	uxth	r0, r3
 8002a42:	f7fe f977 	bl	8000d34 <FplusClicked>
		DisplayStatus();
 8002a46:	f7ff fc93 	bl	8002370 <DisplayStatus>
		LastEncVal = EncVal;
 8002a4a:	882b      	ldrh	r3, [r5, #0]
 8002a4c:	8023      	strh	r3, [r4, #0]
	if (DiffEncVal > 0)
 8002a4e:	e6a6      	b.n	800279e <UserInput+0x116>


void TXSwitch(uint8_t Status)
{
	static float LastTXFreq;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	2400      	movs	r4, #0
		LED_YELLOW_ON;
	}
	else
	{
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a52:	2300      	movs	r3, #0
 8002a54:	2202      	movs	r2, #2
 8002a56:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002a5a:	2701      	movs	r7, #1
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5c:	a904      	add	r1, sp, #16
 8002a5e:	4879      	ldr	r0, [pc, #484]	; (8002c44 <UserInput+0x5bc>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002a66:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6a:	f004 fa35 	bl	8006ed8 <HAL_GPIO_Init>

		RELAY_TX_OFF;
 8002a6e:	4622      	mov	r2, r4
 8002a70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a74:	4874      	ldr	r0, [pc, #464]	; (8002c48 <UserInput+0x5c0>)
 8002a76:	f004 fb6f 	bl	8007158 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8002a7a:	4622      	mov	r2, r4
 8002a7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a80:	4872      	ldr	r0, [pc, #456]	; (8002c4c <UserInput+0x5c4>)
 8002a82:	f004 fb69 	bl	8007158 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002a86:	4b72      	ldr	r3, [pc, #456]	; (8002c50 <UserInput+0x5c8>)
		TXCarrierEnabled = 1;
		LED_GREEN_ON;
	}
	else
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a8e:	486e      	ldr	r0, [pc, #440]	; (8002c48 <UserInput+0x5c0>)
		TransmissionEnabled = 0;
 8002a90:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002a92:	f004 fb61 	bl	8007158 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8002a96:	4623      	mov	r3, r4
 8002a98:	4622      	mov	r2, r4
 8002a9a:	2110      	movs	r1, #16
 8002a9c:	486d      	ldr	r0, [pc, #436]	; (8002c54 <UserInput+0x5cc>)
 8002a9e:	f002 fe2d 	bl	80056fc <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8002aa2:	4b6d      	ldr	r3, [pc, #436]	; (8002c58 <UserInput+0x5d0>)
		LED_GREEN_OFF;
 8002aa4:	4622      	mov	r2, r4
 8002aa6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002aaa:	4868      	ldr	r0, [pc, #416]	; (8002c4c <UserInput+0x5c4>)
		TXCarrierEnabled = 0;
 8002aac:	701c      	strb	r4, [r3, #0]
		LED_GREEN_OFF;
 8002aae:	f004 fb53 	bl	8007158 <HAL_GPIO_WritePin>
 8002ab2:	e65e      	b.n	8002772 <UserInput+0xea>
			SetBW((Bwidth)Narrow);  break;
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7fd ff6f 	bl	8000998 <SetBW>
 8002aba:	e65a      	b.n	8002772 <UserInput+0xea>
			SetMode((Mode)LSB); break;
 8002abc:	2001      	movs	r0, #1
 8002abe:	f7fe f8dd 	bl	8000c7c <SetMode>
 8002ac2:	e656      	b.n	8002772 <UserInput+0xea>
			keyer_speed -= 1;
 8002ac4:	4b65      	ldr	r3, [pc, #404]	; (8002c5c <UserInput+0x5d4>)
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 8002aca:	2802      	cmp	r0, #2
 8002acc:	f300 80ee 	bgt.w	8002cac <UserInput+0x624>
				keyer_speed = 3;
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8002ad6:	e64a      	b.n	800276e <UserInput+0xe6>
			SetMode((Mode)CW); break;
 8002ad8:	2003      	movs	r0, #3
 8002ada:	f7fe f8cf 	bl	8000c7c <SetMode>
 8002ade:	e648      	b.n	8002772 <UserInput+0xea>
			SetMode((Mode)AM); break;
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	f7fe f8cb 	bl	8000c7c <SetMode>
 8002ae6:	e644      	b.n	8002772 <UserInput+0xea>
			SetAGC((Agctype)Fast);  break;
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f7fd ffb7 	bl	8000a5c <SetAGC>
 8002aee:	e640      	b.n	8002772 <UserInput+0xea>
			SetBW((Bwidth)Wide);  break;
 8002af0:	2001      	movs	r0, #1
 8002af2:	f7fd ff51 	bl	8000998 <SetBW>
 8002af6:	e63c      	b.n	8002772 <UserInput+0xea>
			SetMode((Mode)USB); break;
 8002af8:	2002      	movs	r0, #2
 8002afa:	f7fe f8bf 	bl	8000c7c <SetMode>
 8002afe:	e638      	b.n	8002772 <UserInput+0xea>
		if (LastTXFreq != LOfreq)
 8002b00:	4e57      	ldr	r6, [pc, #348]	; (8002c60 <UserInput+0x5d8>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b02:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8002b04:	4c57      	ldr	r4, [pc, #348]	; (8002c64 <UserInput+0x5dc>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b06:	ad04      	add	r5, sp, #16
		if (LastTXFreq != LOfreq)
 8002b08:	ed96 0a00 	vldr	s0, [r6]
		TransmissionEnabled = 1;
 8002b0c:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 8002b0e:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8002b12:	4a4f      	ldr	r2, [pc, #316]	; (8002c50 <UserInput+0x5c8>)
		if (LastTXFreq != LOfreq)
 8002b14:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	9304      	str	r3, [sp, #16]
		TransmissionEnabled = 1;
 8002b1a:	7011      	strb	r1, [r2, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1c:	606b      	str	r3, [r5, #4]
		if (LastTXFreq != LOfreq)
 8002b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b22:	612b      	str	r3, [r5, #16]
 8002b24:	e9c5 3302 	strd	r3, r3, [r5, #8]
		if (LastTXFreq != LOfreq)
 8002b28:	f040 80c5 	bne.w	8002cb6 <UserInput+0x62e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b2c:	2303      	movs	r3, #3
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002b2e:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b30:	2200      	movs	r2, #0
 8002b32:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002b36:	2702      	movs	r7, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b38:	4629      	mov	r1, r5
 8002b3a:	4842      	ldr	r0, [pc, #264]	; (8002c44 <UserInput+0x5bc>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002b3c:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b3e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002b42:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b46:	f004 f9c7 	bl	8006ed8 <HAL_GPIO_Init>
		RELAY_TX_ON;
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b50:	483d      	ldr	r0, [pc, #244]	; (8002c48 <UserInput+0x5c0>)
 8002b52:	f004 fb01 	bl	8007158 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8002b56:	2201      	movs	r2, #1
 8002b58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b5c:	483b      	ldr	r0, [pc, #236]	; (8002c4c <UserInput+0x5c4>)
 8002b5e:	f004 fafb 	bl	8007158 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002b62:	4622      	mov	r2, r4
 8002b64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b68:	4837      	ldr	r0, [pc, #220]	; (8002c48 <UserInput+0x5c0>)
 8002b6a:	f004 faf5 	bl	8007158 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095); // TX gate bias
 8002b6e:	4622      	mov	r2, r4
 8002b70:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002b74:	2110      	movs	r1, #16
 8002b76:	4837      	ldr	r0, [pc, #220]	; (8002c54 <UserInput+0x5cc>)
 8002b78:	f002 fdc0 	bl	80056fc <HAL_DAC_SetValue>
		TXCarrierEnabled = 1;
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	4b36      	ldr	r3, [pc, #216]	; (8002c58 <UserInput+0x5d0>)
		LED_GREEN_ON;
 8002b80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b84:	4831      	ldr	r0, [pc, #196]	; (8002c4c <UserInput+0x5c4>)
		TXCarrierEnabled = 1;
 8002b86:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8002b88:	f004 fae6 	bl	8007158 <HAL_GPIO_WritePin>
 8002b8c:	e5f1      	b.n	8002772 <UserInput+0xea>
			SetAGC((Agctype)Slow);  break;
 8002b8e:	2001      	movs	r0, #1
 8002b90:	f7fd ff64 	bl	8000a5c <SetAGC>
 8002b94:	e5ed      	b.n	8002772 <UserInput+0xea>
			FplusClicked(2); break;
 8002b96:	2002      	movs	r0, #2
 8002b98:	f7fe f8cc 	bl	8000d34 <FplusClicked>
 8002b9c:	e5e9      	b.n	8002772 <UserInput+0xea>
			FminusClicked(2); break;
 8002b9e:	2002      	movs	r0, #2
 8002ba0:	f7fe f932 	bl	8000e08 <FminusClicked>
 8002ba4:	e5e5      	b.n	8002772 <UserInput+0xea>
			volume -= 0.1;
 8002ba6:	4b30      	ldr	r3, [pc, #192]	; (8002c68 <UserInput+0x5e0>)
			if (volume < 0)
 8002ba8:	2200      	movs	r2, #0
			volume -= 0.1;
 8002baa:	ed93 7a00 	vldr	s14, [r3]
 8002bae:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8002c20 <UserInput+0x598>
 8002bb2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002bb6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002bba:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 8002bbe:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 8002bc6:	bf54      	ite	pl
 8002bc8:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 8002bcc:	601a      	strmi	r2, [r3, #0]
 8002bce:	e5d0      	b.n	8002772 <UserInput+0xea>
			volume += 0.1;
 8002bd0:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <UserInput+0x5e0>)
			if (volume > 1.0)
 8002bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 8002bd6:	ed93 7a00 	vldr	s14, [r3]
 8002bda:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8002c20 <UserInput+0x598>
 8002bde:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002be2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8002be6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bea:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8002bee:	edc3 7a00 	vstr	s15, [r3]
 8002bf2:	e5be      	b.n	8002772 <UserInput+0xea>
			if (ShowWF)
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <UserInput+0x5e4>)
 8002bf6:	781a      	ldrb	r2, [r3, #0]
 8002bf8:	2a00      	cmp	r2, #0
 8002bfa:	d059      	beq.n	8002cb0 <UserInput+0x628>
				ShowWF=0;
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e5b7      	b.n	8002772 <UserInput+0xea>
 8002c02:	bf00      	nop
 8002c04:	f3af 8000 	nop.w
 8002c08:	c28f5c29 	.word	0xc28f5c29
 8002c0c:	3ff028f5 	.word	0x3ff028f5
 8002c10:	00000000 	.word	0x00000000
 8002c14:	40490000 	.word	0x40490000
 8002c18:	00000000 	.word	0x00000000
 8002c1c:	40590000 	.word	0x40590000
 8002c20:	9999999a 	.word	0x9999999a
 8002c24:	3fb99999 	.word	0x3fb99999
 8002c28:	0801860c 	.word	0x0801860c
 8002c2c:	2400d1a4 	.word	0x2400d1a4
 8002c30:	00000000 	.word	0x00000000
 8002c34:	08018614 	.word	0x08018614
 8002c38:	240009a0 	.word	0x240009a0
 8002c3c:	2400dd84 	.word	0x2400dd84
 8002c40:	08018620 	.word	0x08018620
 8002c44:	58020800 	.word	0x58020800
 8002c48:	58020c00 	.word	0x58020c00
 8002c4c:	58020400 	.word	0x58020400
 8002c50:	24009bcc 	.word	0x24009bcc
 8002c54:	24003e20 	.word	0x24003e20
 8002c58:	24008920 	.word	0x24008920
 8002c5c:	240091e8 	.word	0x240091e8
 8002c60:	2400ac40 	.word	0x2400ac40
 8002c64:	24000640 	.word	0x24000640
 8002c68:	24005764 	.word	0x24005764
 8002c6c:	24009a78 	.word	0x24009a78
 8002c70:	08018644 	.word	0x08018644
			SetFstep(9); break;
 8002c74:	2009      	movs	r0, #9
 8002c76:	f7fe f83b 	bl	8000cf0 <SetFstep>
 8002c7a:	e57a      	b.n	8002772 <UserInput+0xea>
			SetFstep(0); break;
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7fe f837 	bl	8000cf0 <SetFstep>
 8002c82:	e576      	b.n	8002772 <UserInput+0xea>
			SetFstep(1); break;
 8002c84:	2001      	movs	r0, #1
 8002c86:	f7fe f833 	bl	8000cf0 <SetFstep>
 8002c8a:	e572      	b.n	8002772 <UserInput+0xea>
			SetFstep(2);  break;
 8002c8c:	2002      	movs	r0, #2
 8002c8e:	f7fe f82f 	bl	8000cf0 <SetFstep>
 8002c92:	e56e      	b.n	8002772 <UserInput+0xea>
			SetFstep(3);  break;
 8002c94:	2003      	movs	r0, #3
 8002c96:	f7fe f82b 	bl	8000cf0 <SetFstep>
 8002c9a:	e56a      	b.n	8002772 <UserInput+0xea>
			SetFstep(4);  break;
 8002c9c:	2004      	movs	r0, #4
 8002c9e:	f7fe f827 	bl	8000cf0 <SetFstep>
 8002ca2:	e566      	b.n	8002772 <UserInput+0xea>
			SetFstep(5);  break;
 8002ca4:	2005      	movs	r0, #5
 8002ca6:	f7fe f823 	bl	8000cf0 <SetFstep>
 8002caa:	e562      	b.n	8002772 <UserInput+0xea>
			keyer_speed += 1;
 8002cac:	6018      	str	r0, [r3, #0]
 8002cae:	e55e      	b.n	800276e <UserInput+0xe6>
				ShowWF=1;
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	701a      	strb	r2, [r3, #0]
 8002cb4:	e55d      	b.n	8002772 <UserInput+0xea>
			SetTXPLL(LOfreq);
 8002cb6:	f7ff fc63 	bl	8002580 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002cba:	6833      	ldr	r3, [r6, #0]
 8002cbc:	6023      	str	r3, [r4, #0]
 8002cbe:	e735      	b.n	8002b2c <UserInput+0x4a4>

08002cc0 <TXSwitch>:
{
 8002cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc2:	2300      	movs	r3, #0
{
 8002cc4:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc6:	e9cd 3300 	strd	r3, r3, [sp]
 8002cca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002cce:	9304      	str	r3, [sp, #16]
	if (Status)
 8002cd0:	b378      	cbz	r0, 8002d32 <TXSwitch+0x72>
		if (LastTXFreq != LOfreq)
 8002cd2:	4d27      	ldr	r5, [pc, #156]	; (8002d70 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 8002cd4:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8002cd6:	4c27      	ldr	r4, [pc, #156]	; (8002d74 <TXSwitch+0xb4>)
 8002cd8:	ed95 0a00 	vldr	s0, [r5]
 8002cdc:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8002ce0:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 8002ce2:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8002ce6:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8002ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cec:	d11c      	bne.n	8002d28 <TXSwitch+0x68>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002cf6:	2502      	movs	r5, #2
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002cf8:	2600      	movs	r6, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cfa:	4669      	mov	r1, sp
 8002cfc:	481f      	ldr	r0, [pc, #124]	; (8002d7c <TXSwitch+0xbc>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002cfe:	9604      	str	r6, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d04:	e9cd 4500 	strd	r4, r5, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d08:	f004 f8e6 	bl	8006ed8 <HAL_GPIO_Init>
		RELAY_TX_ON;
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d12:	481b      	ldr	r0, [pc, #108]	; (8002d80 <TXSwitch+0xc0>)
 8002d14:	f004 fa20 	bl	8007158 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d1e:	4819      	ldr	r0, [pc, #100]	; (8002d84 <TXSwitch+0xc4>)
 8002d20:	f004 fa1a 	bl	8007158 <HAL_GPIO_WritePin>
}
 8002d24:	b007      	add	sp, #28
 8002d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
			SetTXPLL(LOfreq);
 8002d28:	f7ff fc2a 	bl	8002580 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002d2c:	682b      	ldr	r3, [r5, #0]
 8002d2e:	6023      	str	r3, [r4, #0]
 8002d30:	e7dd      	b.n	8002cee <TXSwitch+0x2e>
 8002d32:	4604      	mov	r4, r0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d34:	2300      	movs	r3, #0
 8002d36:	2202      	movs	r2, #2
 8002d38:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002d3c:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d3e:	4669      	mov	r1, sp
 8002d40:	480e      	ldr	r0, [pc, #56]	; (8002d7c <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d46:	e9cd 6700 	strd	r6, r7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4a:	f004 f8c5 	bl	8006ed8 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002d4e:	4622      	mov	r2, r4
 8002d50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d54:	480a      	ldr	r0, [pc, #40]	; (8002d80 <TXSwitch+0xc0>)
 8002d56:	f004 f9ff 	bl	8007158 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8002d5a:	4622      	mov	r2, r4
 8002d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d60:	4808      	ldr	r0, [pc, #32]	; (8002d84 <TXSwitch+0xc4>)
 8002d62:	f004 f9f9 	bl	8007158 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002d66:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <TXSwitch+0xb8>)
 8002d68:	701c      	strb	r4, [r3, #0]
}
 8002d6a:	b007      	add	sp, #28
 8002d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	2400ac40 	.word	0x2400ac40
 8002d74:	24000640 	.word	0x24000640
 8002d78:	24009bcc 	.word	0x24009bcc
 8002d7c:	58020800 	.word	0x58020800
 8002d80:	58020c00 	.word	0x58020c00
 8002d84:	58020400 	.word	0x58020400

08002d88 <CarrierEnable>:
{
 8002d88:	b510      	push	{r4, lr}
	if (Status)
 8002d8a:	b1b0      	cbz	r0, 8002dba <CarrierEnable+0x32>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d92:	4815      	ldr	r0, [pc, #84]	; (8002de8 <CarrierEnable+0x60>)
 8002d94:	f004 f9e0 	bl	8007158 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095); // TX gate bias
 8002d98:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2110      	movs	r1, #16
 8002da0:	4812      	ldr	r0, [pc, #72]	; (8002dec <CarrierEnable+0x64>)
 8002da2:	f002 fcab 	bl	80056fc <HAL_DAC_SetValue>
		TXCarrierEnabled = 1;
 8002da6:	2201      	movs	r2, #1
 8002da8:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <CarrierEnable+0x68>)
		LED_GREEN_ON;
 8002daa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002dae:	4811      	ldr	r0, [pc, #68]	; (8002df4 <CarrierEnable+0x6c>)
		TXCarrierEnabled = 1;
 8002db0:	701a      	strb	r2, [r3, #0]
	}
}
 8002db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		LED_GREEN_ON;
 8002db6:	f004 b9cf 	b.w	8007158 <HAL_GPIO_WritePin>
 8002dba:	4604      	mov	r4, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dc2:	4809      	ldr	r0, [pc, #36]	; (8002de8 <CarrierEnable+0x60>)
 8002dc4:	f004 f9c8 	bl	8007158 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8002dc8:	4623      	mov	r3, r4
 8002dca:	4622      	mov	r2, r4
 8002dcc:	2110      	movs	r1, #16
 8002dce:	4807      	ldr	r0, [pc, #28]	; (8002dec <CarrierEnable+0x64>)
 8002dd0:	f002 fc94 	bl	80056fc <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <CarrierEnable+0x68>)
		LED_GREEN_OFF;
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		TXCarrierEnabled = 0;
 8002ddc:	701c      	strb	r4, [r3, #0]
		LED_GREEN_OFF;
 8002dde:	4805      	ldr	r0, [pc, #20]	; (8002df4 <CarrierEnable+0x6c>)
}
 8002de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		LED_GREEN_OFF;
 8002de4:	f004 b9b8 	b.w	8007158 <HAL_GPIO_WritePin>
 8002de8:	58020c00 	.word	0x58020c00
 8002dec:	24003e20 	.word	0x24003e20
 8002df0:	24008920 	.word	0x24008920
 8002df4:	58020400 	.word	0x58020400

08002df8 <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002df8:	4e09      	ldr	r6, [pc, #36]	; (8002e20 <Error_Handler+0x28>)
{
 8002dfa:	4d0a      	ldr	r5, [pc, #40]	; (8002e24 <Error_Handler+0x2c>)
 8002dfc:	4c0a      	ldr	r4, [pc, #40]	; (8002e28 <Error_Handler+0x30>)
 8002dfe:	b508      	push	{r3, lr}
 8002e00:	6833      	ldr	r3, [r6, #0]
 8002e02:	fb05 f303 	mul.w	r3, r5, r3
 8002e06:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002e0a:	d200      	bcs.n	8002e0e <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002e0c:	e7fe      	b.n	8002e0c <Error_Handler+0x14>
			LED_switch();
 8002e0e:	f7fe f865 	bl	8000edc <LED_switch>
 8002e12:	6833      	ldr	r3, [r6, #0]
 8002e14:	fb05 f303 	mul.w	r3, r5, r3
 8002e18:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002e1c:	d2f7      	bcs.n	8002e0e <Error_Handler+0x16>
 8002e1e:	e7f5      	b.n	8002e0c <Error_Handler+0x14>
 8002e20:	2400ac44 	.word	0x2400ac44
 8002e24:	c28f5c29 	.word	0xc28f5c29
 8002e28:	051eb851 	.word	0x051eb851

08002e2c <SystemClock_Config_For_OC>:
{
 8002e2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e30:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e32:	224c      	movs	r2, #76	; 0x4c
 8002e34:	2100      	movs	r1, #0
 8002e36:	a80a      	add	r0, sp, #40	; 0x28
 8002e38:	f00b fbcc 	bl	800e5d4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	2100      	movs	r1, #0
 8002e40:	a802      	add	r0, sp, #8
 8002e42:	f00b fbc7 	bl	800e5d4 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e46:	22bc      	movs	r2, #188	; 0xbc
 8002e48:	2100      	movs	r1, #0
 8002e4a:	a81e      	add	r0, sp, #120	; 0x78
 8002e4c:	f00b fbc2 	bl	800e5d4 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002e50:	2002      	movs	r0, #2
 8002e52:	f004 ff89 	bl	8007d68 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002e56:	4b4c      	ldr	r3, [pc, #304]	; (8002f88 <SystemClock_Config_For_OC+0x15c>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	494c      	ldr	r1, [pc, #304]	; (8002f8c <SystemClock_Config_For_OC+0x160>)
 8002e5c:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002e5e:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002e60:	6998      	ldr	r0, [r3, #24]
 8002e62:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002e66:	6198      	str	r0, [r3, #24]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002e78:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002e82:	6993      	ldr	r3, [r2, #24]
 8002e84:	049b      	lsls	r3, r3, #18
 8002e86:	d5fc      	bpl.n	8002e82 <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002e88:	4841      	ldr	r0, [pc, #260]	; (8002f90 <SystemClock_Config_For_OC+0x164>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e8a:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002e8c:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002e8e:	2501      	movs	r5, #1
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002e90:	6a83      	ldr	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002e92:	f44f 7cf0 	mov.w	ip, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002e96:	2100      	movs	r1, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002e98:	2621      	movs	r6, #33	; 0x21
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002e9e:	f44f 27a0 	mov.w	r7, #327680	; 0x50000
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	6283      	str	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002ea6:	230a      	movs	r3, #10
	RCC_OscInitStruct.PLL.PLLP = 2;
 8002ea8:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eaa:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002eac:	9219      	str	r2, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002eae:	9315      	str	r3, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002eb0:	4b38      	ldr	r3, [pc, #224]	; (8002f94 <SystemClock_Config_For_OC+0x168>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002eb2:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002eb4:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002eb8:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002eba:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ebc:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002ec0:	4a35      	ldr	r2, [pc, #212]	; (8002f98 <SystemClock_Config_For_OC+0x16c>)
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002ec2:	e9cd 111b 	strd	r1, r1, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002ec6:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002eca:	601a      	str	r2, [r3, #0]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ecc:	f004 fffe 	bl	8007ecc <HAL_RCC_OscConfig>
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	d157      	bne.n	8002f84 <SystemClock_Config_For_OC+0x158>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ed4:	263f      	movs	r6, #63	; 0x3f
 8002ed6:	2703      	movs	r7, #3
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2308      	movs	r3, #8
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002edc:	4621      	mov	r1, r4
 8002ede:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ee0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002ee4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ee8:	2640      	movs	r6, #64	; 0x40
 8002eea:	2340      	movs	r3, #64	; 0x40
 8002eec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ef0:	2740      	movs	r7, #64	; 0x40
 8002ef2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002ef6:	e9cd 6706 	strd	r6, r7, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002efa:	f005 fbc9 	bl	8008690 <HAL_RCC_ClockConfig>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d13f      	bne.n	8002f84 <SystemClock_Config_For_OC+0x158>
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002f04:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002f08:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002f0a:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002f0c:	2318      	movs	r3, #24
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002f0e:	923f      	str	r2, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002f10:	2226      	movs	r2, #38	; 0x26
 8002f12:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8002f9c <SystemClock_Config_For_OC+0x170>
 8002f16:	f04f 0904 	mov.w	r9, #4
 8002f1a:	2602      	movs	r6, #2
 8002f1c:	2702      	movs	r7, #2
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002f1e:	f44f 6480 	mov.w	r4, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002f22:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f26:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002f28:	9444      	str	r4, [sp, #272]	; 0x110
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002f2a:	9146      	str	r1, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002f2c:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8002f30:	2280      	movs	r2, #128	; 0x80
 8002f32:	2300      	movs	r3, #0
 8002f34:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002f38:	2280      	movs	r2, #128	; 0x80
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8002f40:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 8002f44:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8002f48:	f04f 0800 	mov.w	r8, #0
 8002f4c:	f04f 0905 	mov.w	r9, #5
 8002f50:	2608      	movs	r6, #8
 8002f52:	2705      	movs	r7, #5
 8002f54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f58:	2300      	movs	r3, #0
 8002f5a:	e9cd 8926 	strd	r8, r9, [sp, #152]	; 0x98
 8002f5e:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
 8002f62:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f66:	f005 fe85 	bl	8008c74 <HAL_RCCEx_PeriphCLKConfig>
 8002f6a:	b958      	cbnz	r0, 8002f84 <SystemClock_Config_For_OC+0x158>
	HAL_PWREx_EnableUSBVoltageDetector();
 8002f6c:	f004 ff22 	bl	8007db4 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8002f70:	4628      	mov	r0, r5
 8002f72:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002f76:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8002f7a:	f005 fa8d 	bl	8008498 <HAL_RCC_MCOConfig>
}
 8002f7e:	b04f      	add	sp, #316	; 0x13c
 8002f80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		Error_Handler();
 8002f84:	f7ff ff38 	bl	8002df8 <Error_Handler>
 8002f88:	58024800 	.word	0x58024800
 8002f8c:	58000400 	.word	0x58000400
 8002f90:	58024400 	.word	0x58024400
 8002f94:	240091d8 	.word	0x240091d8
 8002f98:	4bbebbc7 	.word	0x4bbebbc7
 8002f9c:	000c0042 	.word	0x000c0042

08002fa0 <MX_TIM6_Init_Custom_Rate>:
{
 8002fa0:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 8002fa2:	4810      	ldr	r0, [pc, #64]	; (8002fe4 <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fa4:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8002fa6:	4c10      	ldr	r4, [pc, #64]	; (8002fe8 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8002fa8:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8002faa:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fae:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002fb0:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002fb2:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8002fb4:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fb6:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8002fb8:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fba:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fbc:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fbe:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002fc2:	f006 ff45 	bl	8009e50 <HAL_TIM_Base_Init>
 8002fc6:	b950      	cbnz	r0, 8002fde <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002fcc:	a901      	add	r1, sp, #4
 8002fce:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fd0:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fd2:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002fd4:	f007 fb6a 	bl	800a6ac <HAL_TIMEx_MasterConfigSynchronization>
 8002fd8:	b908      	cbnz	r0, 8002fde <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8002fda:	b004      	add	sp, #16
 8002fdc:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002fde:	f7ff ff0b 	bl	8002df8 <Error_Handler>
 8002fe2:	bf00      	nop
 8002fe4:	40001000 	.word	0x40001000
 8002fe8:	24009bd0 	.word	0x24009bd0
 8002fec:	00000000 	.word	0x00000000

08002ff0 <main>:
{
 8002ff0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002ff4:	b0cf      	sub	sp, #316	; 0x13c
  HAL_Init();
 8002ff6:	f001 f889 	bl	800410c <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002ffa:	4bd5      	ldr	r3, [pc, #852]	; (8003350 <main+0x360>)
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8003002:	d111      	bne.n	8003028 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8003004:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003008:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800300c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003010:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003014:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003018:	695a      	ldr	r2, [r3, #20]
 800301a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800301e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003020:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003024:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800302a:	4dca      	ldr	r5, [pc, #808]	; (8003354 <main+0x364>)
	SystemClock_Config_For_OC();
 800302c:	f7ff fefe 	bl	8002e2c <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always on an Android phone) does not initialize
 8003030:	2014      	movs	r0, #20
 8003032:	f001 f8ad 	bl	8004190 <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003036:	9448      	str	r4, [sp, #288]	; 0x120
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003038:	2601      	movs	r6, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800303a:	f04f 0a08 	mov.w	sl, #8
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 800303e:	4622      	mov	r2, r4
 8003040:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003044:	48c4      	ldr	r0, [pc, #784]	; (8003358 <main+0x368>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8003046:	f04f 0800 	mov.w	r8, #0
 800304a:	f04f 0900 	mov.w	r9, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800304e:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003052:	f04f 0b04 	mov.w	fp, #4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003056:	e9cd 4444 	strd	r4, r4, [sp, #272]	; 0x110
 800305a:	e9cd 4446 	strd	r4, r4, [sp, #280]	; 0x118
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800305e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003062:	f043 0304 	orr.w	r3, r3, #4
 8003066:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800306a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	9305      	str	r3, [sp, #20]
 8003074:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003076:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800307a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800307e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003082:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308a:	9306      	str	r3, [sp, #24]
 800308c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800308e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8003092:	4333      	orrs	r3, r6
 8003094:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8003098:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800309c:	4033      	ands	r3, r6
 800309e:	9307      	str	r3, [sp, #28]
 80030a0:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80030a6:	f043 0302 	orr.w	r3, r3, #2
 80030aa:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80030ae:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	9308      	str	r3, [sp, #32]
 80030b8:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030ba:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80030be:	ea43 030a 	orr.w	r3, r3, sl
 80030c2:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80030c6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80030ca:	ea03 030a 	and.w	r3, r3, sl
 80030ce:	9309      	str	r3, [sp, #36]	; 0x24
 80030d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 80030d2:	f004 f841 	bl	8007158 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 80030d6:	4622      	mov	r2, r4
 80030d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80030dc:	489f      	ldr	r0, [pc, #636]	; (800335c <main+0x36c>)
 80030de:	f004 f83b 	bl	8007158 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80030e2:	4622      	mov	r2, r4
 80030e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030e8:	489d      	ldr	r0, [pc, #628]	; (8003360 <main+0x370>)
 80030ea:	f004 f835 	bl	8007158 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 80030ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030f2:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 80030f4:	a944      	add	r1, sp, #272	; 0x110
 80030f6:	489b      	ldr	r0, [pc, #620]	; (8003364 <main+0x374>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030f8:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 80030fa:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 80030fe:	f003 feeb 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8003102:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003106:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 800310a:	a944      	add	r1, sp, #272	; 0x110
 800310c:	4895      	ldr	r0, [pc, #596]	; (8003364 <main+0x374>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800310e:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8003110:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8003114:	f003 fee0 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8003118:	22c0      	movs	r2, #192	; 0xc0
 800311a:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800311c:	a944      	add	r1, sp, #272	; 0x110
 800311e:	4890      	ldr	r0, [pc, #576]	; (8003360 <main+0x370>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003120:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8003122:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003126:	f003 fed7 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 800312a:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800312e:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003130:	a944      	add	r1, sp, #272	; 0x110
 8003132:	4889      	ldr	r0, [pc, #548]	; (8003358 <main+0x368>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8003134:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8003138:	e9cd 8946 	strd	r8, r9, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800313c:	f003 fecc 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8003140:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003144:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003146:	a944      	add	r1, sp, #272	; 0x110
 8003148:	4884      	ldr	r0, [pc, #528]	; (800335c <main+0x36c>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 800314a:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 800314e:	2202      	movs	r2, #2
 8003150:	2300      	movs	r3, #0
 8003152:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003156:	f003 febf 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800315a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800315e:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003160:	a944      	add	r1, sp, #272	; 0x110
 8003162:	4880      	ldr	r0, [pc, #512]	; (8003364 <main+0x374>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003164:	9448      	str	r4, [sp, #288]	; 0x120
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003166:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 800316a:	2200      	movs	r2, #0
 800316c:	2303      	movs	r3, #3
 800316e:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003172:	f003 feb1 	bl	8006ed8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003176:	2301      	movs	r3, #1
 8003178:	f44f 7280 	mov.w	r2, #256	; 0x100
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800317c:	a944      	add	r1, sp, #272	; 0x110
 800317e:	4878      	ldr	r0, [pc, #480]	; (8003360 <main+0x370>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003180:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8003184:	e9cd 8946 	strd	r8, r9, [sp, #280]	; 0x118
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003188:	f003 fea6 	bl	8006ed8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 800318c:	4622      	mov	r2, r4
 800318e:	2104      	movs	r1, #4
 8003190:	2028      	movs	r0, #40	; 0x28
 8003192:	f002 f981 	bl	8005498 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003196:	2028      	movs	r0, #40	; 0x28
 8003198:	f002 f9b8 	bl	800550c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800319c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80031a0:	4622      	mov	r2, r4
 80031a2:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031a4:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80031a6:	200b      	movs	r0, #11
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80031a8:	f44f 7880 	mov.w	r8, #256	; 0x100
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80031ac:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031b0:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 80031b4:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  hadc1.Instance = ADC1;
 80031b8:	4d6b      	ldr	r5, [pc, #428]	; (8003368 <main+0x378>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031ba:	4033      	ands	r3, r6
 80031bc:	9304      	str	r3, [sp, #16]
 80031be:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80031c0:	f002 f96a 	bl	8005498 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80031c4:	200b      	movs	r0, #11
 80031c6:	f002 f9a1 	bl	800550c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80031ca:	4622      	mov	r2, r4
 80031cc:	2102      	movs	r1, #2
 80031ce:	200c      	movs	r0, #12
 80031d0:	f002 f962 	bl	8005498 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80031d4:	200c      	movs	r0, #12
 80031d6:	f002 f999 	bl	800550c <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 80031da:	4a64      	ldr	r2, [pc, #400]	; (800336c <main+0x37c>)
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80031dc:	2303      	movs	r3, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80031de:	4628      	mov	r0, r5
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80031e0:	f8a5 8014 	strh.w	r8, [r5, #20]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80031e4:	9424      	str	r4, [sp, #144]	; 0x90
  ADC_ChannelConfTypeDef sConfig = {0};
 80031e6:	9432      	str	r4, [sp, #200]	; 0xc8
  ADC_MultiModeTypeDef multimode = {0};
 80031e8:	940c      	str	r4, [sp, #48]	; 0x30
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80031ea:	9429      	str	r4, [sp, #164]	; 0xa4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80031ec:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 80031ee:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80031f0:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80031f2:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80031f4:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Instance = ADC1;
 80031f8:	602a      	str	r2, [r5, #0]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80031fa:	62eb      	str	r3, [r5, #44]	; 0x2c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80031fc:	f8c5 b010 	str.w	fp, [r5, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003200:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 8003204:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003208:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 800320c:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
  ADC_ChannelConfTypeDef sConfig = {0};
 8003210:	e9cd 4433 	strd	r4, r4, [sp, #204]	; 0xcc
 8003214:	e9cd 4435 	strd	r4, r4, [sp, #212]	; 0xd4
 8003218:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800321c:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003220:	e9c5 7a01 	strd	r7, sl, [r5, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003224:	f001 fed6 	bl	8004fd4 <HAL_ADC_Init>
 8003228:	2800      	cmp	r0, #0
 800322a:	f040 82ed 	bne.w	8003808 <main+0x818>
  multimode.Mode = ADC_DUALMODE_INTERL;
 800322e:	2207      	movs	r2, #7
 8003230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003234:	a90a      	add	r1, sp, #40	; 0x28
 8003236:	4628      	mov	r0, r5
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8003238:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 800323c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003240:	f002 f8ae 	bl	80053a0 <HAL_ADCEx_MultiModeConfigChannel>
 8003244:	2800      	cmp	r0, #0
 8003246:	f040 82df 	bne.w	8003808 <main+0x818>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800324a:	4a49      	ldr	r2, [pc, #292]	; (8003370 <main+0x380>)
 800324c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8003250:	4c48      	ldr	r4, [pc, #288]	; (8003374 <main+0x384>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003252:	a924      	add	r1, sp, #144	; 0x90
 8003254:	4628      	mov	r0, r5
  AnalogWDGConfig.ITMode = ENABLE;
 8003256:	f88d 609c 	strb.w	r6, [sp, #156]	; 0x9c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 800325a:	9426      	str	r4, [sp, #152]	; 0x98
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800325c:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  AnalogWDGConfig.HighThreshold = 4094;
 8003260:	2301      	movs	r3, #1
 8003262:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003266:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800326a:	f001 fb91 	bl	8004990 <HAL_ADC_AnalogWDGConfig>
 800326e:	4603      	mov	r3, r0
 8003270:	2800      	cmp	r0, #0
 8003272:	f040 82c9 	bne.w	8003808 <main+0x818>
  sConfig.Channel = ADC_CHANNEL_5;
 8003276:	2200      	movs	r2, #0
  sConfig.OffsetSignedSaturation = DISABLE;
 8003278:	f88d 30e1 	strb.w	r3, [sp, #225]	; 0xe1
  sConfig.Channel = ADC_CHANNEL_5;
 800327c:	f240 73ff 	movw	r3, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003280:	a932      	add	r1, sp, #200	; 0xc8
 8003282:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8003284:	e9cd 2334 	strd	r2, r3, [sp, #208]	; 0xd0
 8003288:	a32f      	add	r3, pc, #188	; (adr r3, 8003348 <main+0x358>)
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
 8003292:	2300      	movs	r3, #0
 8003294:	2204      	movs	r2, #4
 8003296:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800329a:	f001 f949 	bl	8004530 <HAL_ADC_ConfigChannel>
 800329e:	4603      	mov	r3, r0
 80032a0:	2800      	cmp	r0, #0
 80032a2:	f040 82b1 	bne.w	8003808 <main+0x818>
  hadc2.Instance = ADC2;
 80032a6:	4d34      	ldr	r5, [pc, #208]	; (8003378 <main+0x388>)
 80032a8:	4a34      	ldr	r2, [pc, #208]	; (800337c <main+0x38c>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80032aa:	901e      	str	r0, [sp, #120]	; 0x78
  ADC_ChannelConfTypeDef sConfig = {0};
 80032ac:	902a      	str	r0, [sp, #168]	; 0xa8
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80032ae:	4628      	mov	r0, r5
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80032b0:	f8a5 8014 	strh.w	r8, [r5, #20]
  hadc2.Init.NbrOfConversion = 1;
 80032b4:	61ae      	str	r6, [r5, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80032b6:	772b      	strb	r3, [r5, #28]
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80032b8:	636b      	str	r3, [r5, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80032ba:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hadc2.Instance = ADC2;
 80032be:	602a      	str	r2, [r5, #0]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80032c0:	9323      	str	r3, [sp, #140]	; 0x8c
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80032c2:	e9c5 7a01 	strd	r7, sl, [r5, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032c6:	e9c5 3b03 	strd	r3, fp, [r5, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80032ca:	e9c5 390b 	strd	r3, r9, [r5, #44]	; 0x2c
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80032ce:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 80032d2:	e9cd 3321 	strd	r3, r3, [sp, #132]	; 0x84
  ADC_ChannelConfTypeDef sConfig = {0};
 80032d6:	e9cd 332b 	strd	r3, r3, [sp, #172]	; 0xac
 80032da:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 80032de:	e9cd 332f 	strd	r3, r3, [sp, #188]	; 0xbc
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80032e2:	f001 fe77 	bl	8004fd4 <HAL_ADC_Init>
 80032e6:	2800      	cmp	r0, #0
 80032e8:	f040 828e 	bne.w	8003808 <main+0x818>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80032ec:	4a20      	ldr	r2, [pc, #128]	; (8003370 <main+0x380>)
 80032ee:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80032f2:	a91e      	add	r1, sp, #120	; 0x78
 80032f4:	4628      	mov	r0, r5
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80032f6:	9420      	str	r4, [sp, #128]	; 0x80
  AnalogWDGConfig.ITMode = ENABLE;
 80032f8:	f88d 6084 	strb.w	r6, [sp, #132]	; 0x84
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80032fc:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  AnalogWDGConfig.HighThreshold = 4094;
 8003300:	2301      	movs	r3, #1
 8003302:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003306:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 800330a:	f001 fb41 	bl	8004990 <HAL_ADC_AnalogWDGConfig>
 800330e:	4603      	mov	r3, r0
 8003310:	2800      	cmp	r0, #0
 8003312:	f040 8279 	bne.w	8003808 <main+0x818>
  sConfig.OffsetSignedSaturation = DISABLE;
 8003316:	f88d 30c1 	strb.w	r3, [sp, #193]	; 0xc1
  sConfig.Channel = ADC_CHANNEL_5;
 800331a:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800331c:	a92a      	add	r1, sp, #168	; 0xa8
 800331e:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8003320:	a409      	add	r4, pc, #36	; (adr r4, 8003348 <main+0x358>)
 8003322:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003326:	e9cd 342a 	strd	r3, r4, [sp, #168]	; 0xa8
 800332a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800332e:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 8003332:	2204      	movs	r2, #4
 8003334:	2300      	movs	r3, #0
 8003336:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800333a:	f001 f8f9 	bl	8004530 <HAL_ADC_ConfigChannel>
 800333e:	4601      	mov	r1, r0
 8003340:	2800      	cmp	r0, #0
 8003342:	f040 8261 	bne.w	8003808 <main+0x818>
 8003346:	e01b      	b.n	8003380 <main+0x390>
 8003348:	14f00020 	.word	0x14f00020
 800334c:	00000006 	.word	0x00000006
 8003350:	e000ed00 	.word	0xe000ed00
 8003354:	58024400 	.word	0x58024400
 8003358:	58020400 	.word	0x58020400
 800335c:	58020c00 	.word	0x58020c00
 8003360:	58020000 	.word	0x58020000
 8003364:	58020800 	.word	0x58020800
 8003368:	24008924 	.word	0x24008924
 800336c:	40022000 	.word	0x40022000
 8003370:	7dc00000 	.word	0x7dc00000
 8003374:	14f00020 	.word	0x14f00020
 8003378:	24003ec4 	.word	0x24003ec4
 800337c:	40022100 	.word	0x40022100
  DAC_ChannelConfTypeDef sConfig = {0};
 8003380:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8003382:	4cc0      	ldr	r4, [pc, #768]	; (8003684 <main+0x694>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8003384:	a844      	add	r0, sp, #272	; 0x110
 8003386:	f00b f925 	bl	800e5d4 <memset>
  hdac1.Instance = DAC1;
 800338a:	4bbf      	ldr	r3, [pc, #764]	; (8003688 <main+0x698>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800338c:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 800338e:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003390:	f002 f8e2 	bl	8005558 <HAL_DAC_Init>
 8003394:	4602      	mov	r2, r0
 8003396:	2800      	cmp	r0, #0
 8003398:	f040 8236 	bne.w	8003808 <main+0x818>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800339c:	2000      	movs	r0, #0
 800339e:	2116      	movs	r1, #22
 80033a0:	2600      	movs	r6, #0
 80033a2:	2701      	movs	r7, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80033a4:	9248      	str	r2, [sp, #288]	; 0x120
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80033a6:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033aa:	a944      	add	r1, sp, #272	; 0x110
 80033ac:	4620      	mov	r0, r4
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80033ae:	e9cd 6746 	strd	r6, r7, [sp, #280]	; 0x118
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033b2:	f002 fa0d 	bl	80057d0 <HAL_DAC_ConfigChannel>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2800      	cmp	r0, #0
 80033ba:	f040 8225 	bne.w	8003808 <main+0x818>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80033be:	a944      	add	r1, sp, #272	; 0x110
 80033c0:	4620      	mov	r0, r4
 80033c2:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80033c4:	9345      	str	r3, [sp, #276]	; 0x114
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80033c6:	f002 fa03 	bl	80057d0 <HAL_DAC_ConfigChannel>
 80033ca:	2800      	cmp	r0, #0
 80033cc:	f040 821c 	bne.w	8003808 <main+0x818>
  hlptim2.Instance = LPTIM2;
 80033d0:	48ae      	ldr	r0, [pc, #696]	; (800368c <main+0x69c>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80033d2:	2300      	movs	r3, #0
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80033d4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  hlptim2.Instance = LPTIM2;
 80033d8:	49ad      	ldr	r1, [pc, #692]	; (8003690 <main+0x6a0>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80033da:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Instance = LPTIM2;
 80033de:	6001      	str	r1, [r0, #0]
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80033e0:	6282      	str	r2, [r0, #40]	; 0x28
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80033e2:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80033e4:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80033e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80033ec:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80033f0:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80033f4:	f003 fec2 	bl	800717c <HAL_LPTIM_Init>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2800      	cmp	r0, #0
 80033fc:	f040 8204 	bne.w	8003808 <main+0x818>
  htim6.Instance = TIM6;
 8003400:	4ca4      	ldr	r4, [pc, #656]	; (8003694 <main+0x6a4>)
  htim6.Init.Period = 8191;
 8003402:	f641 71ff 	movw	r1, #8191	; 0x1fff
  htim6.Instance = TIM6;
 8003406:	48a4      	ldr	r0, [pc, #656]	; (8003698 <main+0x6a8>)
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003408:	2280      	movs	r2, #128	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800340a:	9317      	str	r3, [sp, #92]	; 0x5c
  htim6.Instance = TIM6;
 800340c:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800340e:	4620      	mov	r0, r4
  htim6.Init.Period = 8191;
 8003410:	60e1      	str	r1, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003412:	61a2      	str	r2, [r4, #24]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003414:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003418:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800341c:	f006 fd18 	bl	8009e50 <HAL_TIM_Base_Init>
 8003420:	4603      	mov	r3, r0
 8003422:	2800      	cmp	r0, #0
 8003424:	f040 81f0 	bne.w	8003808 <main+0x818>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003428:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800342a:	a917      	add	r1, sp, #92	; 0x5c
 800342c:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800342e:	9319      	str	r3, [sp, #100]	; 0x64
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003430:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003432:	f007 f93b 	bl	800a6ac <HAL_TIMEx_MasterConfigSynchronization>
 8003436:	4603      	mov	r3, r0
 8003438:	2800      	cmp	r0, #0
 800343a:	f040 81e5 	bne.w	8003808 <main+0x818>
  huart3.Instance = USART3;
 800343e:	4c97      	ldr	r4, [pc, #604]	; (800369c <main+0x6ac>)
  huart3.Init.BaudRate = 115200;
 8003440:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003444:	220c      	movs	r2, #12
  huart3.Instance = USART3;
 8003446:	4d96      	ldr	r5, [pc, #600]	; (80036a0 <main+0x6b0>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003448:	60a0      	str	r0, [r4, #8]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800344a:	4620      	mov	r0, r4
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800344c:	62a3      	str	r3, [r4, #40]	; 0x28
  huart3.Init.Mode = UART_MODE_TX_RX;
 800344e:	6162      	str	r2, [r4, #20]
  huart3.Init.BaudRate = 115200;
 8003450:	e9c4 5100 	strd	r5, r1, [r4]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003454:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003458:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800345c:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003460:	f007 febe 	bl	800b1e0 <HAL_UART_Init>
 8003464:	4601      	mov	r1, r0
 8003466:	2800      	cmp	r0, #0
 8003468:	f040 81ce 	bne.w	8003808 <main+0x818>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800346c:	4620      	mov	r0, r4
 800346e:	f007 ff47 	bl	800b300 <HAL_UARTEx_SetTxFifoThreshold>
 8003472:	4601      	mov	r1, r0
 8003474:	2800      	cmp	r0, #0
 8003476:	f040 81c7 	bne.w	8003808 <main+0x818>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800347a:	4620      	mov	r0, r4
 800347c:	f007 ff7e 	bl	800b37c <HAL_UARTEx_SetRxFifoThreshold>
 8003480:	2800      	cmp	r0, #0
 8003482:	f040 81c1 	bne.w	8003808 <main+0x818>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003486:	4620      	mov	r0, r4
 8003488:	f007 ff1c 	bl	800b2c4 <HAL_UARTEx_DisableFifoMode>
 800348c:	4604      	mov	r4, r0
 800348e:	2800      	cmp	r0, #0
 8003490:	f040 81ba 	bne.w	8003808 <main+0x818>
  MX_USB_DEVICE_Init();
 8003494:	f009 fc42 	bl	800cd1c <MX_USB_DEVICE_Init>
  htim4.Instance = TIM4;
 8003498:	4d82      	ldr	r5, [pc, #520]	; (80036a4 <main+0x6b4>)
 800349a:	4b83      	ldr	r3, [pc, #524]	; (80036a8 <main+0x6b8>)
  sConfig.IC2Filter = 8;
 800349c:	2108      	movs	r1, #8
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800349e:	2201      	movs	r2, #1
  htim4.Init.Period = 65535;
 80034a0:	60ee      	str	r6, [r5, #12]
  htim4.Instance = TIM4;
 80034a2:	602b      	str	r3, [r5, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80034a4:	f04f 0801 	mov.w	r8, #1
 80034a8:	2300      	movs	r3, #0
 80034aa:	f04f 0902 	mov.w	r9, #2
 80034ae:	2608      	movs	r6, #8
 80034b0:	2702      	movs	r7, #2
  sConfig.IC2Filter = 8;
 80034b2:	9142      	str	r1, [sp, #264]	; 0x108
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80034b4:	4628      	mov	r0, r5
 80034b6:	a93a      	add	r1, sp, #232	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034b8:	9414      	str	r4, [sp, #80]	; 0x50
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ba:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034bc:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80034be:	e9cd 233c 	strd	r2, r3, [sp, #240]	; 0xf0
 80034c2:	e9cd 2340 	strd	r2, r3, [sp, #256]	; 0x100
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034c6:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034ca:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80034ce:	e9cd 893a 	strd	r8, r9, [sp, #232]	; 0xe8
 80034d2:	e9cd 673e 	strd	r6, r7, [sp, #248]	; 0xf8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80034d6:	f006 fe1d 	bl	800a114 <HAL_TIM_Encoder_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2800      	cmp	r0, #0
 80034de:	f040 8193 	bne.w	8003808 <main+0x818>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80034e2:	a914      	add	r1, sp, #80	; 0x50
 80034e4:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034e6:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034e8:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80034ea:	f007 f8df 	bl	800a6ac <HAL_TIMEx_MasterConfigSynchronization>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2800      	cmp	r0, #0
 80034f2:	f040 8189 	bne.w	8003808 <main+0x818>
  htim7.Instance = TIM7;
 80034f6:	486d      	ldr	r0, [pc, #436]	; (80036ac <main+0x6bc>)
  htim7.Init.Period = 8192;
 80034f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  htim7.Instance = TIM7;
 80034fc:	496c      	ldr	r1, [pc, #432]	; (80036b0 <main+0x6c0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034fe:	9311      	str	r3, [sp, #68]	; 0x44
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003500:	6183      	str	r3, [r0, #24]
  htim7.Instance = TIM7;
 8003502:	6001      	str	r1, [r0, #0]
  htim7.Init.Period = 8192;
 8003504:	60c2      	str	r2, [r0, #12]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003506:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800350a:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800350e:	f006 fc9f 	bl	8009e50 <HAL_TIM_Base_Init>
 8003512:	2800      	cmp	r0, #0
 8003514:	f040 8178 	bne.w	8003808 <main+0x818>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003518:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800351a:	a911      	add	r1, sp, #68	; 0x44
 800351c:	4863      	ldr	r0, [pc, #396]	; (80036ac <main+0x6bc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800351e:	9311      	str	r3, [sp, #68]	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003520:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003522:	f007 f8c3 	bl	800a6ac <HAL_TIMEx_MasterConfigSynchronization>
 8003526:	4603      	mov	r3, r0
 8003528:	2800      	cmp	r0, #0
 800352a:	f040 816d 	bne.w	8003808 <main+0x818>
  htim2.Instance = TIM2;
 800352e:	4c61      	ldr	r4, [pc, #388]	; (80036b4 <main+0x6c4>)
 8003530:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 8003534:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003538:	901a      	str	r0, [sp, #104]	; 0x68
  htim2.Init.Prescaler = 0;
 800353a:	6060      	str	r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800353c:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800353e:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003540:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003542:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 8003544:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 10000;
 8003546:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003548:	931d      	str	r3, [sp, #116]	; 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800354a:	9310      	str	r3, [sp, #64]	; 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800354c:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003550:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003554:	f006 fc7c 	bl	8009e50 <HAL_TIM_Base_Init>
 8003558:	2800      	cmp	r0, #0
 800355a:	f040 8155 	bne.w	8003808 <main+0x818>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800355e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003562:	a91a      	add	r1, sp, #104	; 0x68
 8003564:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003566:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003568:	f006 ff14 	bl	800a394 <HAL_TIM_ConfigClockSource>
 800356c:	4603      	mov	r3, r0
 800356e:	2800      	cmp	r0, #0
 8003570:	f040 814a 	bne.w	8003808 <main+0x818>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003574:	4620      	mov	r0, r4
 8003576:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003578:	930e      	str	r3, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800357a:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800357c:	f007 f896 	bl	800a6ac <HAL_TIMEx_MasterConfigSynchronization>
 8003580:	2800      	cmp	r0, #0
 8003582:	f040 8141 	bne.w	8003808 <main+0x818>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8003586:	484c      	ldr	r0, [pc, #304]	; (80036b8 <main+0x6c8>)
 8003588:	6943      	ldr	r3, [r0, #20]
 800358a:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800358e:	d124      	bne.n	80035da <main+0x5ea>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8003590:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003594:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8003598:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800359c:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80035a0:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80035a4:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 80035a8:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80035aa:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80035ae:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80035b0:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 80035b4:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80035b6:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	d1f8      	bne.n	80035b0 <main+0x5c0>
    } while(sets-- != 0U);
 80035be:	3c20      	subs	r4, #32
 80035c0:	f114 0f20 	cmn.w	r4, #32
 80035c4:	d1f1      	bne.n	80035aa <main+0x5ba>
 80035c6:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80035ca:	6943      	ldr	r3, [r0, #20]
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d0:	6143      	str	r3, [r0, #20]
 80035d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035d6:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80035da:	f7ff fce1 	bl	8002fa0 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80035de:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80035e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035e6:	4835      	ldr	r0, [pc, #212]	; (80036bc <main+0x6cc>)
 80035e8:	f001 fe00 	bl	80051ec <HAL_ADCEx_Calibration_Start>
 80035ec:	2800      	cmp	r0, #0
 80035ee:	f040 810b 	bne.w	8003808 <main+0x818>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80035f2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80035f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035fa:	4831      	ldr	r0, [pc, #196]	; (80036c0 <main+0x6d0>)
 80035fc:	f001 fdf6 	bl	80051ec <HAL_ADCEx_Calibration_Start>
 8003600:	4604      	mov	r4, r0
 8003602:	2800      	cmp	r0, #0
 8003604:	f040 8100 	bne.w	8003808 <main+0x818>
	HAL_Delay(1);
 8003608:	2001      	movs	r0, #1
	AMindex  = LSBindex = 1;
 800360a:	2501      	movs	r5, #1
	HAL_Delay(1);
 800360c:	f000 fdc0 	bl	8004190 <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8003610:	4621      	mov	r1, r4
 8003612:	4824      	ldr	r0, [pc, #144]	; (80036a4 <main+0x6b4>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003614:	f44f 6600 	mov.w	r6, #2048	; 0x800
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8003618:	f006 fe62 	bl	800a2e0 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 800361c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8003704 <main+0x714>
 8003620:	4b28      	ldr	r3, [pc, #160]	; (80036c4 <main+0x6d4>)
	LED_GREEN_ON;
 8003622:	462a      	mov	r2, r5
 8003624:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003628:	4827      	ldr	r0, [pc, #156]	; (80036c8 <main+0x6d8>)
	volume= 0.1;
 800362a:	f8c3 8000 	str.w	r8, [r3]
	LED_GREEN_ON;
 800362e:	f003 fd93 	bl	8007158 <HAL_GPIO_WritePin>
	LED_GREEN_OFF;
 8003632:	4622      	mov	r2, r4
 8003634:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003638:	4823      	ldr	r0, [pc, #140]	; (80036c8 <main+0x6d8>)
 800363a:	f003 fd8d 	bl	8007158 <HAL_GPIO_WritePin>
	SetFstep(2);
 800363e:	2002      	movs	r0, #2
 8003640:	f7fd fb56 	bl	8000cf0 <SetFstep>
	cwpitch = CWPITCH;
 8003644:	4b21      	ldr	r3, [pc, #132]	; (80036cc <main+0x6dc>)
 8003646:	4922      	ldr	r1, [pc, #136]	; (80036d0 <main+0x6e0>)
	bw[AM]   = bw[LSB]  = Wide;
 8003648:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800364c:	4f21      	ldr	r7, [pc, #132]	; (80036d4 <main+0x6e4>)
	CarrierEnable(0);
 800364e:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 8003650:	6019      	str	r1, [r3, #0]
	os_time = 0;
 8003652:	4921      	ldr	r1, [pc, #132]	; (80036d8 <main+0x6e8>)
	meanavg = 0.f;
 8003654:	4b21      	ldr	r3, [pc, #132]	; (80036dc <main+0x6ec>)
	os_time = 0;
 8003656:	600c      	str	r4, [r1, #0]
	meanavg = 0.f;
 8003658:	2100      	movs	r1, #0
 800365a:	6019      	str	r1, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800365c:	4b20      	ldr	r3, [pc, #128]	; (80036e0 <main+0x6f0>)
 800365e:	4921      	ldr	r1, [pc, #132]	; (80036e4 <main+0x6f4>)
 8003660:	6019      	str	r1, [r3, #0]
	AMindex  = LSBindex = 1;
 8003662:	4b21      	ldr	r3, [pc, #132]	; (80036e8 <main+0x6f8>)
	Muted   = false;
 8003664:	4921      	ldr	r1, [pc, #132]	; (80036ec <main+0x6fc>)
	AMindex  = LSBindex = 1;
 8003666:	801d      	strh	r5, [r3, #0]
	USBindex = CWindex  = 1;
 8003668:	4b21      	ldr	r3, [pc, #132]	; (80036f0 <main+0x700>)
	Muted   = false;
 800366a:	700c      	strb	r4, [r1, #0]
	USBindex = CWindex  = 1;
 800366c:	801d      	strh	r5, [r3, #0]
	AMindex  = LSBindex = 1;
 800366e:	4921      	ldr	r1, [pc, #132]	; (80036f4 <main+0x704>)
	bw[AM]   = bw[LSB]  = Wide;
 8003670:	4b21      	ldr	r3, [pc, #132]	; (80036f8 <main+0x708>)
	AMindex  = LSBindex = 1;
 8003672:	800d      	strh	r5, [r1, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8003674:	601a      	str	r2, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 8003676:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
	USBindex = CWindex  = 1;
 800367a:	4920      	ldr	r1, [pc, #128]	; (80036fc <main+0x70c>)
	agc[AM]  = agc[LSB] = Slow;
 800367c:	4b20      	ldr	r3, [pc, #128]	; (8003700 <main+0x710>)
	USBindex = CWindex  = 1;
 800367e:	800d      	strh	r5, [r1, #0]
	agc[AM]  = agc[LSB] = Slow;
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	e041      	b.n	8003708 <main+0x718>
 8003684:	24003e20 	.word	0x24003e20
 8003688:	40007400 	.word	0x40007400
 800368c:	24008994 	.word	0x24008994
 8003690:	58002400 	.word	0x58002400
 8003694:	24009bd0 	.word	0x24009bd0
 8003698:	40001000 	.word	0x40001000
 800369c:	24003e34 	.word	0x24003e34
 80036a0:	40004800 	.word	0x40004800
 80036a4:	24003dd4 	.word	0x24003dd4
 80036a8:	40000800 	.word	0x40000800
 80036ac:	2400e5bc 	.word	0x2400e5bc
 80036b0:	40001400 	.word	0x40001400
 80036b4:	2400cd48 	.word	0x2400cd48
 80036b8:	e000ed00 	.word	0xe000ed00
 80036bc:	24008924 	.word	0x24008924
 80036c0:	24003ec4 	.word	0x24003ec4
 80036c4:	24005764 	.word	0x24005764
 80036c8:	58020400 	.word	0x58020400
 80036cc:	2400ac38 	.word	0x2400ac38
 80036d0:	44228000 	.word	0x44228000
 80036d4:	2400580c 	.word	0x2400580c
 80036d8:	2400ac44 	.word	0x2400ac44
 80036dc:	2400cd94 	.word	0x2400cd94
 80036e0:	24009c20 	.word	0x24009c20
 80036e4:	3f7cac08 	.word	0x3f7cac08
 80036e8:	2400f22c 	.word	0x2400f22c
 80036ec:	24008921 	.word	0x24008921
 80036f0:	24009c24 	.word	0x24009c24
 80036f4:	2400f22e 	.word	0x2400f22e
 80036f8:	24009c2c 	.word	0x24009c2c
 80036fc:	240091ec 	.word	0x240091ec
 8003700:	24008988 	.word	0x24008988
 8003704:	3dcccccd 	.word	0x3dcccccd
	AGC_decay[Fast] = 0.9995f;
 8003708:	4959      	ldr	r1, [pc, #356]	; (8003870 <main+0x880>)
 800370a:	4b5a      	ldr	r3, [pc, #360]	; (8003874 <main+0x884>)
	AGC_decay[Slow] = 0.99995f;
 800370c:	4a5a      	ldr	r2, [pc, #360]	; (8003878 <main+0x888>)
	AGC_decay[Fast] = 0.9995f;
 800370e:	6019      	str	r1, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8003710:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 8003712:	4b5a      	ldr	r3, [pc, #360]	; (800387c <main+0x88c>)
 8003714:	4a5a      	ldr	r2, [pc, #360]	; (8003880 <main+0x890>)
 8003716:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 8003718:	4b5a      	ldr	r3, [pc, #360]	; (8003884 <main+0x894>)
 800371a:	4a5b      	ldr	r2, [pc, #364]	; (8003888 <main+0x898>)
 800371c:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 800371e:	4a5b      	ldr	r2, [pc, #364]	; (800388c <main+0x89c>)
 8003720:	4b5b      	ldr	r3, [pc, #364]	; (8003890 <main+0x8a0>)
 8003722:	601a      	str	r2, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8003724:	4b5b      	ldr	r3, [pc, #364]	; (8003894 <main+0x8a4>)
 8003726:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 8003728:	f7ff fb2e 	bl	8002d88 <CarrierEnable>
	TXSwitch(0);
 800372c:	4620      	mov	r0, r4
 800372e:	f7ff fac7 	bl	8002cc0 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8003732:	4b59      	ldr	r3, [pc, #356]	; (8003898 <main+0x8a8>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8003734:	221a      	movs	r2, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003736:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800373a:	4958      	ldr	r1, [pc, #352]	; (800389c <main+0x8ac>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800373c:	9203      	str	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800373e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8003742:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003744:	eddf 6a56 	vldr	s13, [pc, #344]	; 80038a0 <main+0x8b0>
	__HAL_RCC_PLL2_DISABLE();
 8003748:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	CWThreshold = 0.1;
 800374c:	4855      	ldr	r0, [pc, #340]	; (80038a4 <main+0x8b4>)
	__HAL_RCC_PLL2_DISABLE();
 800374e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003752:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8003756:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800375a:	ed9f 5b43 	vldr	d5, [pc, #268]	; 8003868 <main+0x878>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800375e:	629a      	str	r2, [r3, #40]	; 0x28
 8003760:	9a03      	ldr	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003762:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003766:	3a01      	subs	r2, #1
 8003768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800376c:	4311      	orrs	r1, r2
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800376e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003772:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003774:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003776:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 800377a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800377e:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003780:	4b49      	ldr	r3, [pc, #292]	; (80038a8 <main+0x8b8>)
	CWThreshold = 0.1;
 8003782:	f8c0 8000 	str.w	r8, [r0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003786:	edc3 7a00 	vstr	s15, [r3]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800378a:	ed87 7a00 	vstr	s14, [r7]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 800378e:	f7fe fb1d 	bl	8001dcc <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003792:	4b46      	ldr	r3, [pc, #280]	; (80038ac <main+0x8bc>)
 8003794:	2204      	movs	r2, #4
 8003796:	f8df 815c 	ldr.w	r8, [pc, #348]	; 80038f4 <main+0x904>
 800379a:	2140      	movs	r1, #64	; 0x40
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	4844      	ldr	r0, [pc, #272]	; (80038b0 <main+0x8c0>)
 80037a0:	4b44      	ldr	r3, [pc, #272]	; (80038b4 <main+0x8c4>)
 80037a2:	9601      	str	r6, [sp, #4]
 80037a4:	f00a f97a 	bl	800da9c <arm_fir_decimate_init_f32>
 80037a8:	f888 0000 	strb.w	r0, [r8]
	while(arc != ARM_MATH_SUCCESS)
 80037ac:	b100      	cbz	r0, 80037b0 <main+0x7c0>
 80037ae:	e7fe      	b.n	80037ae <main+0x7be>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80037b0:	4b41      	ldr	r3, [pc, #260]	; (80038b8 <main+0x8c8>)
 80037b2:	2204      	movs	r2, #4
 80037b4:	2140      	movs	r1, #64	; 0x40
 80037b6:	4841      	ldr	r0, [pc, #260]	; (80038bc <main+0x8cc>)
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	9601      	str	r6, [sp, #4]
 80037bc:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <main+0x8c4>)
 80037be:	f00a f96d 	bl	800da9c <arm_fir_decimate_init_f32>
 80037c2:	4604      	mov	r4, r0
 80037c4:	f888 0000 	strb.w	r0, [r8]
	while(arc != ARM_MATH_SUCCESS)
 80037c8:	bb00      	cbnz	r0, 800380c <main+0x81c>
	Load_Presets();
 80037ca:	f7fd f8bb 	bl	8000944 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 80037ce:	4628      	mov	r0, r5
 80037d0:	f7fd f99a 	bl	8000b08 <Tune_Preset>
	keyer_speed = 15;
 80037d4:	200f      	movs	r0, #15
 80037d6:	4b3a      	ldr	r3, [pc, #232]	; (80038c0 <main+0x8d0>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80037d8:	2610      	movs	r6, #16
	keyerState = IDLE;
 80037da:	4a3a      	ldr	r2, [pc, #232]	; (80038c4 <main+0x8d4>)
	keyer_speed = 15;
 80037dc:	6018      	str	r0, [r3, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80037de:	4b3a      	ldr	r3, [pc, #232]	; (80038c8 <main+0x8d8>)
	keyerState = IDLE;
 80037e0:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80037e2:	701e      	strb	r6, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 80037e4:	f7fc ff50 	bl	8000688 <loadWPM>
	keyer_mode = 1; //->  iambic
 80037e8:	4b38      	ldr	r3, [pc, #224]	; (80038cc <main+0x8dc>)
	txdelay = 10;
 80037ea:	220a      	movs	r2, #10
	keyer_swap = 0; //->  DI/DAH
 80037ec:	4938      	ldr	r1, [pc, #224]	; (80038d0 <main+0x8e0>)
	keyer_mode = 1; //->  iambic
 80037ee:	701d      	strb	r5, [r3, #0]
	txdelay = 10;
 80037f0:	4b38      	ldr	r3, [pc, #224]	; (80038d4 <main+0x8e4>)
	keyer_swap = 0; //->  DI/DAH
 80037f2:	700c      	strb	r4, [r1, #0]
	txdelay = 10;
 80037f4:	701a      	strb	r2, [r3, #0]
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 80037f6:	f7fe fdbb 	bl	8002370 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80037fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037fe:	4936      	ldr	r1, [pc, #216]	; (80038d8 <main+0x8e8>)
 8003800:	4836      	ldr	r0, [pc, #216]	; (80038dc <main+0x8ec>)
 8003802:	f001 fd45 	bl	8005290 <HAL_ADCEx_MultiModeStart_DMA>
 8003806:	b110      	cbz	r0, 800380e <main+0x81e>
    Error_Handler();
 8003808:	f7ff faf6 	bl	8002df8 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 800380c:	e7fe      	b.n	800380c <main+0x81c>
	 if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 800380e:	4834      	ldr	r0, [pc, #208]	; (80038e0 <main+0x8f0>)
 8003810:	f006 fc24 	bl	800a05c <HAL_TIM_Base_Start_IT>
 8003814:	4604      	mov	r4, r0
 8003816:	2800      	cmp	r0, #0
 8003818:	d1f6      	bne.n	8003808 <main+0x818>
	HAL_TIM_Base_Start(&htim6);
 800381a:	4832      	ldr	r0, [pc, #200]	; (80038e4 <main+0x8f4>)
 800381c:	f006 fbc6 	bl	8009fac <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 8003820:	4831      	ldr	r0, [pc, #196]	; (80038e8 <main+0x8f8>)
 8003822:	f006 fbc3 	bl	8009fac <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003826:	4621      	mov	r1, r4
 8003828:	4830      	ldr	r0, [pc, #192]	; (80038ec <main+0x8fc>)
 800382a:	f001 feab 	bl	8005584 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 800382e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003832:	4a2f      	ldr	r2, [pc, #188]	; (80038f0 <main+0x900>)
 8003834:	4621      	mov	r1, r4
 8003836:	482d      	ldr	r0, [pc, #180]	; (80038ec <main+0x8fc>)
 8003838:	9400      	str	r4, [sp, #0]
 800383a:	f001 fecf 	bl	80055dc <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 800383e:	4620      	mov	r0, r4
 8003840:	f000 fcbe 	bl	80041c0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8003844:	4631      	mov	r1, r6
 8003846:	4829      	ldr	r0, [pc, #164]	; (80038ec <main+0x8fc>)
 8003848:	f001 fe9c 	bl	8005584 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 800384c:	4623      	mov	r3, r4
 800384e:	4622      	mov	r2, r4
 8003850:	4631      	mov	r1, r6
 8003852:	4826      	ldr	r0, [pc, #152]	; (80038ec <main+0x8fc>)
 8003854:	f001 ff52 	bl	80056fc <HAL_DAC_SetValue>
		UserInput();
 8003858:	f7fe ff16 	bl	8002688 <UserInput>
		HAL_Delay(100);
 800385c:	2064      	movs	r0, #100	; 0x64
 800385e:	f000 fc97 	bl	8004190 <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 8003862:	e7f9      	b.n	8003858 <main+0x868>
 8003864:	f3af 8000 	nop.w
 8003868:	829e1bf8 	.word	0x829e1bf8
 800386c:	3feffff8 	.word	0x3feffff8
 8003870:	3f7fdf3b 	.word	0x3f7fdf3b
 8003874:	2400dda4 	.word	0x2400dda4
 8003878:	3f7ffcb9 	.word	0x3f7ffcb9
 800387c:	2400ac3c 	.word	0x2400ac3c
 8003880:	001e0002 	.word	0x001e0002
 8003884:	2400ac34 	.word	0x2400ac34
 8003888:	3949539c 	.word	0x3949539c
 800388c:	3ca3d70a 	.word	0x3ca3d70a
 8003890:	2400ee20 	.word	0x2400ee20
 8003894:	4af42400 	.word	0x4af42400
 8003898:	58024400 	.word	0x58024400
 800389c:	01012e00 	.word	0x01012e00
 80038a0:	3b800000 	.word	0x3b800000
 80038a4:	240091dc 	.word	0x240091dc
 80038a8:	240091e4 	.word	0x240091e4
 80038ac:	24006018 	.word	0x24006018
 80038b0:	240019a4 	.word	0x240019a4
 80038b4:	240000ec 	.word	0x240000ec
 80038b8:	2400ac48 	.word	0x2400ac48
 80038bc:	24009a6c 	.word	0x24009a6c
 80038c0:	240091e8 	.word	0x240091e8
 80038c4:	24003dd0 	.word	0x24003dd0
 80038c8:	24005814 	.word	0x24005814
 80038cc:	2400cda0 	.word	0x2400cda0
 80038d0:	24004f5c 	.word	0x24004f5c
 80038d4:	24003f28 	.word	0x24003f28
 80038d8:	2400e620 	.word	0x2400e620
 80038dc:	24008924 	.word	0x24008924
 80038e0:	2400e5bc 	.word	0x2400e5bc
 80038e4:	24009bd0 	.word	0x24009bd0
 80038e8:	2400cd48 	.word	0x2400cd48
 80038ec:	24003e20 	.word	0x24003e20
 80038f0:	24008120 	.word	0x24008120
 80038f4:	2400cd98 	.word	0x2400cd98

080038f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	4c14      	ldr	r4, [pc, #80]	; (800394c <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80038fc:	2102      	movs	r1, #2
{
 80038fe:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003900:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003902:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003906:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390a:	430b      	orrs	r3, r1
 800390c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003910:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003914:	400b      	ands	r3, r1
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800391a:	f001 fdbd 	bl	8005498 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800391e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003922:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8003924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003928:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800392c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003930:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003934:	9301      	str	r3, [sp, #4]
 8003936:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003938:	f000 fc42 	bl	80041c0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800393c:	f000 fc54 	bl	80041e8 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003940:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003942:	b002      	add	sp, #8
 8003944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003948:	f000 bc44 	b.w	80041d4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 800394c:	58024400 	.word	0x58024400

08003950 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003950:	4951      	ldr	r1, [pc, #324]	; (8003a98 <HAL_ADC_MspInit+0x148>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003952:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003954:	6802      	ldr	r2, [r0, #0]
{
 8003956:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hadc->Instance==ADC1)
 800395a:	428a      	cmp	r2, r1
{
 800395c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395e:	9305      	str	r3, [sp, #20]
 8003960:	9304      	str	r3, [sp, #16]
 8003962:	9308      	str	r3, [sp, #32]
 8003964:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if(hadc->Instance==ADC1)
 8003968:	d02d      	beq.n	80039c6 <HAL_ADC_MspInit+0x76>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800396a:	4b4c      	ldr	r3, [pc, #304]	; (8003a9c <HAL_ADC_MspInit+0x14c>)
 800396c:	429a      	cmp	r2, r3
 800396e:	d002      	beq.n	8003976 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003970:	b00b      	add	sp, #44	; 0x2c
 8003972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003976:	4a4a      	ldr	r2, [pc, #296]	; (8003aa0 <HAL_ADC_MspInit+0x150>)
 8003978:	6813      	ldr	r3, [r2, #0]
 800397a:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800397c:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800397e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003980:	d079      	beq.n	8003a76 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003982:	4b48      	ldr	r3, [pc, #288]	; (8003aa4 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003984:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003986:	2602      	movs	r6, #2
 8003988:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800398a:	f8d3 40e0 	ldr.w	r4, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800398e:	a904      	add	r1, sp, #16
 8003990:	4845      	ldr	r0, [pc, #276]	; (8003aa8 <HAL_ADC_MspInit+0x158>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003992:	f044 0402 	orr.w	r4, r4, #2
 8003996:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 800399a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399e:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	9303      	str	r3, [sp, #12]
 80039a6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ac:	f003 fa94 	bl	8006ed8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80039b0:	462a      	mov	r2, r5
 80039b2:	4629      	mov	r1, r5
 80039b4:	2012      	movs	r0, #18
 80039b6:	f001 fd6f 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80039ba:	2012      	movs	r0, #18
 80039bc:	f001 fda6 	bl	800550c <HAL_NVIC_EnableIRQ>
}
 80039c0:	b00b      	add	sp, #44	; 0x2c
 80039c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80039c6:	4a36      	ldr	r2, [pc, #216]	; (8003aa0 <HAL_ADC_MspInit+0x150>)
 80039c8:	4604      	mov	r4, r0
 80039ca:	6813      	ldr	r3, [r2, #0]
 80039cc:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80039ce:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80039d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80039d2:	d042      	beq.n	8003a5a <HAL_ADC_MspInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d4:	4b33      	ldr	r3, [pc, #204]	; (8003aa4 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d6:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039d8:	f04f 0802 	mov.w	r8, #2
 80039dc:	f04f 0903 	mov.w	r9, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e4:	a904      	add	r1, sp, #16
 80039e6:	4830      	ldr	r0, [pc, #192]	; (8003aa8 <HAL_ADC_MspInit+0x158>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039e8:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ec:	f042 0202 	orr.w	r2, r2, #2
    hdma_adc1.Instance = DMA1_Stream0;
 80039f0:	4d2e      	ldr	r5, [pc, #184]	; (8003aac <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039fa:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	9301      	str	r3, [sp, #4]
 8003a02:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a04:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a08:	f003 fa66 	bl	8006ed8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8003a0c:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <HAL_ADC_MspInit+0x160>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003a0e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003a12:	f04f 0c09 	mov.w	ip, #9
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003a1a:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Stream0;
 8003a1e:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003a24:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003a26:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a28:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a2a:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a2c:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003a2e:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a32:	e9c5 7105 	strd	r7, r1, [r5, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003a36:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003a3a:	f002 f87d 	bl	8005b38 <HAL_DMA_Init>
 8003a3e:	bb40      	cbnz	r0, 8003a92 <HAL_ADC_MspInit+0x142>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003a40:	2200      	movs	r2, #0
 8003a42:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a44:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003a46:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a48:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003a4a:	f001 fd25 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003a4e:	2012      	movs	r0, #18
 8003a50:	f001 fd5c 	bl	800550c <HAL_NVIC_EnableIRQ>
}
 8003a54:	b00b      	add	sp, #44	; 0x2c
 8003a56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003a5a:	4b12      	ldr	r3, [pc, #72]	; (8003aa4 <HAL_ADC_MspInit+0x154>)
 8003a5c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003a60:	f042 0220 	orr.w	r2, r2, #32
 8003a64:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	9b00      	ldr	r3, [sp, #0]
 8003a74:	e7ae      	b.n	80039d4 <HAL_ADC_MspInit+0x84>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003a76:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_ADC_MspInit+0x154>)
 8003a78:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003a7c:	f042 0220 	orr.w	r2, r2, #32
 8003a80:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003a84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003a88:	f003 0320 	and.w	r3, r3, #32
 8003a8c:	9302      	str	r3, [sp, #8]
 8003a8e:	9b02      	ldr	r3, [sp, #8]
 8003a90:	e777      	b.n	8003982 <HAL_ADC_MspInit+0x32>
      Error_Handler();
 8003a92:	f7ff f9b1 	bl	8002df8 <Error_Handler>
 8003a96:	e7d3      	b.n	8003a40 <HAL_ADC_MspInit+0xf0>
 8003a98:	40022000 	.word	0x40022000
 8003a9c:	40022100 	.word	0x40022100
 8003aa0:	24000668 	.word	0x24000668
 8003aa4:	58024400 	.word	0x58024400
 8003aa8:	58020400 	.word	0x58020400
 8003aac:	240099f0 	.word	0x240099f0
 8003ab0:	40020010 	.word	0x40020010

08003ab4 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8003ab4:	4b30      	ldr	r3, [pc, #192]	; (8003b78 <HAL_DAC_MspInit+0xc4>)
 8003ab6:	6802      	ldr	r2, [r0, #0]
{
 8003ab8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hdac->Instance==DAC1)
 8003abc:	429a      	cmp	r2, r3
{
 8003abe:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f04f 0400 	mov.w	r4, #0
 8003ac4:	9403      	str	r4, [sp, #12]
 8003ac6:	9402      	str	r4, [sp, #8]
 8003ac8:	9406      	str	r4, [sp, #24]
 8003aca:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hdac->Instance==DAC1)
 8003ace:	d002      	beq.n	8003ad6 <HAL_DAC_MspInit+0x22>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003ad0:	b009      	add	sp, #36	; 0x24
 8003ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003ad6:	4b29      	ldr	r3, [pc, #164]	; (8003b7c <HAL_DAC_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003ad8:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003adc:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae0:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003ae2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003ae6:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae8:	4825      	ldr	r0, [pc, #148]	; (8003b80 <HAL_DAC_MspInit+0xcc>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003aea:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003aee:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003af2:	4e24      	ldr	r6, [pc, #144]	; (8003b84 <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003af4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003af8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003afc:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003b00:	9200      	str	r2, [sp, #0]
 8003b02:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003b08:	f042 0201 	orr.w	r2, r2, #1
 8003b0c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b14:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	9301      	str	r3, [sp, #4]
 8003b1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003b1e:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b22:	f003 f9d9 	bl	8006ed8 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003b26:	4b18      	ldr	r3, [pc, #96]	; (8003b88 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b28:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8003b2a:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003b36:	6033      	str	r3, [r6, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003b38:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b3c:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003b3e:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b40:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b42:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003b46:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b48:	e9c6 7104 	strd	r7, r1, [r6, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003b4c:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003b50:	f001 fff2 	bl	8005b38 <HAL_DMA_Init>
 8003b54:	b960      	cbnz	r0, 8003b70 <HAL_DAC_MspInit+0xbc>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003b56:	2200      	movs	r2, #0
 8003b58:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003b5a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003b5c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003b5e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003b60:	f001 fc9a 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b64:	2036      	movs	r0, #54	; 0x36
 8003b66:	f001 fcd1 	bl	800550c <HAL_NVIC_EnableIRQ>
}
 8003b6a:	b009      	add	sp, #36	; 0x24
 8003b6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 8003b70:	f7ff f942 	bl	8002df8 <Error_Handler>
 8003b74:	e7ef      	b.n	8003b56 <HAL_DAC_MspInit+0xa2>
 8003b76:	bf00      	nop
 8003b78:	40007400 	.word	0x40007400
 8003b7c:	58024400 	.word	0x58024400
 8003b80:	58020000 	.word	0x58020000
 8003b84:	2400576c 	.word	0x2400576c
 8003b88:	40020028 	.word	0x40020028

08003b8c <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8003b8c:	4a1b      	ldr	r2, [pc, #108]	; (8003bfc <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b8e:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8003b90:	6801      	ldr	r1, [r0, #0]
{
 8003b92:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlptim->Instance==LPTIM2)
 8003b94:	4291      	cmp	r1, r2
{
 8003b96:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b98:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003b9c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003ba0:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 8003ba2:	d001      	beq.n	8003ba8 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8003ba4:	b009      	add	sp, #36	; 0x24
 8003ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003ba8:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003baa:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003bac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003bb0:	2502      	movs	r5, #2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003bb2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb6:	a902      	add	r1, sp, #8
 8003bb8:	4812      	ldr	r0, [pc, #72]	; (8003c04 <HAL_LPTIM_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003bba:	2700      	movs	r7, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003bc4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003bc8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003bcc:	9200      	str	r2, [sp, #0]
 8003bce:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003bd4:	f042 0202 	orr.w	r2, r2, #2
 8003bd8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003be0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003be2:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	9301      	str	r3, [sp, #4]
 8003bea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003bec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003bf0:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bf4:	f003 f970 	bl	8006ed8 <HAL_GPIO_Init>
}
 8003bf8:	b009      	add	sp, #36	; 0x24
 8003bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bfc:	58002400 	.word	0x58002400
 8003c00:	58024400 	.word	0x58024400
 8003c04:	58020400 	.word	0x58020400

08003c08 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8003c08:	6803      	ldr	r3, [r0, #0]
 8003c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8003c0e:	b510      	push	{r4, lr}
 8003c10:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 8003c12:	d007      	beq.n	8003c24 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8003c14:	4a27      	ldr	r2, [pc, #156]	; (8003cb4 <HAL_TIM_Base_MspInit+0xac>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d01c      	beq.n	8003c54 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8003c1a:	4a27      	ldr	r2, [pc, #156]	; (8003cb8 <HAL_TIM_Base_MspInit+0xb0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d031      	beq.n	8003c84 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003c20:	b004      	add	sp, #16
 8003c22:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c24:	4b25      	ldr	r3, [pc, #148]	; (8003cbc <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8003c26:	2200      	movs	r2, #0
 8003c28:	2104      	movs	r1, #4
 8003c2a:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c2c:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003c30:	f044 0401 	orr.w	r4, r4, #1
 8003c34:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003c38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	9301      	str	r3, [sp, #4]
 8003c42:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8003c44:	f001 fc28 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003c48:	201c      	movs	r0, #28
}
 8003c4a:	b004      	add	sp, #16
 8003c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c50:	f001 bc5c 	b.w	800550c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c54:	4b19      	ldr	r3, [pc, #100]	; (8003cbc <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003c56:	2200      	movs	r2, #0
 8003c58:	2101      	movs	r1, #1
 8003c5a:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c5c:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003c60:	f044 0410 	orr.w	r4, r4, #16
 8003c64:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003c68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	9302      	str	r3, [sp, #8]
 8003c72:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003c74:	f001 fc10 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c78:	2036      	movs	r0, #54	; 0x36
}
 8003c7a:	b004      	add	sp, #16
 8003c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c80:	f001 bc44 	b.w	800550c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c84:	4b0d      	ldr	r3, [pc, #52]	; (8003cbc <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003c86:	2200      	movs	r2, #0
 8003c88:	2101      	movs	r1, #1
 8003c8a:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c8c:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003c90:	f044 0420 	orr.w	r4, r4, #32
 8003c94:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003c98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c9c:	f003 0320 	and.w	r3, r3, #32
 8003ca0:	9303      	str	r3, [sp, #12]
 8003ca2:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003ca4:	f001 fbf8 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003ca8:	2037      	movs	r0, #55	; 0x37
}
 8003caa:	b004      	add	sp, #16
 8003cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003cb0:	f001 bc2c 	b.w	800550c <HAL_NVIC_EnableIRQ>
 8003cb4:	40001000 	.word	0x40001000
 8003cb8:	40001400 	.word	0x40001400
 8003cbc:	58024400 	.word	0x58024400

08003cc0 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8003cc0:	4a1b      	ldr	r2, [pc, #108]	; (8003d30 <HAL_TIM_Encoder_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc2:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8003cc4:	6801      	ldr	r1, [r0, #0]
{
 8003cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_encoder->Instance==TIM4)
 8003cc8:	4291      	cmp	r1, r2
{
 8003cca:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ccc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003cd0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003cd4:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8003cd6:	d001      	beq.n	8003cdc <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003cd8:	b009      	add	sp, #36	; 0x24
 8003cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cdc:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <HAL_TIM_Encoder_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003cde:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003ce0:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8003ce4:	2502      	movs	r5, #2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ce6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cea:	a902      	add	r1, sp, #8
 8003cec:	4812      	ldr	r0, [pc, #72]	; (8003d38 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003cee:	2700      	movs	r7, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cf0:	f042 0204 	orr.w	r2, r2, #4
 8003cf4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003cf8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003cfc:	f002 0204 	and.w	r2, r2, #4
 8003d00:	9200      	str	r2, [sp, #0]
 8003d02:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003d08:	f042 0208 	orr.w	r2, r2, #8
 8003d0c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003d14:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003d16:	2601      	movs	r6, #1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	9301      	str	r3, [sp, #4]
 8003d1e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003d20:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003d24:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d28:	f003 f8d6 	bl	8006ed8 <HAL_GPIO_Init>
}
 8003d2c:	b009      	add	sp, #36	; 0x24
 8003d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d30:	40000800 	.word	0x40000800
 8003d34:	58024400 	.word	0x58024400
 8003d38:	58020c00 	.word	0x58020c00

08003d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d40:	2400      	movs	r4, #0
{
 8003d42:	b0b8      	sub	sp, #224	; 0xe0
 8003d44:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d46:	22bc      	movs	r2, #188	; 0xbc
 8003d48:	4621      	mov	r1, r4
 8003d4a:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d4c:	9408      	str	r4, [sp, #32]
 8003d4e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003d52:	e9cd 4406 	strd	r4, r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d56:	f00a fc3d 	bl	800e5d4 <memset>
  if(huart->Instance==USART3)
 8003d5a:	682a      	ldr	r2, [r5, #0]
 8003d5c:	4b2f      	ldr	r3, [pc, #188]	; (8003e1c <HAL_UART_MspInit+0xe0>)
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d002      	beq.n	8003d68 <HAL_UART_MspInit+0x2c>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003d62:	b038      	add	sp, #224	; 0xe0
 8003d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003d68:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d6a:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003d6c:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003d6e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d70:	f004 ff80 	bl	8008c74 <HAL_RCCEx_PeriphCLKConfig>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	d14d      	bne.n	8003e14 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d78:	4b29      	ldr	r3, [pc, #164]	; (8003e20 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003d7a:	2400      	movs	r4, #0
 8003d7c:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d7e:	f04f 0807 	mov.w	r8, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d82:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003d86:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8003d8a:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d8c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d8e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d92:	4824      	ldr	r0, [pc, #144]	; (8003e24 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d94:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003d98:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003d9c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003da0:	9201      	str	r2, [sp, #4]
 8003da2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003da8:	f042 0202 	orr.w	r2, r2, #2
 8003dac:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003db0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003db4:	f002 0202 	and.w	r2, r2, #2
 8003db8:	9202      	str	r2, [sp, #8]
 8003dba:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dbc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003dc0:	f042 0208 	orr.w	r2, r2, #8
 8003dc4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003dcc:	f8cd 8020 	str.w	r8, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	9303      	str	r3, [sp, #12]
 8003dd6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003dd8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003ddc:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de0:	f003 f87a 	bl	8006ed8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003de4:	2302      	movs	r3, #2
 8003de6:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dea:	a904      	add	r1, sp, #16
 8003dec:	480e      	ldr	r0, [pc, #56]	; (8003e28 <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003dee:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003df2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003df6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dfa:	f003 f86d 	bl	8006ed8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2101      	movs	r1, #1
 8003e02:	2027      	movs	r0, #39	; 0x27
 8003e04:	f001 fb48 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e08:	2027      	movs	r0, #39	; 0x27
 8003e0a:	f001 fb7f 	bl	800550c <HAL_NVIC_EnableIRQ>
}
 8003e0e:	b038      	add	sp, #224	; 0xe0
 8003e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8003e14:	f7fe fff0 	bl	8002df8 <Error_Handler>
 8003e18:	e7ae      	b.n	8003d78 <HAL_UART_MspInit+0x3c>
 8003e1a:	bf00      	nop
 8003e1c:	40004800 	.word	0x40004800
 8003e20:	58024400 	.word	0x58024400
 8003e24:	58020400 	.word	0x58020400
 8003e28:	58020c00 	.word	0x58020c00

08003e2c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop

08003e30 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e30:	e7fe      	b.n	8003e30 <HardFault_Handler>
 8003e32:	bf00      	nop

08003e34 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e34:	e7fe      	b.n	8003e34 <MemManage_Handler>
 8003e36:	bf00      	nop

08003e38 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e38:	e7fe      	b.n	8003e38 <BusFault_Handler>
 8003e3a:	bf00      	nop

08003e3c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e3c:	e7fe      	b.n	8003e3c <UsageFault_Handler>
 8003e3e:	bf00      	nop

08003e40 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8003e40:	f000 b93c 	b.w	80040bc <ADC3_IRQHandler>

08003e44 <DebugMon_Handler>:
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop

08003e48 <PendSV_Handler>:
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop

08003e4c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e4c:	f000 b98e 	b.w	800416c <HAL_IncTick>

08003e50 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e50:	4801      	ldr	r0, [pc, #4]	; (8003e58 <DMA1_Stream0_IRQHandler+0x8>)
 8003e52:	f002 bce3 	b.w	800681c <HAL_DMA_IRQHandler>
 8003e56:	bf00      	nop
 8003e58:	240099f0 	.word	0x240099f0

08003e5c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003e5c:	4801      	ldr	r0, [pc, #4]	; (8003e64 <DMA1_Stream1_IRQHandler+0x8>)
 8003e5e:	f002 bcdd 	b.w	800681c <HAL_DMA_IRQHandler>
 8003e62:	bf00      	nop
 8003e64:	2400576c 	.word	0x2400576c

08003e68 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003e68:	4804      	ldr	r0, [pc, #16]	; (8003e7c <ADC_IRQHandler+0x14>)
{
 8003e6a:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8003e6c:	f000 f9de 	bl	800422c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003e70:	4803      	ldr	r0, [pc, #12]	; (8003e80 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003e72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8003e76:	f000 b9d9 	b.w	800422c <HAL_ADC_IRQHandler>
 8003e7a:	bf00      	nop
 8003e7c:	24008924 	.word	0x24008924
 8003e80:	24003ec4 	.word	0x24003ec4

08003e84 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e84:	4801      	ldr	r0, [pc, #4]	; (8003e8c <TIM2_IRQHandler+0x8>)
 8003e86:	f006 bb59 	b.w	800a53c <HAL_TIM_IRQHandler>
 8003e8a:	bf00      	nop
 8003e8c:	2400cd48 	.word	0x2400cd48

08003e90 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003e90:	4801      	ldr	r0, [pc, #4]	; (8003e98 <USART3_IRQHandler+0x8>)
 8003e92:	f006 bc7d 	b.w	800a790 <HAL_UART_IRQHandler>
 8003e96:	bf00      	nop
 8003e98:	24003e34 	.word	0x24003e34

08003e9c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8003e9c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003ea0:	f003 b95e 	b.w	8007160 <HAL_GPIO_EXTI_IRQHandler>

08003ea4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8003ea4:	4804      	ldr	r0, [pc, #16]	; (8003eb8 <TIM6_DAC_IRQHandler+0x14>)
{
 8003ea6:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8003ea8:	f001 fc5e 	bl	8005768 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003eac:	4803      	ldr	r0, [pc, #12]	; (8003ebc <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003eae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8003eb2:	f006 bb43 	b.w	800a53c <HAL_TIM_IRQHandler>
 8003eb6:	bf00      	nop
 8003eb8:	24003e20 	.word	0x24003e20
 8003ebc:	24009bd0 	.word	0x24009bd0

08003ec0 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ec0:	4801      	ldr	r0, [pc, #4]	; (8003ec8 <TIM7_IRQHandler+0x8>)
 8003ec2:	f006 bb3b 	b.w	800a53c <HAL_TIM_IRQHandler>
 8003ec6:	bf00      	nop
 8003ec8:	2400e5bc 	.word	0x2400e5bc

08003ecc <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003ecc:	4801      	ldr	r0, [pc, #4]	; (8003ed4 <OTG_FS_IRQHandler+0x8>)
 8003ece:	f003 ba81 	b.w	80073d4 <HAL_PCD_IRQHandler>
 8003ed2:	bf00      	nop
 8003ed4:	24010700 	.word	0x24010700

08003ed8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003ed8:	2001      	movs	r0, #1
 8003eda:	4770      	bx	lr

08003edc <_kill>:

int _kill(int pid, int sig)
{
 8003edc:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003ede:	f00a fb41 	bl	800e564 <__errno>
 8003ee2:	2216      	movs	r2, #22
 8003ee4:	4603      	mov	r3, r0
	return -1;
}
 8003ee6:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8003eea:	601a      	str	r2, [r3, #0]
}
 8003eec:	bd08      	pop	{r3, pc}
 8003eee:	bf00      	nop

08003ef0 <_exit>:

void _exit (int status)
{
 8003ef0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003ef2:	f00a fb37 	bl	800e564 <__errno>
 8003ef6:	2316      	movs	r3, #22
 8003ef8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003efa:	e7fe      	b.n	8003efa <_exit+0xa>

08003efc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003efc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003efe:	1e16      	subs	r6, r2, #0
 8003f00:	dd07      	ble.n	8003f12 <_read+0x16>
 8003f02:	460c      	mov	r4, r1
 8003f04:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003f06:	f3af 8000 	nop.w
 8003f0a:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f0e:	42a5      	cmp	r5, r4
 8003f10:	d1f9      	bne.n	8003f06 <_read+0xa>
	}

return len;
}
 8003f12:	4630      	mov	r0, r6
 8003f14:	bd70      	pop	{r4, r5, r6, pc}
 8003f16:	bf00      	nop

08003f18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f18:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f1a:	1e16      	subs	r6, r2, #0
 8003f1c:	dd07      	ble.n	8003f2e <_write+0x16>
 8003f1e:	460c      	mov	r4, r1
 8003f20:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003f22:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003f26:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f2a:	42ac      	cmp	r4, r5
 8003f2c:	d1f9      	bne.n	8003f22 <_write+0xa>
	}
	return len;
}
 8003f2e:	4630      	mov	r0, r6
 8003f30:	bd70      	pop	{r4, r5, r6, pc}
 8003f32:	bf00      	nop

08003f34 <_close>:

int _close(int file)
{
	return -1;
}
 8003f34:	f04f 30ff 	mov.w	r0, #4294967295
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop

08003f3c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003f3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8003f40:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003f42:	604b      	str	r3, [r1, #4]
}
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop

08003f48 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003f48:	2001      	movs	r0, #1
 8003f4a:	4770      	bx	lr

08003f4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	4770      	bx	lr

08003f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f50:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f52:	4c0d      	ldr	r4, [pc, #52]	; (8003f88 <_sbrk+0x38>)
{
 8003f54:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f56:	490d      	ldr	r1, [pc, #52]	; (8003f8c <_sbrk+0x3c>)
 8003f58:	480d      	ldr	r0, [pc, #52]	; (8003f90 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8003f5a:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f5c:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 8003f5e:	b12a      	cbz	r2, 8003f6c <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f60:	4413      	add	r3, r2
 8003f62:	428b      	cmp	r3, r1
 8003f64:	d808      	bhi.n	8003f78 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003f66:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8003f68:	6023      	str	r3, [r4, #0]
}
 8003f6a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003f6c:	4809      	ldr	r0, [pc, #36]	; (8003f94 <_sbrk+0x44>)
 8003f6e:	4602      	mov	r2, r0
 8003f70:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003f72:	4413      	add	r3, r2
 8003f74:	428b      	cmp	r3, r1
 8003f76:	d9f6      	bls.n	8003f66 <_sbrk+0x16>
    errno = ENOMEM;
 8003f78:	f00a faf4 	bl	800e564 <__errno>
 8003f7c:	230c      	movs	r3, #12
    return (void *)-1;
 8003f7e:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8003f82:	6003      	str	r3, [r0, #0]
}
 8003f84:	4610      	mov	r0, r2
 8003f86:	bd10      	pop	{r4, pc}
 8003f88:	2400066c 	.word	0x2400066c
 8003f8c:	24080000 	.word	0x24080000
 8003f90:	00000400 	.word	0x00000400
 8003f94:	24010b18 	.word	0x24010b18

08003f98 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f98:	4929      	ldr	r1, [pc, #164]	; (8004040 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003f9a:	4a2a      	ldr	r2, [pc, #168]	; (8004044 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f9c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8003fa4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003faa:	6813      	ldr	r3, [r2, #0]
 8003fac:	f003 030f 	and.w	r3, r3, #15
 8003fb0:	2b06      	cmp	r3, #6
 8003fb2:	d805      	bhi.n	8003fc0 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003fb4:	6813      	ldr	r3, [r2, #0]
 8003fb6:	f023 030f 	bic.w	r3, r3, #15
 8003fba:	f043 0307 	orr.w	r3, r3, #7
 8003fbe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003fc0:	4b21      	ldr	r3, [pc, #132]	; (8004048 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003fc2:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003fc4:	4a21      	ldr	r2, [pc, #132]	; (800404c <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8003fc6:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003fc8:	481e      	ldr	r0, [pc, #120]	; (8004044 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8003fca:	f041 0101 	orr.w	r1, r1, #1
 8003fce:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003fd0:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8003fd2:	6819      	ldr	r1, [r3, #0]
 8003fd4:	400a      	ands	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003fd8:	6803      	ldr	r3, [r0, #0]
 8003fda:	071b      	lsls	r3, r3, #28
 8003fdc:	d505      	bpl.n	8003fea <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003fde:	6803      	ldr	r3, [r0, #0]
 8003fe0:	f023 030f 	bic.w	r3, r3, #15
 8003fe4:	f043 0307 	orr.w	r3, r3, #7
 8003fe8:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003fea:	4b17      	ldr	r3, [pc, #92]	; (8004048 <SystemInit+0xb0>)
 8003fec:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003fee:	4918      	ldr	r1, [pc, #96]	; (8004050 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8003ff0:	4c18      	ldr	r4, [pc, #96]	; (8004054 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8003ff2:	4819      	ldr	r0, [pc, #100]	; (8004058 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8003ff4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8003ff6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8003ff8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003ffa:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8003ffc:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003ffe:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004000:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004002:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004004:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004006:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004008:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800400a:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800400c:	4c13      	ldr	r4, [pc, #76]	; (800405c <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 800400e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004012:	4913      	ldr	r1, [pc, #76]	; (8004060 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8004014:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8004016:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	4019      	ands	r1, r3
 800401c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004020:	d202      	bcs.n	8004028 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004022:	4b10      	ldr	r3, [pc, #64]	; (8004064 <SystemInit+0xcc>)
 8004024:	2201      	movs	r2, #1
 8004026:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004028:	490f      	ldr	r1, [pc, #60]	; (8004068 <SystemInit+0xd0>)
 800402a:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800402e:	4b04      	ldr	r3, [pc, #16]	; (8004040 <SystemInit+0xa8>)
 8004030:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004034:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004036:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800403a:	609a      	str	r2, [r3, #8]
}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000ed00 	.word	0xe000ed00
 8004044:	52002000 	.word	0x52002000
 8004048:	58024400 	.word	0x58024400
 800404c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004050:	01010280 	.word	0x01010280
 8004054:	02020200 	.word	0x02020200
 8004058:	01ff0000 	.word	0x01ff0000
 800405c:	5c001000 	.word	0x5c001000
 8004060:	ffff0000 	.word	0xffff0000
 8004064:	51008108 	.word	0x51008108
 8004068:	52004000 	.word	0x52004000

0800406c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800406c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040a4 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004070:	f7ff ff92 	bl	8003f98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004074:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004076:	e003      	b.n	8004080 <LoopCopyDataInit>

08004078 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004078:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800407a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800407c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800407e:	3104      	adds	r1, #4

08004080 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004080:	480a      	ldr	r0, [pc, #40]	; (80040ac <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8004082:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8004084:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004086:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004088:	d3f6      	bcc.n	8004078 <CopyDataInit>
  ldr  r2, =_sbss
 800408a:	4a0a      	ldr	r2, [pc, #40]	; (80040b4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 800408c:	e002      	b.n	8004094 <LoopFillZerobss>

0800408e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800408e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004090:	f842 3b04 	str.w	r3, [r2], #4

08004094 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004094:	4b08      	ldr	r3, [pc, #32]	; (80040b8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8004096:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004098:	d3f9      	bcc.n	800408e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800409a:	f00a fa69 	bl	800e570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800409e:	f7fe ffa7 	bl	8002ff0 <main>
  bx  lr    
 80040a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040a4:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80040a8:	0801cc18 	.word	0x0801cc18
  ldr  r0, =_sdata
 80040ac:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80040b0:	2400054c 	.word	0x2400054c
  ldr  r2, =_sbss
 80040b4:	24000560 	.word	0x24000560
  ldr  r3, = _ebss
 80040b8:	24010b18 	.word	0x24010b18

080040bc <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040bc:	e7fe      	b.n	80040bc <ADC3_IRQHandler>
	...

080040c0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80040c0:	4b0f      	ldr	r3, [pc, #60]	; (8004100 <HAL_InitTick+0x40>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	b90b      	cbnz	r3, 80040ca <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80040c6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80040c8:	4770      	bx	lr
{
 80040ca:	b510      	push	{r4, lr}
 80040cc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80040ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80040d2:	4a0c      	ldr	r2, [pc, #48]	; (8004104 <HAL_InitTick+0x44>)
 80040d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d8:	6810      	ldr	r0, [r2, #0]
 80040da:	fbb0 f0f3 	udiv	r0, r0, r3
 80040de:	f001 fa23 	bl	8005528 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040e2:	2c0f      	cmp	r4, #15
 80040e4:	d800      	bhi.n	80040e8 <HAL_InitTick+0x28>
 80040e6:	b108      	cbz	r0, 80040ec <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80040e8:	2001      	movs	r0, #1
}
 80040ea:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040ec:	2200      	movs	r2, #0
 80040ee:	4621      	mov	r1, r4
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	f001 f9d0 	bl	8005498 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040f8:	4b03      	ldr	r3, [pc, #12]	; (8004108 <HAL_InitTick+0x48>)
 80040fa:	2000      	movs	r0, #0
 80040fc:	601c      	str	r4, [r3, #0]
}
 80040fe:	bd10      	pop	{r4, pc}
 8004100:	240001f4 	.word	0x240001f4
 8004104:	240001ec 	.word	0x240001ec
 8004108:	240001f8 	.word	0x240001f8

0800410c <HAL_Init>:
{
 800410c:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800410e:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004110:	4c12      	ldr	r4, [pc, #72]	; (800415c <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004112:	f001 f9ad 	bl	8005470 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004116:	4d12      	ldr	r5, [pc, #72]	; (8004160 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004118:	f004 fa1a 	bl	8008550 <HAL_RCC_GetSysClockFreq>
 800411c:	4b11      	ldr	r3, [pc, #68]	; (8004164 <HAL_Init+0x58>)
 800411e:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004120:	2000      	movs	r0, #0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004122:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004124:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004126:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800412a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800412e:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004130:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004132:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 8004136:	4c0c      	ldr	r4, [pc, #48]	; (8004168 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004138:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800413c:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8004142:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004144:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004146:	f7ff ffbb 	bl	80040c0 <HAL_InitTick>
 800414a:	b110      	cbz	r0, 8004152 <HAL_Init+0x46>
    return HAL_ERROR;
 800414c:	2401      	movs	r4, #1
}
 800414e:	4620      	mov	r0, r4
 8004150:	bd38      	pop	{r3, r4, r5, pc}
 8004152:	4604      	mov	r4, r0
  HAL_MspInit();
 8004154:	f7ff fbd0 	bl	80038f8 <HAL_MspInit>
}
 8004158:	4620      	mov	r0, r4
 800415a:	bd38      	pop	{r3, r4, r5, pc}
 800415c:	08018664 	.word	0x08018664
 8004160:	240001f0 	.word	0x240001f0
 8004164:	58024400 	.word	0x58024400
 8004168:	240001ec 	.word	0x240001ec

0800416c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800416c:	4a03      	ldr	r2, [pc, #12]	; (800417c <HAL_IncTick+0x10>)
 800416e:	4b04      	ldr	r3, [pc, #16]	; (8004180 <HAL_IncTick+0x14>)
 8004170:	6811      	ldr	r1, [r2, #0]
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	440b      	add	r3, r1
 8004176:	6013      	str	r3, [r2, #0]
}
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	24005808 	.word	0x24005808
 8004180:	240001f4 	.word	0x240001f4

08004184 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004184:	4b01      	ldr	r3, [pc, #4]	; (800418c <HAL_GetTick+0x8>)
 8004186:	6818      	ldr	r0, [r3, #0]
}
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	24005808 	.word	0x24005808

08004190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004190:	b538      	push	{r3, r4, r5, lr}
 8004192:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004194:	f7ff fff6 	bl	8004184 <HAL_GetTick>
 8004198:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800419a:	1c63      	adds	r3, r4, #1
 800419c:	d002      	beq.n	80041a4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800419e:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <HAL_Delay+0x20>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041a4:	f7ff ffee 	bl	8004184 <HAL_GetTick>
 80041a8:	1b43      	subs	r3, r0, r5
 80041aa:	42a3      	cmp	r3, r4
 80041ac:	d3fa      	bcc.n	80041a4 <HAL_Delay+0x14>
  {
  }
}
 80041ae:	bd38      	pop	{r3, r4, r5, pc}
 80041b0:	240001f4 	.word	0x240001f4

080041b4 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80041b4:	4b01      	ldr	r3, [pc, #4]	; (80041bc <HAL_GetREVID+0x8>)
 80041b6:	6818      	ldr	r0, [r3, #0]
}
 80041b8:	0c00      	lsrs	r0, r0, #16
 80041ba:	4770      	bx	lr
 80041bc:	5c001000 	.word	0x5c001000

080041c0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80041c0:	4a03      	ldr	r2, [pc, #12]	; (80041d0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 80041c2:	6813      	ldr	r3, [r2, #0]
 80041c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c8:	4318      	orrs	r0, r3
 80041ca:	6010      	str	r0, [r2, #0]
}
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	58003c00 	.word	0x58003c00

080041d4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80041d4:	4a03      	ldr	r2, [pc, #12]	; (80041e4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 80041d6:	6813      	ldr	r3, [r2, #0]
 80041d8:	f023 0302 	bic.w	r3, r3, #2
 80041dc:	4318      	orrs	r0, r3
 80041de:	6010      	str	r0, [r2, #0]
}
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	58003c00 	.word	0x58003c00

080041e8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80041e8:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80041ea:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 80041ec:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80041ee:	461d      	mov	r5, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80041f0:	f042 0201 	orr.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80041f6:	f7ff ffc5 	bl	8004184 <HAL_GetTick>
 80041fa:	4604      	mov	r4, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80041fc:	e004      	b.n	8004208 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80041fe:	f7ff ffc1 	bl	8004184 <HAL_GetTick>
 8004202:	1b00      	subs	r0, r0, r4
 8004204:	280a      	cmp	r0, #10
 8004206:	d804      	bhi.n	8004212 <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8004208:	682b      	ldr	r3, [r5, #0]
 800420a:	071b      	lsls	r3, r3, #28
 800420c:	d5f7      	bpl.n	80041fe <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800420e:	2000      	movs	r0, #0
}
 8004210:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8004212:	2003      	movs	r0, #3
}
 8004214:	bd38      	pop	{r3, r4, r5, pc}
 8004216:	bf00      	nop
 8004218:	58003c00 	.word	0x58003c00

0800421c <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800421c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800421e:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004220:	f7fe f84a 	bl	80022b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004224:	bd08      	pop	{r3, pc}
 8004226:	bf00      	nop

08004228 <HAL_ADC_ErrorCallback>:
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop

0800422c <HAL_ADC_IRQHandler>:
{
 800422c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800422e:	4a9a      	ldr	r2, [pc, #616]	; (8004498 <HAL_ADC_IRQHandler+0x26c>)
{
 8004230:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004232:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004234:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004236:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004238:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800423a:	f000 8095 	beq.w	8004368 <HAL_ADC_IRQHandler+0x13c>
 800423e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004242:	4293      	cmp	r3, r2
 8004244:	f000 8090 	beq.w	8004368 <HAL_ADC_IRQHandler+0x13c>
 8004248:	4a94      	ldr	r2, [pc, #592]	; (800449c <HAL_ADC_IRQHandler+0x270>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800424a:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800424c:	07a9      	lsls	r1, r5, #30
 800424e:	f007 071f 	and.w	r7, r7, #31
 8004252:	d502      	bpl.n	800425a <HAL_ADC_IRQHandler+0x2e>
 8004254:	07b2      	lsls	r2, r6, #30
 8004256:	f100 80a9 	bmi.w	80043ac <HAL_ADC_IRQHandler+0x180>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800425a:	0769      	lsls	r1, r5, #29
 800425c:	d579      	bpl.n	8004352 <HAL_ADC_IRQHandler+0x126>
 800425e:	0772      	lsls	r2, r6, #29
 8004260:	d577      	bpl.n	8004352 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004262:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004264:	06d2      	lsls	r2, r2, #27
 8004266:	d403      	bmi.n	8004270 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004268:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800426a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800426e:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004276:	d11c      	bne.n	80042b2 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004278:	4a89      	ldr	r2, [pc, #548]	; (80044a0 <HAL_ADC_IRQHandler+0x274>)
 800427a:	4293      	cmp	r3, r2
 800427c:	f000 80e7 	beq.w	800444e <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004280:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004282:	0490      	lsls	r0, r2, #18
 8004284:	d415      	bmi.n	80042b2 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	0711      	lsls	r1, r2, #28
 800428a:	d512      	bpl.n	80042b2 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800428c:	689a      	ldr	r2, [r3, #8]
 800428e:	0752      	lsls	r2, r2, #29
 8004290:	f100 80ed 	bmi.w	800446e <HAL_ADC_IRQHandler+0x242>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	f022 020c 	bic.w	r2, r2, #12
 800429a:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800429c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800429e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042a2:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80042a4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80042a6:	04db      	lsls	r3, r3, #19
 80042a8:	d403      	bmi.n	80042b2 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80042aa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80042ac:	f043 0301 	orr.w	r3, r3, #1
 80042b0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80042b2:	4620      	mov	r0, r4
 80042b4:	f7fd ffe2 	bl	800227c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	220c      	movs	r2, #12
 80042bc:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80042be:	06a8      	lsls	r0, r5, #26
 80042c0:	d54d      	bpl.n	800435e <HAL_ADC_IRQHandler+0x132>
 80042c2:	06b1      	lsls	r1, r6, #26
 80042c4:	d54b      	bpl.n	800435e <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042c6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80042c8:	06d1      	lsls	r1, r2, #27
 80042ca:	d403      	bmi.n	80042d4 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80042cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80042ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042d2:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042d4:	4972      	ldr	r1, [pc, #456]	; (80044a0 <HAL_ADC_IRQHandler+0x274>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80042d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042d8:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80042da:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80042dc:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 80042e0:	d072      	beq.n	80043c8 <HAL_ADC_IRQHandler+0x19c>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80042e2:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80042e4:	b9d2      	cbnz	r2, 800431c <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80042e6:	018a      	lsls	r2, r1, #6
 80042e8:	f100 80a9 	bmi.w	800443e <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	0650      	lsls	r0, r2, #25
 80042f0:	d514      	bpl.n	800431c <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80042f2:	0289      	lsls	r1, r1, #10
 80042f4:	d412      	bmi.n	800431c <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	0712      	lsls	r2, r2, #28
 80042fa:	f100 80c3 	bmi.w	8004484 <HAL_ADC_IRQHandler+0x258>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80042fe:	685a      	ldr	r2, [r3, #4]
 8004300:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004304:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004306:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004308:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800430c:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800430e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004310:	05d8      	lsls	r0, r3, #23
 8004312:	d403      	bmi.n	800431c <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004314:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800431c:	4620      	mov	r0, r4
 800431e:	f001 f835 	bl	800538c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	2260      	movs	r2, #96	; 0x60
 8004326:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004328:	0629      	lsls	r1, r5, #24
 800432a:	d501      	bpl.n	8004330 <HAL_ADC_IRQHandler+0x104>
 800432c:	0632      	lsls	r2, r6, #24
 800432e:	d45f      	bmi.n	80043f0 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004330:	05e8      	lsls	r0, r5, #23
 8004332:	d501      	bpl.n	8004338 <HAL_ADC_IRQHandler+0x10c>
 8004334:	05f1      	lsls	r1, r6, #23
 8004336:	d466      	bmi.n	8004406 <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004338:	05aa      	lsls	r2, r5, #22
 800433a:	d501      	bpl.n	8004340 <HAL_ADC_IRQHandler+0x114>
 800433c:	05b0      	lsls	r0, r6, #22
 800433e:	d44b      	bmi.n	80043d8 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004340:	06e9      	lsls	r1, r5, #27
 8004342:	d501      	bpl.n	8004348 <HAL_ADC_IRQHandler+0x11c>
 8004344:	06f2      	lsls	r2, r6, #27
 8004346:	d411      	bmi.n	800436c <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004348:	0568      	lsls	r0, r5, #21
 800434a:	d501      	bpl.n	8004350 <HAL_ADC_IRQHandler+0x124>
 800434c:	0571      	lsls	r1, r6, #21
 800434e:	d466      	bmi.n	800441e <HAL_ADC_IRQHandler+0x1f2>
}
 8004350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004352:	0728      	lsls	r0, r5, #28
 8004354:	d5b3      	bpl.n	80042be <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004356:	0731      	lsls	r1, r6, #28
 8004358:	d483      	bmi.n	8004262 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800435a:	06a8      	lsls	r0, r5, #26
 800435c:	d4b1      	bmi.n	80042c2 <HAL_ADC_IRQHandler+0x96>
 800435e:	066a      	lsls	r2, r5, #25
 8004360:	d5e2      	bpl.n	8004328 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004362:	0670      	lsls	r0, r6, #25
 8004364:	d5e0      	bpl.n	8004328 <HAL_ADC_IRQHandler+0xfc>
 8004366:	e7ae      	b.n	80042c6 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004368:	4a4e      	ldr	r2, [pc, #312]	; (80044a4 <HAL_ADC_IRQHandler+0x278>)
 800436a:	e76e      	b.n	800424a <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800436c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800436e:	b172      	cbz	r2, 800438e <HAL_ADC_IRQHandler+0x162>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004370:	2f00      	cmp	r7, #0
 8004372:	d071      	beq.n	8004458 <HAL_ADC_IRQHandler+0x22c>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004374:	4a48      	ldr	r2, [pc, #288]	; (8004498 <HAL_ADC_IRQHandler+0x26c>)
 8004376:	4293      	cmp	r3, r2
 8004378:	f000 8082 	beq.w	8004480 <HAL_ADC_IRQHandler+0x254>
 800437c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004380:	4293      	cmp	r3, r2
 8004382:	d07d      	beq.n	8004480 <HAL_ADC_IRQHandler+0x254>
 8004384:	4a45      	ldr	r2, [pc, #276]	; (800449c <HAL_ADC_IRQHandler+0x270>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004386:	6892      	ldr	r2, [r2, #8]
 8004388:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 800438c:	d00b      	beq.n	80043a6 <HAL_ADC_IRQHandler+0x17a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800438e:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8004390:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004392:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004396:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004398:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80043a0:	f7ff ff42 	bl	8004228 <HAL_ADC_ErrorCallback>
 80043a4:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80043a6:	2210      	movs	r2, #16
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	e7cd      	b.n	8004348 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043ae:	06d8      	lsls	r0, r3, #27
 80043b0:	d403      	bmi.n	80043ba <HAL_ADC_IRQHandler+0x18e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80043b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043b8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80043ba:	4620      	mov	r0, r4
 80043bc:	f000 ffee 	bl	800539c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	2202      	movs	r2, #2
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e748      	b.n	800425a <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80043c8:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80043ca:	2901      	cmp	r1, #1
 80043cc:	d989      	bls.n	80042e2 <HAL_ADC_IRQHandler+0xb6>
 80043ce:	2f00      	cmp	r7, #0
 80043d0:	d087      	beq.n	80042e2 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80043d2:	4931      	ldr	r1, [pc, #196]	; (8004498 <HAL_ADC_IRQHandler+0x26c>)
 80043d4:	68c9      	ldr	r1, [r1, #12]
 80043d6:	e785      	b.n	80042e4 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80043d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80043da:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80043dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043e0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80043e2:	f000 ffd9 	bl	8005398 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	e7a7      	b.n	8004340 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80043f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80043f2:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80043f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80043fa:	f7fd ff9f 	bl	800233c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	2280      	movs	r2, #128	; 0x80
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	e794      	b.n	8004330 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004406:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004408:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800440a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800440e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004410:	f000 ffc0 	bl	8005394 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	f44f 7280 	mov.w	r2, #256	; 0x100
 800441a:	601a      	str	r2, [r3, #0]
 800441c:	e78c      	b.n	8004338 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800441e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004420:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004424:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004426:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800442a:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800442c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800442e:	f042 0208 	orr.w	r2, r2, #8
 8004432:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004434:	6019      	str	r1, [r3, #0]
}
 8004436:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800443a:	f000 bfa9 	b.w	8005390 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800443e:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004442:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004446:	4302      	orrs	r2, r0
 8004448:	f47f af68 	bne.w	800431c <HAL_ADC_IRQHandler+0xf0>
 800444c:	e74e      	b.n	80042ec <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800444e:	2f09      	cmp	r7, #9
 8004450:	d906      	bls.n	8004460 <HAL_ADC_IRQHandler+0x234>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004452:	4a11      	ldr	r2, [pc, #68]	; (8004498 <HAL_ADC_IRQHandler+0x26c>)
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	e714      	b.n	8004282 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	0797      	lsls	r7, r2, #30
 800445c:	d0a3      	beq.n	80043a6 <HAL_ADC_IRQHandler+0x17a>
 800445e:	e796      	b.n	800438e <HAL_ADC_IRQHandler+0x162>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004460:	f240 2221 	movw	r2, #545	; 0x221
 8004464:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004466:	07d2      	lsls	r2, r2, #31
 8004468:	f53f af0a 	bmi.w	8004280 <HAL_ADC_IRQHandler+0x54>
 800446c:	e7f1      	b.n	8004452 <HAL_ADC_IRQHandler+0x226>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800446e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004470:	f043 0310 	orr.w	r3, r3, #16
 8004474:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004476:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	65a3      	str	r3, [r4, #88]	; 0x58
 800447e:	e718      	b.n	80042b2 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004480:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <HAL_ADC_IRQHandler+0x278>)
 8004482:	e780      	b.n	8004386 <HAL_ADC_IRQHandler+0x15a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004484:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004486:	f043 0310 	orr.w	r3, r3, #16
 800448a:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800448e:	f043 0301 	orr.w	r3, r3, #1
 8004492:	65a3      	str	r3, [r4, #88]	; 0x58
 8004494:	e742      	b.n	800431c <HAL_ADC_IRQHandler+0xf0>
 8004496:	bf00      	nop
 8004498:	40022000 	.word	0x40022000
 800449c:	58026300 	.word	0x58026300
 80044a0:	40022100 	.word	0x40022100
 80044a4:	40022300 	.word	0x40022300

080044a8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044ac:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80044b2:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044b4:	d11d      	bne.n	80044f2 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044b6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044bc:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044be:	680a      	ldr	r2, [r1, #0]
 80044c0:	f012 0f08 	tst.w	r2, #8
 80044c4:	68ca      	ldr	r2, [r1, #12]
 80044c6:	d01b      	beq.n	8004500 <ADC_DMAConvCplt+0x58>
 80044c8:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80044cc:	d10d      	bne.n	80044ea <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80044ce:	68ca      	ldr	r2, [r1, #12]
 80044d0:	0494      	lsls	r4, r2, #18
 80044d2:	d40a      	bmi.n	80044ea <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80044d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044da:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044de:	04d1      	lsls	r1, r2, #19
 80044e0:	d403      	bmi.n	80044ea <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044e2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044e4:	f042 0201 	orr.w	r2, r2, #1
 80044e8:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fd fec6 	bl	800227c <HAL_ADC_ConvCpltCallback>
}
 80044f0:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80044f2:	06d2      	lsls	r2, r2, #27
 80044f4:	d40a      	bmi.n	800450c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80044f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80044f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004500:	0790      	lsls	r0, r2, #30
 8004502:	d0e7      	beq.n	80044d4 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8004504:	4618      	mov	r0, r3
 8004506:	f7fd feb9 	bl	800227c <HAL_ADC_ConvCpltCallback>
 800450a:	e7f1      	b.n	80044f0 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff fe8b 	bl	8004228 <HAL_ADC_ErrorCallback>
}
 8004512:	bd10      	pop	{r4, pc}

08004514 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004514:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004516:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004518:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800451a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800451e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004520:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004522:	f043 0304 	orr.w	r3, r3, #4
 8004526:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004528:	f7ff fe7e 	bl	8004228 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800452c:	bd08      	pop	{r3, pc}
 800452e:	bf00      	nop

08004530 <HAL_ADC_ConfigChannel>:
{
 8004530:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8004532:	2200      	movs	r2, #0
{
 8004534:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8004536:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004538:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 800453c:	2a01      	cmp	r2, #1
 800453e:	f000 813a 	beq.w	80047b6 <HAL_ADC_ConfigChannel+0x286>
 8004542:	4603      	mov	r3, r0
 8004544:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004546:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8004548:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800454c:	6894      	ldr	r4, [r2, #8]
 800454e:	0766      	lsls	r6, r4, #29
 8004550:	f100 8099 	bmi.w	8004686 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004554:	680c      	ldr	r4, [r1, #0]
 8004556:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800455a:	2d00      	cmp	r5, #0
 800455c:	f040 809e 	bne.w	800469c <HAL_ADC_ConfigChannel+0x16c>
 8004560:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8004564:	fa00 f00c 	lsl.w	r0, r0, ip
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004568:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 800456a:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800456c:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800456e:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8004570:	4034      	ands	r4, r6
 8004572:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004574:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8004578:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 800457c:	40a6      	lsls	r6, r4
 800457e:	61d0      	str	r0, [r2, #28]
 8004580:	fa0c f404 	lsl.w	r4, ip, r4
 8004584:	5978      	ldr	r0, [r7, r5]
 8004586:	ea20 0006 	bic.w	r0, r0, r6
 800458a:	4320      	orrs	r0, r4
 800458c:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800458e:	6890      	ldr	r0, [r2, #8]
 8004590:	0745      	lsls	r5, r0, #29
 8004592:	f100 8081 	bmi.w	8004698 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004596:	6895      	ldr	r5, [r2, #8]
 8004598:	f015 0508 	ands.w	r5, r5, #8
 800459c:	d157      	bne.n	800464e <HAL_ADC_ConfigChannel+0x11e>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800459e:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80045a0:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80045a4:	2007      	movs	r0, #7
 80045a6:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80045a8:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 80045ac:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80045b0:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 80045b4:	fa00 fe04 	lsl.w	lr, r0, r4
 80045b8:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80045bc:	4fc4      	ldr	r7, [pc, #784]	; (80048d0 <HAL_ADC_ConfigChannel+0x3a0>)
 80045be:	f85c 0006 	ldr.w	r0, [ip, r6]
 80045c2:	ea20 000e 	bic.w	r0, r0, lr
 80045c6:	4320      	orrs	r0, r4
 80045c8:	f84c 0006 	str.w	r0, [ip, r6]
 80045cc:	6838      	ldr	r0, [r7, #0]
 80045ce:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80045d2:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80045d6:	f000 8098 	beq.w	800470a <HAL_ADC_ConfigChannel+0x1da>
 80045da:	68d0      	ldr	r0, [r2, #12]
 80045dc:	68d6      	ldr	r6, [r2, #12]
 80045de:	f010 0f10 	tst.w	r0, #16
 80045e2:	6948      	ldr	r0, [r1, #20]
 80045e4:	f040 8107 	bne.w	80047f6 <HAL_ADC_ConfigChannel+0x2c6>
 80045e8:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80045ec:	0076      	lsls	r6, r6, #1
 80045ee:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80045f2:	690f      	ldr	r7, [r1, #16]
 80045f4:	2f04      	cmp	r7, #4
 80045f6:	f000 80e1 	beq.w	80047bc <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045fa:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 80045fe:	6808      	ldr	r0, [r1, #0]
 8004600:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8004604:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004608:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800460c:	ea40 000c 	orr.w	r0, r0, ip
 8004610:	4330      	orrs	r0, r6
 8004612:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004616:	7e4f      	ldrb	r7, [r1, #25]
 8004618:	690e      	ldr	r6, [r1, #16]
 800461a:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800461c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004620:	bf0c      	ite	eq
 8004622:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8004626:	2700      	movne	r7, #0
 8004628:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800462c:	4338      	orrs	r0, r7
 800462e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004632:	7e0c      	ldrb	r4, [r1, #24]
 8004634:	6908      	ldr	r0, [r1, #16]
 8004636:	2c01      	cmp	r4, #1
 8004638:	d104      	bne.n	8004644 <HAL_ADC_ConfigChannel+0x114>
 800463a:	f000 001f 	and.w	r0, r0, #31
 800463e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004642:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004644:	6910      	ldr	r0, [r2, #16]
 8004646:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 800464a:	4305      	orrs	r5, r0
 800464c:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800464e:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004650:	07c4      	lsls	r4, r0, #31
 8004652:	d416      	bmi.n	8004682 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004654:	68ce      	ldr	r6, [r1, #12]
 8004656:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8004658:	f006 0718 	and.w	r7, r6, #24
 800465c:	4c9d      	ldr	r4, [pc, #628]	; (80048d4 <HAL_ADC_ConfigChannel+0x3a4>)
 800465e:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8004662:	40fc      	lsrs	r4, r7
 8004664:	f3c0 0713 	ubfx	r7, r0, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004668:	f8df c28c 	ldr.w	ip, [pc, #652]	; 80048f8 <HAL_ADC_ConfigChannel+0x3c8>
 800466c:	4004      	ands	r4, r0
 800466e:	ea25 0507 	bic.w	r5, r5, r7
 8004672:	4566      	cmp	r6, ip
 8004674:	ea44 0405 	orr.w	r4, r4, r5
 8004678:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 800467c:	d04d      	beq.n	800471a <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800467e:	2800      	cmp	r0, #0
 8004680:	db15      	blt.n	80046ae <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004682:	2000      	movs	r0, #0
 8004684:	e003      	b.n	800468e <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004686:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004688:	f042 0220 	orr.w	r2, r2, #32
 800468c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004694:	b003      	add	sp, #12
 8004696:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004698:	6890      	ldr	r0, [r2, #8]
 800469a:	e7d8      	b.n	800464e <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469c:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80046a0:	b115      	cbz	r5, 80046a8 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80046a2:	fab5 f585 	clz	r5, r5
 80046a6:	40a8      	lsls	r0, r5
 80046a8:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80046ac:	e75c      	b.n	8004568 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046ae:	498a      	ldr	r1, [pc, #552]	; (80048d8 <HAL_ADC_ConfigChannel+0x3a8>)
 80046b0:	428a      	cmp	r2, r1
 80046b2:	f000 80c6 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x312>
 80046b6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80046ba:	428a      	cmp	r2, r1
 80046bc:	f000 80c1 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046c0:	4e86      	ldr	r6, [pc, #536]	; (80048dc <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80046c2:	4d87      	ldr	r5, [pc, #540]	; (80048e0 <HAL_ADC_ConfigChannel+0x3b0>)
 80046c4:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046c6:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80046c8:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046cc:	43e4      	mvns	r4, r4
 80046ce:	f004 0401 	and.w	r4, r4, #1
 80046d2:	2c00      	cmp	r4, #0
 80046d4:	f000 80c3 	beq.w	800485e <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046d8:	4c82      	ldr	r4, [pc, #520]	; (80048e4 <HAL_ADC_ConfigChannel+0x3b4>)
 80046da:	42a0      	cmp	r0, r4
 80046dc:	f000 810e 	beq.w	80048fc <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80046e0:	4c81      	ldr	r4, [pc, #516]	; (80048e8 <HAL_ADC_ConfigChannel+0x3b8>)
 80046e2:	42a0      	cmp	r0, r4
 80046e4:	f000 812d 	beq.w	8004942 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80046e8:	4c80      	ldr	r4, [pc, #512]	; (80048ec <HAL_ADC_ConfigChannel+0x3bc>)
 80046ea:	42a0      	cmp	r0, r4
 80046ec:	d1c9      	bne.n	8004682 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 80046ee:	0249      	lsls	r1, r1, #9
 80046f0:	d4c7      	bmi.n	8004682 <HAL_ADC_ConfigChannel+0x152>
 80046f2:	497a      	ldr	r1, [pc, #488]	; (80048dc <HAL_ADC_ConfigChannel+0x3ac>)
 80046f4:	428a      	cmp	r2, r1
 80046f6:	d1c4      	bne.n	8004682 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80046f8:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046fa:	2000      	movs	r0, #0
 80046fc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004700:	4332      	orrs	r2, r6
 8004702:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004706:	60aa      	str	r2, [r5, #8]
}
 8004708:	e7c1      	b.n	800468e <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800470a:	68d6      	ldr	r6, [r2, #12]
 800470c:	6948      	ldr	r0, [r1, #20]
 800470e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004712:	0076      	lsls	r6, r6, #1
 8004714:	fa00 f606 	lsl.w	r6, r0, r6
 8004718:	e76b      	b.n	80045f2 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800471a:	2f00      	cmp	r7, #0
 800471c:	d071      	beq.n	8004802 <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004722:	2c00      	cmp	r4, #0
 8004724:	f000 80af 	beq.w	8004886 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8004728:	fab4 f484 	clz	r4, r4
 800472c:	3401      	adds	r4, #1
 800472e:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004732:	2c09      	cmp	r4, #9
 8004734:	f240 80a7 	bls.w	8004886 <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004738:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800473c:	2d00      	cmp	r5, #0
 800473e:	f000 8114 	beq.w	800496a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004742:	fab5 f585 	clz	r5, r5
 8004746:	3501      	adds	r5, #1
 8004748:	06ad      	lsls	r5, r5, #26
 800474a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004752:	2c00      	cmp	r4, #0
 8004754:	f000 8107 	beq.w	8004966 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8004758:	2601      	movs	r6, #1
 800475a:	fab4 f484 	clz	r4, r4
 800475e:	4434      	add	r4, r6
 8004760:	f004 041f 	and.w	r4, r4, #31
 8004764:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004768:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800476e:	2800      	cmp	r0, #0
 8004770:	f000 80f7 	beq.w	8004962 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8004774:	fab0 f480 	clz	r4, r0
 8004778:	3401      	adds	r4, #1
 800477a:	f004 041f 	and.w	r4, r4, #31
 800477e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004782:	f1a4 001e 	sub.w	r0, r4, #30
 8004786:	0500      	lsls	r0, r0, #20
 8004788:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800478c:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 800478e:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004792:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8004796:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004798:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 800479a:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800479e:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 80047a2:	fa0c fc00 	lsl.w	ip, ip, r0
 80047a6:	4086      	lsls	r6, r0
 80047a8:	597c      	ldr	r4, [r7, r5]
 80047aa:	ea24 000c 	bic.w	r0, r4, ip
 80047ae:	4330      	orrs	r0, r6
 80047b0:	5178      	str	r0, [r7, r5]
 80047b2:	6808      	ldr	r0, [r1, #0]
}
 80047b4:	e763      	b.n	800467e <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 80047b6:	2002      	movs	r0, #2
}
 80047b8:	b003      	add	sp, #12
 80047ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047bc:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80047be:	680d      	ldr	r5, [r1, #0]
 80047c0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80047c4:	06ac      	lsls	r4, r5, #26
 80047c6:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 80047ca:	d030      	beq.n	800482e <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047cc:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80047ce:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80047d2:	4284      	cmp	r4, r0
 80047d4:	d026      	beq.n	8004824 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047d6:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80047d8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80047dc:	4284      	cmp	r4, r0
 80047de:	d02b      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047e0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80047e2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80047e6:	4284      	cmp	r4, r0
 80047e8:	f47f af31 	bne.w	800464e <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80047ec:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80047ee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80047f2:	66d0      	str	r0, [r2, #108]	; 0x6c
 80047f4:	e72b      	b.n	800464e <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80047f6:	0876      	lsrs	r6, r6, #1
 80047f8:	f006 0608 	and.w	r6, r6, #8
 80047fc:	fa00 f606 	lsl.w	r6, r0, r6
 8004800:	e6f7      	b.n	80045f2 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004802:	0e80      	lsrs	r0, r0, #26
 8004804:	1c44      	adds	r4, r0, #1
 8004806:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800480a:	2e09      	cmp	r6, #9
 800480c:	d82d      	bhi.n	800486a <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800480e:	06a5      	lsls	r5, r4, #26
 8004810:	2401      	movs	r4, #1
 8004812:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004816:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800481a:	fa04 f606 	lsl.w	r6, r4, r6
 800481e:	0500      	lsls	r0, r0, #20
 8004820:	4335      	orrs	r5, r6
 8004822:	e7b3      	b.n	800478c <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004824:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004826:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800482a:	6650      	str	r0, [r2, #100]	; 0x64
 800482c:	e7d3      	b.n	80047d6 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800482e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004830:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004834:	6610      	str	r0, [r2, #96]	; 0x60
 8004836:	e7c9      	b.n	80047cc <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004838:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800483a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800483e:	6690      	str	r0, [r2, #104]	; 0x68
 8004840:	e7ce      	b.n	80047e0 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004842:	492b      	ldr	r1, [pc, #172]	; (80048f0 <HAL_ADC_ConfigChannel+0x3c0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004844:	4e24      	ldr	r6, [pc, #144]	; (80048d8 <HAL_ADC_ConfigChannel+0x3a8>)
 8004846:	4c2b      	ldr	r4, [pc, #172]	; (80048f4 <HAL_ADC_ConfigChannel+0x3c4>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004848:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800484a:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800484c:	68b7      	ldr	r7, [r6, #8]
 800484e:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004850:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004854:	433c      	orrs	r4, r7
 8004856:	43e4      	mvns	r4, r4
 8004858:	f004 0401 	and.w	r4, r4, #1
 800485c:	e739      	b.n	80046d2 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800485e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004860:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004862:	f042 0220 	orr.w	r2, r2, #32
 8004866:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004868:	e711      	b.n	800468e <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800486a:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 800486e:	2701      	movs	r7, #1
 8004870:	06a5      	lsls	r5, r4, #26
 8004872:	381e      	subs	r0, #30
 8004874:	fa07 f606 	lsl.w	r6, r7, r6
 8004878:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800487c:	0500      	lsls	r0, r0, #20
 800487e:	4335      	orrs	r5, r6
 8004880:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004884:	e782      	b.n	800478c <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004886:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800488a:	2d00      	cmp	r5, #0
 800488c:	d075      	beq.n	800497a <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 800488e:	fab5 f585 	clz	r5, r5
 8004892:	3501      	adds	r5, #1
 8004894:	06ad      	lsls	r5, r5, #26
 8004896:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489a:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800489e:	2c00      	cmp	r4, #0
 80048a0:	d069      	beq.n	8004976 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 80048a2:	2601      	movs	r6, #1
 80048a4:	fab4 f484 	clz	r4, r4
 80048a8:	4434      	add	r4, r6
 80048aa:	f004 041f 	and.w	r4, r4, #31
 80048ae:	fa06 f404 	lsl.w	r4, r6, r4
 80048b2:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b4:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80048b8:	2800      	cmp	r0, #0
 80048ba:	d059      	beq.n	8004970 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 80048bc:	fab0 f480 	clz	r4, r0
 80048c0:	3401      	adds	r4, #1
 80048c2:	f004 041f 	and.w	r4, r4, #31
 80048c6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80048ca:	0520      	lsls	r0, r4, #20
 80048cc:	e75e      	b.n	800478c <HAL_ADC_ConfigChannel+0x25c>
 80048ce:	bf00      	nop
 80048d0:	5c001000 	.word	0x5c001000
 80048d4:	000fffff 	.word	0x000fffff
 80048d8:	40022000 	.word	0x40022000
 80048dc:	58026000 	.word	0x58026000
 80048e0:	58026300 	.word	0x58026300
 80048e4:	cb840000 	.word	0xcb840000
 80048e8:	c7520000 	.word	0xc7520000
 80048ec:	cfb80000 	.word	0xcfb80000
 80048f0:	40022300 	.word	0x40022300
 80048f4:	40022100 	.word	0x40022100
 80048f8:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80048fc:	0208      	lsls	r0, r1, #8
 80048fe:	f53f aec0 	bmi.w	8004682 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004902:	491f      	ldr	r1, [pc, #124]	; (8004980 <HAL_ADC_ConfigChannel+0x450>)
 8004904:	428a      	cmp	r2, r1
 8004906:	f47f aebc 	bne.w	8004682 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800490a:	4a1e      	ldr	r2, [pc, #120]	; (8004984 <HAL_ADC_ConfigChannel+0x454>)
 800490c:	481e      	ldr	r0, [pc, #120]	; (8004988 <HAL_ADC_ConfigChannel+0x458>)
 800490e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004910:	68a9      	ldr	r1, [r5, #8]
 8004912:	0992      	lsrs	r2, r2, #6
 8004914:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8004918:	fba0 0202 	umull	r0, r2, r0, r2
 800491c:	4331      	orrs	r1, r6
 800491e:	0992      	lsrs	r2, r2, #6
 8004920:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8004924:	3201      	adds	r2, #1
 8004926:	60a9      	str	r1, [r5, #8]
 8004928:	0052      	lsls	r2, r2, #1
 800492a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800492c:	9a01      	ldr	r2, [sp, #4]
 800492e:	2a00      	cmp	r2, #0
 8004930:	f43f aea7 	beq.w	8004682 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8004934:	9a01      	ldr	r2, [sp, #4]
 8004936:	3a01      	subs	r2, #1
 8004938:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800493a:	9a01      	ldr	r2, [sp, #4]
 800493c:	2a00      	cmp	r2, #0
 800493e:	d1f9      	bne.n	8004934 <HAL_ADC_ConfigChannel+0x404>
 8004940:	e69f      	b.n	8004682 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004942:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8004946:	f47f ae9c 	bne.w	8004682 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800494a:	490d      	ldr	r1, [pc, #52]	; (8004980 <HAL_ADC_ConfigChannel+0x450>)
 800494c:	428a      	cmp	r2, r1
 800494e:	f47f ae98 	bne.w	8004682 <HAL_ADC_ConfigChannel+0x152>
 8004952:	68aa      	ldr	r2, [r5, #8]
 8004954:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004958:	4332      	orrs	r2, r6
 800495a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800495e:	60aa      	str	r2, [r5, #8]
}
 8004960:	e695      	b.n	800468e <HAL_ADC_ConfigChannel+0x15e>
 8004962:	480a      	ldr	r0, [pc, #40]	; (800498c <HAL_ADC_ConfigChannel+0x45c>)
 8004964:	e712      	b.n	800478c <HAL_ADC_ConfigChannel+0x25c>
 8004966:	2402      	movs	r4, #2
 8004968:	e6fe      	b.n	8004768 <HAL_ADC_ConfigChannel+0x238>
 800496a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800496e:	e6ee      	b.n	800474e <HAL_ADC_ConfigChannel+0x21e>
 8004970:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004974:	e70a      	b.n	800478c <HAL_ADC_ConfigChannel+0x25c>
 8004976:	2402      	movs	r4, #2
 8004978:	e79b      	b.n	80048b2 <HAL_ADC_ConfigChannel+0x382>
 800497a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800497e:	e78c      	b.n	800489a <HAL_ADC_ConfigChannel+0x36a>
 8004980:	58026000 	.word	0x58026000
 8004984:	240001ec 	.word	0x240001ec
 8004988:	053e2d63 	.word	0x053e2d63
 800498c:	fe500000 	.word	0xfe500000

08004990 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8004990:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004994:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004996:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8004998:	2a01      	cmp	r2, #1
 800499a:	f000 80e8 	beq.w	8004b6e <HAL_ADC_AnalogWDGConfig+0x1de>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800499e:	681a      	ldr	r2, [r3, #0]
{
 80049a0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 80049a2:	2401      	movs	r4, #1
 80049a4:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80049a8:	6894      	ldr	r4, [r2, #8]
 80049aa:	0765      	lsls	r5, r4, #29
 80049ac:	d42a      	bmi.n	8004a04 <HAL_ADC_AnalogWDGConfig+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80049ae:	6894      	ldr	r4, [r2, #8]
 80049b0:	0724      	lsls	r4, r4, #28
 80049b2:	d428      	bmi.n	8004a06 <HAL_ADC_AnalogWDGConfig+0x76>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80049b4:	680c      	ldr	r4, [r1, #0]
 80049b6:	4dc5      	ldr	r5, [pc, #788]	; (8004ccc <HAL_ADC_AnalogWDGConfig+0x33c>)
 80049b8:	42ac      	cmp	r4, r5
 80049ba:	f000 8094 	beq.w	8004ae6 <HAL_ADC_AnalogWDGConfig+0x156>
      switch (AnalogWDGConfig->WatchdogMode)
 80049be:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80049c2:	d030      	beq.n	8004a26 <HAL_ADC_AnalogWDGConfig+0x96>
 80049c4:	d829      	bhi.n	8004a1a <HAL_ADC_AnalogWDGConfig+0x8a>
 80049c6:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80049ca:	d02c      	beq.n	8004a26 <HAL_ADC_AnalogWDGConfig+0x96>
 80049cc:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80049d0:	d029      	beq.n	8004a26 <HAL_ADC_AnalogWDGConfig+0x96>
 80049d2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80049d6:	d026      	beq.n	8004a26 <HAL_ADC_AnalogWDGConfig+0x96>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80049d8:	f004 0c01 	and.w	ip, r4, #1
  MODIFY_REG(*preg,
 80049dc:	4ebc      	ldr	r6, [pc, #752]	; (8004cd0 <HAL_ADC_AnalogWDGConfig+0x340>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80049de:	f3c4 5501 	ubfx	r5, r4, #20, #2
 80049e2:	f102 000c 	add.w	r0, r2, #12
 80049e6:	ea4f 07cc 	mov.w	r7, ip, lsl #3
  MODIFY_REG(*preg,
 80049ea:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80049ec:	eb07 040c 	add.w	r4, r7, ip
 80049f0:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  MODIFY_REG(*preg,
 80049f4:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 80049f8:	ea25 0506 	bic.w	r5, r5, r6
 80049fc:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
 8004a00:	680c      	ldr	r4, [r1, #0]
}
 8004a02:	e023      	b.n	8004a4c <HAL_ADC_AnalogWDGConfig+0xbc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a04:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004a08:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a0a:	f042 0220 	orr.w	r2, r2, #32
 8004a0e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004a16:	bcf0      	pop	{r4, r5, r6, r7}
 8004a18:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004a1a:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004a1e:	d002      	beq.n	8004a26 <HAL_ADC_AnalogWDGConfig+0x96>
 8004a20:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004a24:	d1d8      	bne.n	80049d8 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004a26:	48ab      	ldr	r0, [pc, #684]	; (8004cd4 <HAL_ADC_AnalogWDGConfig+0x344>)
 8004a28:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004a2a:	6888      	ldr	r0, [r1, #8]
 8004a2c:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004a30:	f000 80d7 	beq.w	8004be2 <HAL_ADC_AnalogWDGConfig+0x252>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004a34:	2d00      	cmp	r5, #0
 8004a36:	f040 80eb 	bne.w	8004c10 <HAL_ADC_AnalogWDGConfig+0x280>
 8004a3a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004a3e:	2501      	movs	r5, #1
 8004a40:	4085      	lsls	r5, r0
 8004a42:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8004a46:	4328      	orrs	r0, r5
 8004a48:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004a4c:	48a2      	ldr	r0, [pc, #648]	; (8004cd8 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004a4e:	6800      	ldr	r0, [r0, #0]
 8004a50:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004a54:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004a58:	68d0      	ldr	r0, [r2, #12]
 8004a5a:	f000 80b0 	beq.w	8004bbe <HAL_ADC_AnalogWDGConfig+0x22e>
 8004a5e:	f010 0f10 	tst.w	r0, #16
 8004a62:	690d      	ldr	r5, [r1, #16]
 8004a64:	68d0      	ldr	r0, [r2, #12]
 8004a66:	f040 80b1 	bne.w	8004bcc <HAL_ADC_AnalogWDGConfig+0x23c>
 8004a6a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004a6e:	0040      	lsls	r0, r0, #1
 8004a70:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004a74:	4d98      	ldr	r5, [pc, #608]	; (8004cd8 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004a76:	682d      	ldr	r5, [r5, #0]
 8004a78:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
 8004a7c:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8004a80:	f000 8096 	beq.w	8004bb0 <HAL_ADC_AnalogWDGConfig+0x220>
 8004a84:	68d5      	ldr	r5, [r2, #12]
 8004a86:	68d6      	ldr	r6, [r2, #12]
 8004a88:	f015 0f10 	tst.w	r5, #16
 8004a8c:	694d      	ldr	r5, [r1, #20]
 8004a8e:	f040 80a3 	bne.w	8004bd8 <HAL_ADC_AnalogWDGConfig+0x248>
 8004a92:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004a96:	0076      	lsls	r6, r6, #1
 8004a98:	40b5      	lsls	r5, r6
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004a9a:	4e8e      	ldr	r6, [pc, #568]	; (8004cd4 <HAL_ADC_AnalogWDGConfig+0x344>)
 8004a9c:	42b4      	cmp	r4, r6
 8004a9e:	d068      	beq.n	8004b72 <HAL_ADC_AnalogWDGConfig+0x1e2>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004aa0:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004aa4:	f44f 7600 	mov.w	r6, #512	; 0x200
 8004aa8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004aac:	4325      	orrs	r5, r4
 8004aae:	f8c2 50b8 	str.w	r5, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004ab2:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8004ab6:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004aba:	4320      	orrs	r0, r4
 8004abc:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004ac0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004ac2:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004ac6:	6558      	str	r0, [r3, #84]	; 0x54
 8004ac8:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004aca:	7b09      	ldrb	r1, [r1, #12]
 8004acc:	2901      	cmp	r1, #1
 8004ace:	f000 8099 	beq.w	8004c04 <HAL_ADC_AnalogWDGConfig+0x274>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004ad2:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8004ada:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004ae2:	bcf0      	pop	{r4, r5, r6, r7}
 8004ae4:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004ae6:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8004aea:	f000 8109 	beq.w	8004d00 <HAL_ADC_AnalogWDGConfig+0x370>
 8004aee:	d82b      	bhi.n	8004b48 <HAL_ADC_AnalogWDGConfig+0x1b8>
 8004af0:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8004af4:	f000 80f9 	beq.w	8004cea <HAL_ADC_AnalogWDGConfig+0x35a>
 8004af8:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004afc:	d119      	bne.n	8004b32 <HAL_ADC_AnalogWDGConfig+0x1a2>
  MODIFY_REG(*preg,
 8004afe:	68d4      	ldr	r4, [r2, #12]
 8004b00:	4876      	ldr	r0, [pc, #472]	; (8004cdc <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004b02:	4020      	ands	r0, r4
 8004b04:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8004b08:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004b0a:	4873      	ldr	r0, [pc, #460]	; (8004cd8 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004b0c:	6800      	ldr	r0, [r0, #0]
 8004b0e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004b12:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004b16:	68d0      	ldr	r0, [r2, #12]
 8004b18:	f000 8083 	beq.w	8004c22 <HAL_ADC_AnalogWDGConfig+0x292>
 8004b1c:	f010 0f10 	tst.w	r0, #16
 8004b20:	690d      	ldr	r5, [r1, #16]
 8004b22:	68d0      	ldr	r0, [r2, #12]
 8004b24:	f040 80b9 	bne.w	8004c9a <HAL_ADC_AnalogWDGConfig+0x30a>
 8004b28:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004b2c:	0040      	lsls	r0, r0, #1
 8004b2e:	4085      	lsls	r5, r0
 8004b30:	e07c      	b.n	8004c2c <HAL_ADC_AnalogWDGConfig+0x29c>
      switch (AnalogWDGConfig->WatchdogMode)
 8004b32:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004b36:	f040 80d3 	bne.w	8004ce0 <HAL_ADC_AnalogWDGConfig+0x350>
 8004b3a:	68d4      	ldr	r4, [r2, #12]
 8004b3c:	4867      	ldr	r0, [pc, #412]	; (8004cdc <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004b3e:	4020      	ands	r0, r4
 8004b40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004b44:	60d0      	str	r0, [r2, #12]
}
 8004b46:	e7e0      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
 8004b48:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004b4c:	f000 80e3 	beq.w	8004d16 <HAL_ADC_AnalogWDGConfig+0x386>
 8004b50:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004b54:	f040 80c4 	bne.w	8004ce0 <HAL_ADC_AnalogWDGConfig+0x350>
  MODIFY_REG(*preg,
 8004b58:	68d5      	ldr	r5, [r2, #12]
 8004b5a:	6888      	ldr	r0, [r1, #8]
 8004b5c:	4c5f      	ldr	r4, [pc, #380]	; (8004cdc <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004b5e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004b62:	402c      	ands	r4, r5
 8004b64:	4320      	orrs	r0, r4
 8004b66:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8004b6a:	60d0      	str	r0, [r2, #12]
}
 8004b6c:	e7cd      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
  __HAL_LOCK(hadc);
 8004b6e:	2002      	movs	r0, #2
}
 8004b70:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004b72:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004b76:	f44f 7680 	mov.w	r6, #256	; 0x100
 8004b7a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004b7e:	4325      	orrs	r5, r4
 8004b80:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004b84:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8004b88:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004b8c:	4320      	orrs	r0, r4
 8004b8e:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004b92:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004b94:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8004b98:	6558      	str	r0, [r3, #84]	; 0x54
 8004b9a:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004b9c:	7b09      	ldrb	r1, [r1, #12]
 8004b9e:	2901      	cmp	r1, #1
 8004ba0:	f000 808d 	beq.w	8004cbe <HAL_ADC_AnalogWDGConfig+0x32e>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004ba4:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004bac:	6051      	str	r1, [r2, #4]
}
 8004bae:	e72f      	b.n	8004a10 <HAL_ADC_AnalogWDGConfig+0x80>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004bb0:	68d6      	ldr	r6, [r2, #12]
 8004bb2:	694d      	ldr	r5, [r1, #20]
 8004bb4:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004bb8:	0076      	lsls	r6, r6, #1
 8004bba:	40b5      	lsls	r5, r6
 8004bbc:	e76d      	b.n	8004a9a <HAL_ADC_AnalogWDGConfig+0x10a>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004bbe:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004bc2:	690d      	ldr	r5, [r1, #16]
 8004bc4:	0040      	lsls	r0, r0, #1
 8004bc6:	fa05 f000 	lsl.w	r0, r5, r0
 8004bca:	e753      	b.n	8004a74 <HAL_ADC_AnalogWDGConfig+0xe4>
 8004bcc:	0840      	lsrs	r0, r0, #1
 8004bce:	f000 0008 	and.w	r0, r0, #8
 8004bd2:	fa05 f000 	lsl.w	r0, r5, r0
 8004bd6:	e74d      	b.n	8004a74 <HAL_ADC_AnalogWDGConfig+0xe4>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004bd8:	0876      	lsrs	r6, r6, #1
 8004bda:	f006 0608 	and.w	r6, r6, #8
 8004bde:	40b5      	lsls	r5, r6
 8004be0:	e75b      	b.n	8004a9a <HAL_ADC_AnalogWDGConfig+0x10a>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004be2:	2d00      	cmp	r5, #0
 8004be4:	d064      	beq.n	8004cb0 <HAL_ADC_AnalogWDGConfig+0x320>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004bea:	2800      	cmp	r0, #0
 8004bec:	f000 809a 	beq.w	8004d24 <HAL_ADC_AnalogWDGConfig+0x394>
  return __builtin_clz(value);
 8004bf0:	fab0 f080 	clz	r0, r0
 8004bf4:	2501      	movs	r5, #1
 8004bf6:	4085      	lsls	r5, r0
 8004bf8:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8004bfc:	4328      	orrs	r0, r5
 8004bfe:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8004c02:	e723      	b.n	8004a4c <HAL_ADC_AnalogWDGConfig+0xbc>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004c04:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c06:	2000      	movs	r0, #0
 8004c08:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004c0c:	6051      	str	r1, [r2, #4]
}
 8004c0e:	e6ff      	b.n	8004a10 <HAL_ADC_AnalogWDGConfig+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c10:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004c14:	2800      	cmp	r0, #0
 8004c16:	d050      	beq.n	8004cba <HAL_ADC_AnalogWDGConfig+0x32a>
  return __builtin_clz(value);
 8004c18:	fab0 f080 	clz	r0, r0
 8004c1c:	2501      	movs	r5, #1
 8004c1e:	4085      	lsls	r5, r0
 8004c20:	e70f      	b.n	8004a42 <HAL_ADC_AnalogWDGConfig+0xb2>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004c22:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004c26:	690d      	ldr	r5, [r1, #16]
 8004c28:	0040      	lsls	r0, r0, #1
 8004c2a:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004c2c:	482a      	ldr	r0, [pc, #168]	; (8004cd8 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004c2e:	6800      	ldr	r0, [r0, #0]
 8004c30:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004c34:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004c38:	68d0      	ldr	r0, [r2, #12]
 8004c3a:	d00a      	beq.n	8004c52 <HAL_ADC_AnalogWDGConfig+0x2c2>
 8004c3c:	f010 0f10 	tst.w	r0, #16
 8004c40:	694c      	ldr	r4, [r1, #20]
 8004c42:	68d0      	ldr	r0, [r2, #12]
 8004c44:	d12e      	bne.n	8004ca4 <HAL_ADC_AnalogWDGConfig+0x314>
 8004c46:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004c4a:	0040      	lsls	r0, r0, #1
 8004c4c:	fa04 f000 	lsl.w	r0, r4, r0
 8004c50:	e005      	b.n	8004c5e <HAL_ADC_AnalogWDGConfig+0x2ce>
 8004c52:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004c56:	694c      	ldr	r4, [r1, #20]
 8004c58:	0040      	lsls	r0, r0, #1
 8004c5a:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004c5e:	6a14      	ldr	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004c60:	2680      	movs	r6, #128	; 0x80
 8004c62:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004c66:	4304      	orrs	r4, r0
 8004c68:	6214      	str	r4, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004c6a:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004c6c:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8004c70:	4328      	orrs	r0, r5
 8004c72:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c74:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004c76:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8004c7a:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	6016      	str	r6, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8004c80:	7b09      	ldrb	r1, [r1, #12]
 8004c82:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004c84:	6851      	ldr	r1, [r2, #4]
 8004c86:	bf0c      	ite	eq
 8004c88:	4331      	orreq	r1, r6
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004c8a:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8004c8e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004c96:	bcf0      	pop	{r4, r5, r6, r7}
 8004c98:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004c9a:	0840      	lsrs	r0, r0, #1
 8004c9c:	f000 0008 	and.w	r0, r0, #8
 8004ca0:	4085      	lsls	r5, r0
 8004ca2:	e7c3      	b.n	8004c2c <HAL_ADC_AnalogWDGConfig+0x29c>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004ca4:	0840      	lsrs	r0, r0, #1
 8004ca6:	f000 0008 	and.w	r0, r0, #8
 8004caa:	fa04 f000 	lsl.w	r0, r4, r0
 8004cae:	e7d6      	b.n	8004c5e <HAL_ADC_AnalogWDGConfig+0x2ce>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004cb0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004cb4:	2501      	movs	r5, #1
 8004cb6:	4085      	lsls	r5, r0
 8004cb8:	e79e      	b.n	8004bf8 <HAL_ADC_AnalogWDGConfig+0x268>
 8004cba:	2501      	movs	r5, #1
 8004cbc:	e6c1      	b.n	8004a42 <HAL_ADC_AnalogWDGConfig+0xb2>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004cbe:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004cc6:	6051      	str	r1, [r2, #4]
}
 8004cc8:	e6a2      	b.n	8004a10 <HAL_ADC_AnalogWDGConfig+0x80>
 8004cca:	bf00      	nop
 8004ccc:	7dc00000 	.word	0x7dc00000
 8004cd0:	7dcfffff 	.word	0x7dcfffff
 8004cd4:	001fffff 	.word	0x001fffff
 8004cd8:	5c001000 	.word	0x5c001000
 8004cdc:	823fffff 	.word	0x823fffff
  MODIFY_REG(*preg,
 8004ce0:	68d4      	ldr	r4, [r2, #12]
 8004ce2:	4811      	ldr	r0, [pc, #68]	; (8004d28 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004ce4:	4020      	ands	r0, r4
 8004ce6:	60d0      	str	r0, [r2, #12]
}
 8004ce8:	e70f      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004cea:	68d5      	ldr	r5, [r2, #12]
 8004cec:	6888      	ldr	r0, [r1, #8]
 8004cee:	4c0e      	ldr	r4, [pc, #56]	; (8004d28 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004cf0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004cf4:	402c      	ands	r4, r5
 8004cf6:	4320      	orrs	r0, r4
 8004cf8:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8004cfc:	60d0      	str	r0, [r2, #12]
}
 8004cfe:	e704      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004d00:	68d5      	ldr	r5, [r2, #12]
 8004d02:	6888      	ldr	r0, [r1, #8]
 8004d04:	4c08      	ldr	r4, [pc, #32]	; (8004d28 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004d06:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004d0a:	402c      	ands	r4, r5
 8004d0c:	4320      	orrs	r0, r4
 8004d0e:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8004d12:	60d0      	str	r0, [r2, #12]
}
 8004d14:	e6f9      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004d16:	68d4      	ldr	r4, [r2, #12]
 8004d18:	4803      	ldr	r0, [pc, #12]	; (8004d28 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004d1a:	4020      	ands	r0, r4
 8004d1c:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8004d20:	60d0      	str	r0, [r2, #12]
}
 8004d22:	e6f2      	b.n	8004b0a <HAL_ADC_AnalogWDGConfig+0x17a>
 8004d24:	2501      	movs	r5, #1
 8004d26:	e767      	b.n	8004bf8 <HAL_ADC_AnalogWDGConfig+0x268>
 8004d28:	823fffff 	.word	0x823fffff

08004d2c <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d2c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	07d1      	lsls	r1, r2, #31
 8004d32:	d501      	bpl.n	8004d38 <ADC_Enable+0xc>
  return HAL_OK;
 8004d34:	2000      	movs	r0, #0
}
 8004d36:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004d38:	6899      	ldr	r1, [r3, #8]
 8004d3a:	4a21      	ldr	r2, [pc, #132]	; (8004dc0 <ADC_Enable+0x94>)
 8004d3c:	4211      	tst	r1, r2
{
 8004d3e:	b570      	push	{r4, r5, r6, lr}
 8004d40:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004d42:	d008      	beq.n	8004d56 <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d44:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8004d46:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d48:	f043 0310 	orr.w	r3, r3, #16
 8004d4c:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d50:	4303      	orrs	r3, r0
 8004d52:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004d54:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8004d56:	6899      	ldr	r1, [r3, #8]
 8004d58:	4a1a      	ldr	r2, [pc, #104]	; (8004dc4 <ADC_Enable+0x98>)
 8004d5a:	400a      	ands	r2, r1
 8004d5c:	f042 0201 	orr.w	r2, r2, #1
 8004d60:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8004d62:	f7ff fa0f 	bl	8004184 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	4a17      	ldr	r2, [pc, #92]	; (8004dc8 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8004d6a:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d01f      	beq.n	8004db0 <ADC_Enable+0x84>
 8004d70:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d01b      	beq.n	8004db0 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d78:	4a14      	ldr	r2, [pc, #80]	; (8004dcc <ADC_Enable+0xa0>)
 8004d7a:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	07d6      	lsls	r6, r2, #31
 8004d80:	d414      	bmi.n	8004dac <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8004d82:	4e10      	ldr	r6, [pc, #64]	; (8004dc4 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d84:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d86:	07d0      	lsls	r0, r2, #31
 8004d88:	d404      	bmi.n	8004d94 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	4032      	ands	r2, r6
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d94:	f7ff f9f6 	bl	8004184 <HAL_GetTick>
 8004d98:	1b43      	subs	r3, r0, r5
 8004d9a:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d9c:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d9e:	d902      	bls.n	8004da6 <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	07d1      	lsls	r1, r2, #31
 8004da4:	d5ce      	bpl.n	8004d44 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	07d2      	lsls	r2, r2, #31
 8004daa:	d5eb      	bpl.n	8004d84 <ADC_Enable+0x58>
  return HAL_OK;
 8004dac:	2000      	movs	r0, #0
}
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004db0:	4a07      	ldr	r2, [pc, #28]	; (8004dd0 <ADC_Enable+0xa4>)
 8004db2:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004db4:	06d2      	lsls	r2, r2, #27
 8004db6:	d0e1      	beq.n	8004d7c <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004db8:	4a06      	ldr	r2, [pc, #24]	; (8004dd4 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d1de      	bne.n	8004d7c <ADC_Enable+0x50>
 8004dbe:	e7f5      	b.n	8004dac <ADC_Enable+0x80>
 8004dc0:	8000003f 	.word	0x8000003f
 8004dc4:	7fffffc0 	.word	0x7fffffc0
 8004dc8:	40022000 	.word	0x40022000
 8004dcc:	58026300 	.word	0x58026300
 8004dd0:	40022300 	.word	0x40022300
 8004dd4:	40022100 	.word	0x40022100

08004dd8 <ADC_Disable>:
{
 8004dd8:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004dda:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	0795      	lsls	r5, r2, #30
 8004de0:	d502      	bpl.n	8004de8 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004de2:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004de4:	2000      	movs	r0, #0
}
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
 8004de8:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004dea:	07d4      	lsls	r4, r2, #31
 8004dec:	d529      	bpl.n	8004e42 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	4604      	mov	r4, r0
 8004df2:	f002 020d 	and.w	r2, r2, #13
 8004df6:	2a01      	cmp	r2, #1
 8004df8:	d008      	beq.n	8004e0c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dfa:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8004dfc:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dfe:	f043 0310 	orr.w	r3, r3, #16
 8004e02:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e06:	4303      	orrs	r3, r0
 8004e08:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004e0a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8004e0c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004e0e:	2103      	movs	r1, #3
 8004e10:	4a0d      	ldr	r2, [pc, #52]	; (8004e48 <ADC_Disable+0x70>)
 8004e12:	4002      	ands	r2, r0
 8004e14:	f042 0202 	orr.w	r2, r2, #2
 8004e18:	609a      	str	r2, [r3, #8]
 8004e1a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8004e1c:	f7ff f9b2 	bl	8004184 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e20:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004e22:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	07d9      	lsls	r1, r3, #31
 8004e28:	d50b      	bpl.n	8004e42 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e2a:	f7ff f9ab 	bl	8004184 <HAL_GetTick>
 8004e2e:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e30:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e32:	2802      	cmp	r0, #2
 8004e34:	d902      	bls.n	8004e3c <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	07d2      	lsls	r2, r2, #31
 8004e3a:	d4de      	bmi.n	8004dfa <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	07db      	lsls	r3, r3, #31
 8004e40:	d4f3      	bmi.n	8004e2a <ADC_Disable+0x52>
  return HAL_OK;
 8004e42:	2000      	movs	r0, #0
}
 8004e44:	bd38      	pop	{r3, r4, r5, pc}
 8004e46:	bf00      	nop
 8004e48:	7fffffc0 	.word	0x7fffffc0

08004e4c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004e4c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004e4e:	4a5a      	ldr	r2, [pc, #360]	; (8004fb8 <ADC_ConfigureBoostMode+0x16c>)
{
 8004e50:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004e52:	6803      	ldr	r3, [r0, #0]
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d029      	beq.n	8004eac <ADC_ConfigureBoostMode+0x60>
 8004e58:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d025      	beq.n	8004eac <ADC_ConfigureBoostMode+0x60>
 8004e60:	4b56      	ldr	r3, [pc, #344]	; (8004fbc <ADC_ConfigureBoostMode+0x170>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004e68:	bf14      	ite	ne
 8004e6a:	2301      	movne	r3, #1
 8004e6c:	2300      	moveq	r3, #0
 8004e6e:	b333      	cbz	r3, 8004ebe <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004e70:	f003 fd38 	bl	80088e4 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004e74:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8004e76:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8004e78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e7c:	f000 808b 	beq.w	8004f96 <ADC_ConfigureBoostMode+0x14a>
 8004e80:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e84:	d06f      	beq.n	8004f66 <ADC_ConfigureBoostMode+0x11a>
 8004e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e8a:	f000 8084 	beq.w	8004f96 <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004e8e:	f7ff f991 	bl	80041b4 <HAL_GetREVID>
 8004e92:	f241 0303 	movw	r3, #4099	; 0x1003
 8004e96:	4298      	cmp	r0, r3
 8004e98:	d84e      	bhi.n	8004f38 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 8004e9a:	4b49      	ldr	r3, [pc, #292]	; (8004fc0 <ADC_ConfigureBoostMode+0x174>)
 8004e9c:	429d      	cmp	r5, r3
 8004e9e:	d92d      	bls.n	8004efc <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	6893      	ldr	r3, [r2, #8]
 8004ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea8:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004eaa:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004eac:	4b45      	ldr	r3, [pc, #276]	; (8004fc4 <ADC_ConfigureBoostMode+0x178>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004eb4:	bf14      	ite	ne
 8004eb6:	2301      	movne	r3, #1
 8004eb8:	2300      	moveq	r3, #0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1d8      	bne.n	8004e70 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004ebe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004ec2:	f004 fe43 	bl	8009b4c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004ec6:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004ec8:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8004eca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004ece:	d06c      	beq.n	8004faa <ADC_ConfigureBoostMode+0x15e>
 8004ed0:	d808      	bhi.n	8004ee4 <ADC_ConfigureBoostMode+0x98>
 8004ed2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004ed6:	d050      	beq.n	8004f7a <ADC_ConfigureBoostMode+0x12e>
 8004ed8:	d916      	bls.n	8004f08 <ADC_ConfigureBoostMode+0xbc>
 8004eda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ede:	d1d6      	bne.n	8004e8e <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 8004ee0:	0945      	lsrs	r5, r0, #5
        break;
 8004ee2:	e7d4      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004ee4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004ee8:	d045      	beq.n	8004f76 <ADC_ConfigureBoostMode+0x12a>
 8004eea:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004eee:	d1ce      	bne.n	8004e8e <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004ef0:	f7ff f960 	bl	80041b4 <HAL_GetREVID>
 8004ef4:	f241 0303 	movw	r3, #4099	; 0x1003
 8004ef8:	4298      	cmp	r0, r3
 8004efa:	d840      	bhi.n	8004f7e <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004efc:	6822      	ldr	r2, [r4, #0]
 8004efe:	6893      	ldr	r3, [r2, #8]
 8004f00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f04:	6093      	str	r3, [r2, #8]
}
 8004f06:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8004f08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f0c:	d006      	beq.n	8004f1c <ADC_ConfigureBoostMode+0xd0>
 8004f0e:	d90a      	bls.n	8004f26 <ADC_ConfigureBoostMode+0xda>
 8004f10:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004f14:	d002      	beq.n	8004f1c <ADC_ConfigureBoostMode+0xd0>
 8004f16:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004f1a:	d1b8      	bne.n	8004e8e <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004f1c:	0c9b      	lsrs	r3, r3, #18
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8004f24:	e7b3      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004f26:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f2a:	d0f7      	beq.n	8004f1c <ADC_ConfigureBoostMode+0xd0>
 8004f2c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004f30:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8004f34:	d0f2      	beq.n	8004f1c <ADC_ConfigureBoostMode+0xd0>
 8004f36:	e7aa      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004f38:	4b23      	ldr	r3, [pc, #140]	; (8004fc8 <ADC_ConfigureBoostMode+0x17c>)
 8004f3a:	429d      	cmp	r5, r3
 8004f3c:	d805      	bhi.n	8004f4a <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004f3e:	6822      	ldr	r2, [r4, #0]
 8004f40:	6893      	ldr	r3, [r2, #8]
 8004f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f46:	6093      	str	r3, [r2, #8]
}
 8004f48:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8004f4a:	4b20      	ldr	r3, [pc, #128]	; (8004fcc <ADC_ConfigureBoostMode+0x180>)
 8004f4c:	429d      	cmp	r5, r3
 8004f4e:	d91a      	bls.n	8004f86 <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 8004f50:	4b1f      	ldr	r3, [pc, #124]	; (8004fd0 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004f52:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8004f54:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004f56:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8004f58:	d829      	bhi.n	8004fae <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f62:	6093      	str	r3, [r2, #8]
}
 8004f64:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8004f66:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004f68:	f7ff f924 	bl	80041b4 <HAL_GetREVID>
 8004f6c:	f241 0303 	movw	r3, #4099	; 0x1003
 8004f70:	4298      	cmp	r0, r3
 8004f72:	d8e1      	bhi.n	8004f38 <ADC_ConfigureBoostMode+0xec>
 8004f74:	e791      	b.n	8004e9a <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 8004f76:	09c5      	lsrs	r5, r0, #7
        break;
 8004f78:	e789      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 8004f7a:	0905      	lsrs	r5, r0, #4
        break;
 8004f7c:	e787      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004f7e:	4b12      	ldr	r3, [pc, #72]	; (8004fc8 <ADC_ConfigureBoostMode+0x17c>)
 8004f80:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8004f84:	d2db      	bcs.n	8004f3e <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004f86:	6822      	ldr	r2, [r4, #0]
 8004f88:	6893      	ldr	r3, [r2, #8]
 8004f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f92:	6093      	str	r3, [r2, #8]
}
 8004f94:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004f96:	0c1b      	lsrs	r3, r3, #16
 8004f98:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004f9c:	f7ff f90a 	bl	80041b4 <HAL_GetREVID>
 8004fa0:	f241 0303 	movw	r3, #4099	; 0x1003
 8004fa4:	4298      	cmp	r0, r3
 8004fa6:	d8c7      	bhi.n	8004f38 <ADC_ConfigureBoostMode+0xec>
 8004fa8:	e777      	b.n	8004e9a <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 8004faa:	0985      	lsrs	r5, r0, #6
        break;
 8004fac:	e76f      	b.n	8004e8e <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004fae:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004fb2:	6093      	str	r3, [r2, #8]
}
 8004fb4:	bd38      	pop	{r3, r4, r5, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40022000 	.word	0x40022000
 8004fbc:	58026300 	.word	0x58026300
 8004fc0:	01312d00 	.word	0x01312d00
 8004fc4:	40022300 	.word	0x40022300
 8004fc8:	00bebc21 	.word	0x00bebc21
 8004fcc:	017d7841 	.word	0x017d7841
 8004fd0:	02faf081 	.word	0x02faf081

08004fd4 <HAL_ADC_Init>:
{
 8004fd4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8004fd6:	2300      	movs	r3, #0
{
 8004fd8:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8004fda:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	f000 80d0 	beq.w	8005182 <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004fe2:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8004fe4:	4604      	mov	r4, r0
 8004fe6:	2d00      	cmp	r5, #0
 8004fe8:	f000 80ba 	beq.w	8005160 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004fec:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004fee:	6893      	ldr	r3, [r2, #8]
 8004ff0:	009d      	lsls	r5, r3, #2
 8004ff2:	d503      	bpl.n	8004ffc <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ff4:	6891      	ldr	r1, [r2, #8]
 8004ff6:	4b71      	ldr	r3, [pc, #452]	; (80051bc <HAL_ADC_Init+0x1e8>)
 8004ff8:	400b      	ands	r3, r1
 8004ffa:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ffc:	6893      	ldr	r3, [r2, #8]
 8004ffe:	00d8      	lsls	r0, r3, #3
 8005000:	d416      	bmi.n	8005030 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005002:	4b6f      	ldr	r3, [pc, #444]	; (80051c0 <HAL_ADC_Init+0x1ec>)
 8005004:	4d6f      	ldr	r5, [pc, #444]	; (80051c4 <HAL_ADC_Init+0x1f0>)
 8005006:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005008:	6890      	ldr	r0, [r2, #8]
 800500a:	099b      	lsrs	r3, r3, #6
 800500c:	496e      	ldr	r1, [pc, #440]	; (80051c8 <HAL_ADC_Init+0x1f4>)
 800500e:	fba5 5303 	umull	r5, r3, r5, r3
 8005012:	4001      	ands	r1, r0
 8005014:	099b      	lsrs	r3, r3, #6
 8005016:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800501a:	3301      	adds	r3, #1
 800501c:	6091      	str	r1, [r2, #8]
 800501e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005020:	9b01      	ldr	r3, [sp, #4]
 8005022:	b12b      	cbz	r3, 8005030 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8005024:	9b01      	ldr	r3, [sp, #4]
 8005026:	3b01      	subs	r3, #1
 8005028:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800502a:	9b01      	ldr	r3, [sp, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f9      	bne.n	8005024 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005030:	6893      	ldr	r3, [r2, #8]
 8005032:	00d9      	lsls	r1, r3, #3
 8005034:	d424      	bmi.n	8005080 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005036:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8005038:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800503a:	f043 0310 	orr.w	r3, r3, #16
 800503e:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005040:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005042:	432b      	orrs	r3, r5
 8005044:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005046:	6893      	ldr	r3, [r2, #8]
 8005048:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800504c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800504e:	d11d      	bne.n	800508c <HAL_ADC_Init+0xb8>
 8005050:	06db      	lsls	r3, r3, #27
 8005052:	d41b      	bmi.n	800508c <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8005054:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005056:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800505a:	f043 0302 	orr.w	r3, r3, #2
 800505e:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005060:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005062:	07de      	lsls	r6, r3, #31
 8005064:	d428      	bmi.n	80050b8 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005066:	4b59      	ldr	r3, [pc, #356]	; (80051cc <HAL_ADC_Init+0x1f8>)
 8005068:	429a      	cmp	r2, r3
 800506a:	d017      	beq.n	800509c <HAL_ADC_Init+0xc8>
 800506c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005070:	429a      	cmp	r2, r3
 8005072:	d013      	beq.n	800509c <HAL_ADC_Init+0xc8>
 8005074:	4b56      	ldr	r3, [pc, #344]	; (80051d0 <HAL_ADC_Init+0x1fc>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	07d9      	lsls	r1, r3, #31
 800507a:	d41d      	bmi.n	80050b8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800507c:	4a55      	ldr	r2, [pc, #340]	; (80051d4 <HAL_ADC_Init+0x200>)
 800507e:	e015      	b.n	80050ac <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005080:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005082:	2500      	movs	r5, #0
 8005084:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005088:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800508a:	d0e1      	beq.n	8005050 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800508c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800508e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005090:	f043 0310 	orr.w	r3, r3, #16
}
 8005094:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005096:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005098:	b002      	add	sp, #8
 800509a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800509c:	4a4b      	ldr	r2, [pc, #300]	; (80051cc <HAL_ADC_Init+0x1f8>)
 800509e:	4b4e      	ldr	r3, [pc, #312]	; (80051d8 <HAL_ADC_Init+0x204>)
 80050a0:	6892      	ldr	r2, [r2, #8]
 80050a2:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	07d8      	lsls	r0, r3, #31
 80050a8:	d406      	bmi.n	80050b8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80050aa:	4a4c      	ldr	r2, [pc, #304]	; (80051dc <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80050ac:	6893      	ldr	r3, [r2, #8]
 80050ae:	6861      	ldr	r1, [r4, #4]
 80050b0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80050b4:	430b      	orrs	r3, r1
 80050b6:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80050b8:	f7ff f87c 	bl	80041b4 <HAL_GetREVID>
 80050bc:	f241 0303 	movw	r3, #4099	; 0x1003
 80050c0:	68a1      	ldr	r1, [r4, #8]
 80050c2:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80050c4:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80050c6:	d851      	bhi.n	800516c <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80050c8:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80050ca:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80050cc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80050ce:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 80050d2:	4302      	orrs	r2, r0
 80050d4:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d103      	bne.n	80050e2 <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80050da:	6a23      	ldr	r3, [r4, #32]
 80050dc:	3b01      	subs	r3, #1
 80050de:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80050e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050e4:	b123      	cbz	r3, 80050f0 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050e6:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80050ea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80050ec:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050ee:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	493b      	ldr	r1, [pc, #236]	; (80051e0 <HAL_ADC_Init+0x20c>)
 80050f4:	68d8      	ldr	r0, [r3, #12]
 80050f6:	4001      	ands	r1, r0
 80050f8:	430a      	orrs	r2, r1
 80050fa:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005102:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005104:	d11c      	bne.n	8005140 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005106:	0712      	lsls	r2, r2, #28
 8005108:	d41a      	bmi.n	8005140 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800510a:	68d9      	ldr	r1, [r3, #12]
 800510c:	4a35      	ldr	r2, [pc, #212]	; (80051e4 <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800510e:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005110:	400a      	ands	r2, r1
 8005112:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005114:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8005118:	430a      	orrs	r2, r1
 800511a:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800511c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8005120:	2a01      	cmp	r2, #1
 8005122:	d03a      	beq.n	800519a <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	f022 0201 	bic.w	r2, r2, #1
 800512a:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800512c:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800512e:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005132:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005136:	430a      	orrs	r2, r1
 8005138:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800513a:	f7ff fe87 	bl	8004e4c <ADC_ConfigureBoostMode>
 800513e:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005140:	68e2      	ldr	r2, [r4, #12]
 8005142:	2a01      	cmp	r2, #1
 8005144:	d021      	beq.n	800518a <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005148:	f022 020f 	bic.w	r2, r2, #15
 800514c:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800514e:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8005150:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005152:	f023 0303 	bic.w	r3, r3, #3
 8005156:	f043 0301 	orr.w	r3, r3, #1
 800515a:	6563      	str	r3, [r4, #84]	; 0x54
}
 800515c:	b002      	add	sp, #8
 800515e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8005160:	f7fe fbf6 	bl	8003950 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005164:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8005166:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800516a:	e73f      	b.n	8004fec <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800516c:	2910      	cmp	r1, #16
 800516e:	d1ab      	bne.n	80050c8 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005170:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005172:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005174:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005176:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 800517a:	430a      	orrs	r2, r1
 800517c:	f042 021c 	orr.w	r2, r2, #28
 8005180:	e7a9      	b.n	80050d6 <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 8005182:	2501      	movs	r5, #1
}
 8005184:	4628      	mov	r0, r5
 8005186:	b002      	add	sp, #8
 8005188:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800518a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800518c:	69a2      	ldr	r2, [r4, #24]
 800518e:	f021 010f 	bic.w	r1, r1, #15
 8005192:	3a01      	subs	r2, #1
 8005194:	430a      	orrs	r2, r1
 8005196:	631a      	str	r2, [r3, #48]	; 0x30
 8005198:	e7d9      	b.n	800514e <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800519a:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 800519e:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80051a0:	3901      	subs	r1, #1
 80051a2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80051a4:	4332      	orrs	r2, r6
 80051a6:	691e      	ldr	r6, [r3, #16]
 80051a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80051ac:	490e      	ldr	r1, [pc, #56]	; (80051e8 <HAL_ADC_Init+0x214>)
 80051ae:	4302      	orrs	r2, r0
 80051b0:	4031      	ands	r1, r6
 80051b2:	430a      	orrs	r2, r1
 80051b4:	f042 0201 	orr.w	r2, r2, #1
 80051b8:	611a      	str	r2, [r3, #16]
 80051ba:	e7b7      	b.n	800512c <HAL_ADC_Init+0x158>
 80051bc:	5fffffc0 	.word	0x5fffffc0
 80051c0:	240001ec 	.word	0x240001ec
 80051c4:	053e2d63 	.word	0x053e2d63
 80051c8:	6fffffc0 	.word	0x6fffffc0
 80051cc:	40022000 	.word	0x40022000
 80051d0:	58026000 	.word	0x58026000
 80051d4:	58026300 	.word	0x58026300
 80051d8:	40022100 	.word	0x40022100
 80051dc:	40022300 	.word	0x40022300
 80051e0:	fff0c003 	.word	0xfff0c003
 80051e4:	ffffbffc 	.word	0xffffbffc
 80051e8:	fc00f81e 	.word	0xfc00f81e

080051ec <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80051ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ee:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051f0:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
{
 80051f4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80051f6:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 80051f8:	2901      	cmp	r1, #1
  __IO uint32_t wait_loop_index = 0UL;
 80051fa:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 80051fc:	d03e      	beq.n	800527c <HAL_ADCEx_Calibration_Start+0x90>
 80051fe:	2301      	movs	r3, #1
 8005200:	4604      	mov	r4, r0
 8005202:	4617      	mov	r7, r2
 8005204:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005208:	f7ff fde6 	bl	8004dd8 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800520c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 800520e:	b9e0      	cbnz	r0, 800524a <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8005210:	4e1c      	ldr	r6, [pc, #112]	; (8005284 <HAL_ADCEx_Calibration_Start+0x98>)
  MODIFY_REG(ADCx->CR,
 8005212:	f007 4280 	and.w	r2, r7, #1073741824	; 0x40000000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005216:	6821      	ldr	r1, [r4, #0]
 8005218:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
    ADC_STATE_CLR_SET(hadc->State,
 800521c:	401e      	ands	r6, r3
 800521e:	4b1a      	ldr	r3, [pc, #104]	; (8005288 <HAL_ADCEx_Calibration_Start+0x9c>)

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005220:	4f1a      	ldr	r7, [pc, #104]	; (800528c <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8005222:	f046 0602 	orr.w	r6, r6, #2
 8005226:	6566      	str	r6, [r4, #84]	; 0x54
 8005228:	688e      	ldr	r6, [r1, #8]
 800522a:	4033      	ands	r3, r6
 800522c:	4313      	orrs	r3, r2
 800522e:	432b      	orrs	r3, r5
 8005230:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005234:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005236:	688b      	ldr	r3, [r1, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	db0e      	blt.n	800525a <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800523c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800523e:	f023 0303 	bic.w	r3, r3, #3
 8005242:	f043 0301 	orr.w	r3, r3, #1
 8005246:	6563      	str	r3, [r4, #84]	; 0x54
 8005248:	e002      	b.n	8005250 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800524a:	f043 0310 	orr.w	r3, r3, #16
 800524e:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005250:	2300      	movs	r3, #0
 8005252:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8005256:	b003      	add	sp, #12
 8005258:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800525a:	9b01      	ldr	r3, [sp, #4]
 800525c:	3301      	adds	r3, #1
 800525e:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005260:	9b01      	ldr	r3, [sp, #4]
 8005262:	42bb      	cmp	r3, r7
 8005264:	d3e7      	bcc.n	8005236 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8005266:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8005268:	2200      	movs	r2, #0
        return HAL_ERROR;
 800526a:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800526c:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8005270:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8005274:	f043 0310 	orr.w	r3, r3, #16
 8005278:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 800527a:	e7ec      	b.n	8005256 <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 800527c:	2002      	movs	r0, #2
}
 800527e:	b003      	add	sp, #12
 8005280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005282:	bf00      	nop
 8005284:	ffffeefd 	.word	0xffffeefd
 8005288:	3ffeffc0 	.word	0x3ffeffc0
 800528c:	25c3f800 	.word	0x25c3f800

08005290 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005294:	f8d0 9000 	ldr.w	r9, [r0]
{
 8005298:	b09b      	sub	sp, #108	; 0x6c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800529a:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800529e:	f015 0504 	ands.w	r5, r5, #4
 80052a2:	d116      	bne.n	80052d2 <HAL_ADCEx_MultiModeStart_DMA+0x42>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80052a4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80052a8:	4604      	mov	r4, r0
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d011      	beq.n	80052d2 <HAL_ADCEx_MultiModeStart_DMA+0x42>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80052ae:	4b2e      	ldr	r3, [pc, #184]	; (8005368 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
    __HAL_LOCK(hadc);
 80052b0:	2601      	movs	r6, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80052b2:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80052b4:	4599      	cmp	r9, r3
    __HAL_LOCK(hadc);
 80052b6:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80052ba:	9517      	str	r5, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80052bc:	d00d      	beq.n	80052da <HAL_ADCEx_MultiModeStart_DMA+0x4a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052be:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80052c0:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 80052c2:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052c6:	f043 0320 	orr.w	r3, r3, #32
 80052ca:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 80052cc:	b01b      	add	sp, #108	; 0x6c
 80052ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 80052d2:	2002      	movs	r0, #2
}
 80052d4:	b01b      	add	sp, #108	; 0x6c
 80052d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052da:	4d24      	ldr	r5, [pc, #144]	; (800536c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 80052dc:	460f      	mov	r7, r1
 80052de:	4690      	mov	r8, r2
 80052e0:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 80052e2:	f7ff fd23 	bl	8004d2c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80052e6:	b128      	cbz	r0, 80052f4 <HAL_ADCEx_MultiModeStart_DMA+0x64>
      __HAL_UNLOCK(hadc);
 80052e8:	2300      	movs	r3, #0
 80052ea:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80052ee:	b01b      	add	sp, #108	; 0x6c
 80052f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80052f4:	a801      	add	r0, sp, #4
 80052f6:	f7ff fd19 	bl	8004d2c <ADC_Enable>
 80052fa:	4603      	mov	r3, r0
    if (tmp_hal_status == HAL_OK)
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d1f3      	bne.n	80052e8 <HAL_ADCEx_MultiModeStart_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8005300:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8005302:	4a1b      	ldr	r2, [pc, #108]	; (8005370 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005304:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8005306:	400a      	ands	r2, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005308:	4e1a      	ldr	r6, [pc, #104]	; (8005374 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800530a:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005380 <HAL_ADCEx_MultiModeStart_DMA+0xf0>
      ADC_STATE_CLR_SET(hadc->State,
 800530e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8005312:	4919      	ldr	r1, [pc, #100]	; (8005378 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      ADC_STATE_CLR_SET(hadc->State,
 8005314:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8005316:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005318:	63c6      	str	r6, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800531a:	6826      	ldr	r6, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800531c:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005320:	454e      	cmp	r6, r9
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8005322:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005324:	d01c      	beq.n	8005360 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8005326:	42ae      	cmp	r6, r5
 8005328:	d01a      	beq.n	8005360 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 800532a:	f8df c058 	ldr.w	ip, [pc, #88]	; 8005384 <HAL_ADCEx_MultiModeStart_DMA+0xf4>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800532e:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 8005330:	2500      	movs	r5, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8005332:	4643      	mov	r3, r8
 8005334:	463a      	mov	r2, r7
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005336:	6031      	str	r1, [r6, #0]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8005338:	f10c 010c 	add.w	r1, ip, #12
      __HAL_UNLOCK(hadc);
 800533c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005340:	6875      	ldr	r5, [r6, #4]
 8005342:	f045 0510 	orr.w	r5, r5, #16
 8005346:	6075      	str	r5, [r6, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8005348:	f000 fe70 	bl	800602c <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 800534c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800534e:	4b0b      	ldr	r3, [pc, #44]	; (800537c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8005350:	6891      	ldr	r1, [r2, #8]
 8005352:	400b      	ands	r3, r1
 8005354:	f043 0304 	orr.w	r3, r3, #4
 8005358:	6093      	str	r3, [r2, #8]
}
 800535a:	b01b      	add	sp, #108	; 0x6c
 800535c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005360:	f8df c024 	ldr.w	ip, [pc, #36]	; 8005388 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 8005364:	e7e3      	b.n	800532e <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8005366:	bf00      	nop
 8005368:	40022000 	.word	0x40022000
 800536c:	40022100 	.word	0x40022100
 8005370:	fffff0fe 	.word	0xfffff0fe
 8005374:	080044a9 	.word	0x080044a9
 8005378:	08004515 	.word	0x08004515
 800537c:	7fffffc0 	.word	0x7fffffc0
 8005380:	0800421d 	.word	0x0800421d
 8005384:	58026300 	.word	0x58026300
 8005388:	40022300 	.word	0x40022300

0800538c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop

08005390 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop

08005394 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop

08005398 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop

0800539c <HAL_ADCEx_EndOfSamplingCallback>:
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop

080053a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80053a0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80053a2:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80053a6:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053a8:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80053aa:	2a01      	cmp	r2, #1
 80053ac:	d04d      	beq.n	800544a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80053ae:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80053b0:	4c2b      	ldr	r4, [pc, #172]	; (8005460 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80053b2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80053b4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80053b6:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80053b8:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80053ba:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 80053bc:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80053c0:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80053c2:	d008      	beq.n	80053d6 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053c4:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053ca:	f041 0120 	orr.w	r1, r1, #32
 80053ce:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80053d0:	b01a      	add	sp, #104	; 0x68
 80053d2:	bcf0      	pop	{r4, r5, r6, r7}
 80053d4:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053d6:	4c23      	ldr	r4, [pc, #140]	; (8005464 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80053d8:	68a2      	ldr	r2, [r4, #8]
 80053da:	0752      	lsls	r2, r2, #29
 80053dc:	d50b      	bpl.n	80053f6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80053de:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80053e2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e4:	f042 0220 	orr.w	r2, r2, #32
 80053e8:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80053f0:	b01a      	add	sp, #104	; 0x68
 80053f2:	bcf0      	pop	{r4, r5, r6, r7}
 80053f4:	4770      	bx	lr
 80053f6:	68a8      	ldr	r0, [r5, #8]
 80053f8:	f010 0004 	ands.w	r0, r0, #4
 80053fc:	d1f0      	bne.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053fe:	b1c6      	cbz	r6, 8005432 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005400:	f8df c068 	ldr.w	ip, [pc, #104]	; 800546c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8005404:	684f      	ldr	r7, [r1, #4]
 8005406:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800540a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800540e:	433a      	orrs	r2, r7
 8005410:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005414:	68ad      	ldr	r5, [r5, #8]
 8005416:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005418:	432a      	orrs	r2, r5
 800541a:	07d4      	lsls	r4, r2, #31
 800541c:	d413      	bmi.n	8005446 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 800541e:	688a      	ldr	r2, [r1, #8]
 8005420:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8005424:	4910      	ldr	r1, [pc, #64]	; (8005468 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005426:	4316      	orrs	r6, r2
 8005428:	4021      	ands	r1, r4
 800542a:	430e      	orrs	r6, r1
 800542c:	f8cc 6008 	str.w	r6, [ip, #8]
 8005430:	e7db      	b.n	80053ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005432:	490e      	ldr	r1, [pc, #56]	; (800546c <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8005434:	688a      	ldr	r2, [r1, #8]
 8005436:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800543a:	608a      	str	r2, [r1, #8]
 800543c:	68a8      	ldr	r0, [r5, #8]
 800543e:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005440:	4302      	orrs	r2, r0
 8005442:	07d0      	lsls	r0, r2, #31
 8005444:	d505      	bpl.n	8005452 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005446:	2000      	movs	r0, #0
 8005448:	e7cf      	b.n	80053ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800544a:	2002      	movs	r0, #2
}
 800544c:	b01a      	add	sp, #104	; 0x68
 800544e:	bcf0      	pop	{r4, r5, r6, r7}
 8005450:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005452:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005454:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005456:	4a04      	ldr	r2, [pc, #16]	; (8005468 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005458:	4022      	ands	r2, r4
 800545a:	608a      	str	r2, [r1, #8]
 800545c:	e7c5      	b.n	80053ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800545e:	bf00      	nop
 8005460:	40022000 	.word	0x40022000
 8005464:	40022100 	.word	0x40022100
 8005468:	fffff0e0 	.word	0xfffff0e0
 800546c:	40022300 	.word	0x40022300

08005470 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005470:	4907      	ldr	r1, [pc, #28]	; (8005490 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005472:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8005474:	4b07      	ldr	r3, [pc, #28]	; (8005494 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005476:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005478:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800547c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800547e:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8005482:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005484:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005488:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800548a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800548c:	60cb      	str	r3, [r1, #12]
 800548e:	4770      	bx	lr
 8005490:	e000ed00 	.word	0xe000ed00
 8005494:	05fa0000 	.word	0x05fa0000

08005498 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005498:	4b19      	ldr	r3, [pc, #100]	; (8005500 <HAL_NVIC_SetPriority+0x68>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054a0:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054a2:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054a6:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054a8:	2d04      	cmp	r5, #4
 80054aa:	bf28      	it	cs
 80054ac:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ae:	2c06      	cmp	r4, #6
 80054b0:	d919      	bls.n	80054e6 <HAL_NVIC_SetPriority+0x4e>
 80054b2:	3b03      	subs	r3, #3
 80054b4:	f04f 34ff 	mov.w	r4, #4294967295
 80054b8:	409c      	lsls	r4, r3
 80054ba:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054be:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80054c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054c4:	fa04 f405 	lsl.w	r4, r4, r5
 80054c8:	ea21 0104 	bic.w	r1, r1, r4
 80054cc:	fa01 f103 	lsl.w	r1, r1, r3
 80054d0:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80054d4:	db0a      	blt.n	80054ec <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054d6:	0109      	lsls	r1, r1, #4
 80054d8:	4b0a      	ldr	r3, [pc, #40]	; (8005504 <HAL_NVIC_SetPriority+0x6c>)
 80054da:	b2c9      	uxtb	r1, r1
 80054dc:	4403      	add	r3, r0
 80054de:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80054e2:	bc30      	pop	{r4, r5}
 80054e4:	4770      	bx	lr
 80054e6:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054e8:	4613      	mov	r3, r2
 80054ea:	e7e8      	b.n	80054be <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ec:	f000 000f 	and.w	r0, r0, #15
 80054f0:	0109      	lsls	r1, r1, #4
 80054f2:	4b05      	ldr	r3, [pc, #20]	; (8005508 <HAL_NVIC_SetPriority+0x70>)
 80054f4:	b2c9      	uxtb	r1, r1
 80054f6:	4403      	add	r3, r0
 80054f8:	7619      	strb	r1, [r3, #24]
 80054fa:	bc30      	pop	{r4, r5}
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	e000ed00 	.word	0xe000ed00
 8005504:	e000e100 	.word	0xe000e100
 8005508:	e000ecfc 	.word	0xe000ecfc

0800550c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800550c:	2800      	cmp	r0, #0
 800550e:	db07      	blt.n	8005520 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005510:	2301      	movs	r3, #1
 8005512:	f000 011f 	and.w	r1, r0, #31
 8005516:	4a03      	ldr	r2, [pc, #12]	; (8005524 <HAL_NVIC_EnableIRQ+0x18>)
 8005518:	0940      	lsrs	r0, r0, #5
 800551a:	408b      	lsls	r3, r1
 800551c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	e000e100 	.word	0xe000e100

08005528 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005528:	3801      	subs	r0, #1
 800552a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800552e:	d20d      	bcs.n	800554c <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005530:	4b07      	ldr	r3, [pc, #28]	; (8005550 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005532:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005534:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005536:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005538:	25f0      	movs	r5, #240	; 0xf0
 800553a:	4c06      	ldr	r4, [pc, #24]	; (8005554 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800553c:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800553e:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005540:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005546:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8005548:	bc30      	pop	{r4, r5}
 800554a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800554c:	2001      	movs	r0, #1
 800554e:	4770      	bx	lr
 8005550:	e000e010 	.word	0xe000e010
 8005554:	e000ed00 	.word	0xe000ed00

08005558 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8005558:	b188      	cbz	r0, 800557e <HAL_DAC_Init+0x26>
{
 800555a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800555c:	7903      	ldrb	r3, [r0, #4]
 800555e:	4604      	mov	r4, r0
 8005560:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005564:	b13b      	cbz	r3, 8005576 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005566:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005568:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800556a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800556c:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800556e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005570:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005572:	7122      	strb	r2, [r4, #4]
}
 8005574:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005576:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005578:	f7fe fa9c 	bl	8003ab4 <HAL_DAC_MspInit>
 800557c:	e7f3      	b.n	8005566 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800557e:	2001      	movs	r0, #1
}
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop

08005584 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005584:	7942      	ldrb	r2, [r0, #5]
 8005586:	2a01      	cmp	r2, #1
 8005588:	d026      	beq.n	80055d8 <HAL_DAC_Start+0x54>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800558a:	4603      	mov	r3, r0

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800558c:	2201      	movs	r2, #1
 800558e:	6800      	ldr	r0, [r0, #0]
{
 8005590:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 8005592:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8005594:	f001 0510 	and.w	r5, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8005598:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800559a:	40aa      	lsls	r2, r5
 800559c:	6806      	ldr	r6, [r0, #0]
 800559e:	4332      	orrs	r2, r6
 80055a0:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80055a2:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 80055a4:	b971      	cbnz	r1, 80055c4 <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80055a6:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 80055aa:	42a2      	cmp	r2, r4
 80055ac:	d103      	bne.n	80055b6 <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80055ae:	6842      	ldr	r2, [r0, #4]
 80055b0:	f042 0201 	orr.w	r2, r2, #1
 80055b4:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80055b6:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80055b8:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 80055ba:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80055bc:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 80055be:	715a      	strb	r2, [r3, #5]
}
 80055c0:	bc70      	pop	{r4, r5, r6}
 80055c2:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80055c4:	40ac      	lsls	r4, r5
 80055c6:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 80055ca:	42a2      	cmp	r2, r4
 80055cc:	d1f3      	bne.n	80055b6 <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80055ce:	6842      	ldr	r2, [r0, #4]
 80055d0:	f042 0202 	orr.w	r2, r2, #2
 80055d4:	6042      	str	r2, [r0, #4]
 80055d6:	e7ee      	b.n	80055b6 <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 80055d8:	2002      	movs	r0, #2
}
 80055da:	4770      	bx	lr

080055dc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80055e0:	7940      	ldrb	r0, [r0, #5]
{
 80055e2:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdac);
 80055e4:	2801      	cmp	r0, #1
 80055e6:	d057      	beq.n	8005698 <HAL_DAC_Start_DMA+0xbc>
 80055e8:	460d      	mov	r5, r1
 80055ea:	2001      	movs	r0, #1
 80055ec:	4611      	mov	r1, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80055ee:	2202      	movs	r2, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80055f0:	6827      	ldr	r7, [r4, #0]
  __HAL_LOCK(hdac);
 80055f2:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80055f4:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 80055f6:	bb4d      	cbnz	r5, 800564c <HAL_DAC_Start_DMA+0x70>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80055f8:	683a      	ldr	r2, [r7, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80055fa:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80055fc:	68a0      	ldr	r0, [r4, #8]
 80055fe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80056e4 <HAL_DAC_Start_DMA+0x108>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005602:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005606:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 80056e8 <HAL_DAC_Start_DMA+0x10c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800560a:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800560e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80056ec <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005612:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005616:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800561a:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 800561c:	d044      	beq.n	80056a8 <HAL_DAC_Start_DMA+0xcc>
 800561e:	2e08      	cmp	r6, #8
 8005620:	d03f      	beq.n	80056a2 <HAL_DAC_Start_DMA+0xc6>
 8005622:	2e00      	cmp	r6, #0
 8005624:	d03a      	beq.n	800569c <HAL_DAC_Start_DMA+0xc0>
 8005626:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005628:	683e      	ldr	r6, [r7, #0]
 800562a:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 800562e:	603e      	str	r6, [r7, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005630:	f000 fcfc 	bl	800602c <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005634:	2300      	movs	r3, #0
 8005636:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8005638:	bb48      	cbnz	r0, 800568e <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	f005 0110 	and.w	r1, r5, #16
 8005640:	2501      	movs	r5, #1
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	408d      	lsls	r5, r1
 8005646:	4315      	orrs	r5, r2
 8005648:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 800564a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800564c:	683a      	ldr	r2, [r7, #0]
    switch (Alignment)
 800564e:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005650:	68e0      	ldr	r0, [r4, #12]
 8005652:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80056f0 <HAL_DAC_Start_DMA+0x114>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005656:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800565a:	f8df e098 	ldr.w	lr, [pc, #152]	; 80056f4 <HAL_DAC_Start_DMA+0x118>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800565e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005662:	f8df c094 	ldr.w	ip, [pc, #148]	; 80056f8 <HAL_DAC_Start_DMA+0x11c>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005666:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800566a:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800566e:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8005670:	d02f      	beq.n	80056d2 <HAL_DAC_Start_DMA+0xf6>
 8005672:	2e08      	cmp	r6, #8
 8005674:	d024      	beq.n	80056c0 <HAL_DAC_Start_DMA+0xe4>
 8005676:	b1d6      	cbz	r6, 80056ae <HAL_DAC_Start_DMA+0xd2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005678:	683e      	ldr	r6, [r7, #0]
    switch (Alignment)
 800567a:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800567c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8005680:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005682:	f000 fcd3 	bl	800602c <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8005686:	2300      	movs	r3, #0
 8005688:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 800568a:	2800      	cmp	r0, #0
 800568c:	d0d5      	beq.n	800563a <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800568e:	6923      	ldr	r3, [r4, #16]
 8005690:	f043 0304 	orr.w	r3, r3, #4
 8005694:	6123      	str	r3, [r4, #16]
}
 8005696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8005698:	2002      	movs	r0, #2
}
 800569a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800569c:	f107 0208 	add.w	r2, r7, #8
        break;
 80056a0:	e7c2      	b.n	8005628 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80056a2:	f107 0210 	add.w	r2, r7, #16
        break;
 80056a6:	e7bf      	b.n	8005628 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80056a8:	f107 020c 	add.w	r2, r7, #12
        break;
 80056ac:	e7bc      	b.n	8005628 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056ae:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80056b0:	f107 0214 	add.w	r2, r7, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056b4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80056b8:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80056ba:	f000 fcb7 	bl	800602c <HAL_DMA_Start_IT>
 80056be:	e7e2      	b.n	8005686 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056c0:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80056c2:	f107 021c 	add.w	r2, r7, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056c6:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80056ca:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80056cc:	f000 fcae 	bl	800602c <HAL_DMA_Start_IT>
 80056d0:	e7d9      	b.n	8005686 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056d2:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80056d4:	f107 0218 	add.w	r2, r7, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80056d8:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80056dc:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80056de:	f000 fca5 	bl	800602c <HAL_DMA_Start_IT>
 80056e2:	e7d0      	b.n	8005686 <HAL_DAC_Start_DMA+0xaa>
 80056e4:	0800572d 	.word	0x0800572d
 80056e8:	0800573d 	.word	0x0800573d
 80056ec:	0800574d 	.word	0x0800574d
 80056f0:	08005929 	.word	0x08005929
 80056f4:	0800593d 	.word	0x0800593d
 80056f8:	0800594d 	.word	0x0800594d

080056fc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80056fc:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80056fe:	6800      	ldr	r0, [r0, #0]
{
 8005700:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 8005702:	2400      	movs	r4, #0
 8005704:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8005706:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8005708:	b951      	cbnz	r1, 8005720 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800570a:	9901      	ldr	r1, [sp, #4]
 800570c:	3108      	adds	r1, #8
 800570e:	440a      	add	r2, r1
 8005710:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005712:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8005714:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8005716:	6013      	str	r3, [r2, #0]
}
 8005718:	b003      	add	sp, #12
 800571a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800571e:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005720:	9901      	ldr	r1, [sp, #4]
 8005722:	3114      	adds	r1, #20
 8005724:	440a      	add	r2, r1
 8005726:	9201      	str	r2, [sp, #4]
 8005728:	e7f3      	b.n	8005712 <HAL_DAC_SetValue+0x16>
 800572a:	bf00      	nop

0800572c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800572c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800572e:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005730:	4620      	mov	r0, r4
 8005732:	f7fc fddf 	bl	80022f4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005736:	2301      	movs	r3, #1
 8005738:	7123      	strb	r3, [r4, #4]
}
 800573a:	bd10      	pop	{r4, pc}

0800573c <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800573c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800573e:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005740:	f7fc fdea 	bl	8002318 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005744:	bd08      	pop	{r3, pc}
 8005746:	bf00      	nop

08005748 <HAL_DAC_ErrorCallbackCh1>:
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop

0800574c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800574c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800574e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005750:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005752:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005754:	f043 0304 	orr.w	r3, r3, #4
 8005758:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800575a:	f7ff fff5 	bl	8005748 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800575e:	2301      	movs	r3, #1
 8005760:	7123      	strb	r3, [r4, #4]
}
 8005762:	bd10      	pop	{r4, pc}

08005764 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop

08005768 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005768:	6803      	ldr	r3, [r0, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	0491      	lsls	r1, r2, #18
{
 800576e:	b510      	push	{r4, lr}
 8005770:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005772:	d502      	bpl.n	800577a <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005774:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005776:	0492      	lsls	r2, r2, #18
 8005778:	d418      	bmi.n	80057ac <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	0091      	lsls	r1, r2, #2
 800577e:	d502      	bpl.n	8005786 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005782:	0092      	lsls	r2, r2, #2
 8005784:	d400      	bmi.n	8005788 <HAL_DAC_IRQHandler+0x20>
}
 8005786:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8005788:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800578a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800578e:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8005790:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005792:	6922      	ldr	r2, [r4, #16]
 8005794:	f042 0202 	orr.w	r2, r2, #2
 8005798:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800579a:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 80057a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80057a6:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80057a8:	f000 b8dc 	b.w	8005964 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80057ac:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80057ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 80057b2:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80057b4:	6902      	ldr	r2, [r0, #16]
 80057b6:	f042 0201 	orr.w	r2, r2, #1
 80057ba:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80057bc:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057c4:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80057c6:	f7ff ffcd 	bl	8005764 <HAL_DAC_DMAUnderrunCallbackCh1>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	e7d5      	b.n	800577a <HAL_DAC_IRQHandler+0x12>
 80057ce:	bf00      	nop

080057d0 <HAL_DAC_ConfigChannel>:
{
 80057d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 80057d4:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80057d6:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f000 8095 	beq.w	8005908 <HAL_DAC_ConfigChannel+0x138>
 80057de:	4615      	mov	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 80057e0:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 80057e2:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80057e4:	2f04      	cmp	r7, #4
 80057e6:	4606      	mov	r6, r0
 80057e8:	460c      	mov	r4, r1
  __HAL_LOCK(hdac);
 80057ea:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80057ec:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80057ee:	d04a      	beq.n	8005886 <HAL_DAC_ConfigChannel+0xb6>
 80057f0:	f005 0210 	and.w	r2, r5, #16
 80057f4:	6801      	ldr	r1, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80057f6:	6923      	ldr	r3, [r4, #16]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d108      	bne.n	800580e <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80057fc:	251f      	movs	r5, #31
    tmpreg1 = hdac->Instance->CCR;
 80057fe:	6b88      	ldr	r0, [r1, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005800:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005802:	4095      	lsls	r5, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005804:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005806:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800580a:	4303      	orrs	r3, r0
    hdac->Instance->CCR = tmpreg1;
 800580c:	638b      	str	r3, [r1, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800580e:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005810:	68e5      	ldr	r5, [r4, #12]
  tmpreg1 = hdac->Instance->MCR;
 8005812:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005814:	4090      	lsls	r0, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005816:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005818:	ea23 0000 	bic.w	r0, r3, r0
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800581c:	d02e      	beq.n	800587c <HAL_DAC_ConfigChannel+0xac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800581e:	2d02      	cmp	r5, #2
 8005820:	68a5      	ldr	r5, [r4, #8]
 8005822:	d02e      	beq.n	8005882 <HAL_DAC_ConfigChannel+0xb2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005824:	fab5 f385 	clz	r3, r5
 8005828:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800582a:	432b      	orrs	r3, r5
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800582c:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005830:	6865      	ldr	r5, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005832:	f640 74fe 	movw	r4, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005836:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005838:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800583c:	fa04 f702 	lsl.w	r7, r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005840:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005842:	4093      	lsls	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005844:	24c0      	movs	r4, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 8005846:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 800584a:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800584e:	4303      	orrs	r3, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005850:	4094      	lsls	r4, r2
  return HAL_OK;
 8005852:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 8005854:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005856:	680b      	ldr	r3, [r1, #0]
 8005858:	ea23 0308 	bic.w	r3, r3, r8
 800585c:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 800585e:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005860:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005864:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 8005866:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005868:	680a      	ldr	r2, [r1, #0]
 800586a:	ea22 0204 	bic.w	r2, r2, r4
 800586e:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8005870:	f886 e004 	strb.w	lr, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005874:	f886 c005 	strb.w	ip, [r6, #5]
}
 8005878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800587c:	68a5      	ldr	r5, [r4, #8]
    connectOnChip = 0x00000000UL;
 800587e:	2300      	movs	r3, #0
 8005880:	e7d3      	b.n	800582a <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 8005882:	2301      	movs	r3, #1
 8005884:	e7d1      	b.n	800582a <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8005886:	f7fe fc7d 	bl	8004184 <HAL_GetTick>
 800588a:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800588c:	b9c5      	cbnz	r5, 80058c0 <HAL_DAC_ConfigChannel+0xf0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800588e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005920 <HAL_DAC_ConfigChannel+0x150>
 8005892:	e004      	b.n	800589e <HAL_DAC_ConfigChannel+0xce>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005894:	f7fe fc76 	bl	8004184 <HAL_GetTick>
 8005898:	1bc3      	subs	r3, r0, r7
 800589a:	2b01      	cmp	r3, #1
 800589c:	d837      	bhi.n	800590e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800589e:	6833      	ldr	r3, [r6, #0]
 80058a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a2:	ea13 0f08 	tst.w	r3, r8
 80058a6:	d1f5      	bne.n	8005894 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 80058a8:	2001      	movs	r0, #1
 80058aa:	f7fe fc71 	bl	8004190 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80058ae:	6831      	ldr	r1, [r6, #0]
 80058b0:	69a3      	ldr	r3, [r4, #24]
 80058b2:	640b      	str	r3, [r1, #64]	; 0x40
 80058b4:	e00e      	b.n	80058d4 <HAL_DAC_ConfigChannel+0x104>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80058b6:	f7fe fc65 	bl	8004184 <HAL_GetTick>
 80058ba:	1bc3      	subs	r3, r0, r7
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d826      	bhi.n	800590e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80058c0:	6833      	ldr	r3, [r6, #0]
 80058c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	dbf6      	blt.n	80058b6 <HAL_DAC_ConfigChannel+0xe6>
      HAL_Delay(1U);
 80058c8:	2001      	movs	r0, #1
 80058ca:	f7fe fc61 	bl	8004190 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80058ce:	6831      	ldr	r1, [r6, #0]
 80058d0:	69a3      	ldr	r3, [r4, #24]
 80058d2:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80058d4:	f005 0210 	and.w	r2, r5, #16
 80058d8:	f240 3cff 	movw	ip, #1023	; 0x3ff
 80058dc:	6c88      	ldr	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80058de:	23ff      	movs	r3, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80058e0:	69e7      	ldr	r7, [r4, #28]
 80058e2:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80058e6:	fa03 f502 	lsl.w	r5, r3, r2
 80058ea:	6a23      	ldr	r3, [r4, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80058ec:	4097      	lsls	r7, r2
 80058ee:	ea20 000c 	bic.w	r0, r0, ip
 80058f2:	4338      	orrs	r0, r7
 80058f4:	6827      	ldr	r7, [r4, #0]
 80058f6:	6488      	str	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80058f8:	fa03 f002 	lsl.w	r0, r3, r2
 80058fc:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80058fe:	ea23 0305 	bic.w	r3, r3, r5
 8005902:	4303      	orrs	r3, r0
 8005904:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005906:	e776      	b.n	80057f6 <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 8005908:	2002      	movs	r0, #2
}
 800590a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800590e:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005910:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005912:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 8005916:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005918:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800591a:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 800591c:	e7ac      	b.n	8005878 <HAL_DAC_ConfigChannel+0xa8>
 800591e:	bf00      	nop
 8005920:	20008000 	.word	0x20008000

08005924 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop

08005928 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005928:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800592a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800592c:	4620      	mov	r0, r4
 800592e:	f7ff fff9 	bl	8005924 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005932:	2301      	movs	r3, #1
 8005934:	7123      	strb	r3, [r4, #4]
}
 8005936:	bd10      	pop	{r4, pc}

08005938 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop

0800593c <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800593c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800593e:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005940:	f7ff fffa 	bl	8005938 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005944:	bd08      	pop	{r3, pc}
 8005946:	bf00      	nop

08005948 <HAL_DACEx_ErrorCallbackCh2>:
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800594c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800594e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005950:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005952:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005954:	f043 0304 	orr.w	r3, r3, #4
 8005958:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800595a:	f7ff fff5 	bl	8005948 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800595e:	2301      	movs	r3, #1
 8005960:	7123      	strb	r3, [r4, #4]
}
 8005962:	bd10      	pop	{r4, pc}

08005964 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop

08005968 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005968:	6802      	ldr	r2, [r0, #0]
 800596a:	4b35      	ldr	r3, [pc, #212]	; (8005a40 <DMA_CalcBaseAndBitshift+0xd8>)
 800596c:	4935      	ldr	r1, [pc, #212]	; (8005a44 <DMA_CalcBaseAndBitshift+0xdc>)
{
 800596e:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005970:	4c35      	ldr	r4, [pc, #212]	; (8005a48 <DMA_CalcBaseAndBitshift+0xe0>)
 8005972:	4d36      	ldr	r5, [pc, #216]	; (8005a4c <DMA_CalcBaseAndBitshift+0xe4>)
 8005974:	42a2      	cmp	r2, r4
 8005976:	bf18      	it	ne
 8005978:	429a      	cmpne	r2, r3
 800597a:	f104 0448 	add.w	r4, r4, #72	; 0x48
 800597e:	bf0c      	ite	eq
 8005980:	2301      	moveq	r3, #1
 8005982:	2300      	movne	r3, #0
 8005984:	428a      	cmp	r2, r1
 8005986:	bf08      	it	eq
 8005988:	f043 0301 	orreq.w	r3, r3, #1
 800598c:	3148      	adds	r1, #72	; 0x48
 800598e:	42aa      	cmp	r2, r5
 8005990:	bf08      	it	eq
 8005992:	f043 0301 	orreq.w	r3, r3, #1
 8005996:	3548      	adds	r5, #72	; 0x48
 8005998:	42a2      	cmp	r2, r4
 800599a:	bf08      	it	eq
 800599c:	f043 0301 	orreq.w	r3, r3, #1
 80059a0:	3448      	adds	r4, #72	; 0x48
 80059a2:	428a      	cmp	r2, r1
 80059a4:	bf08      	it	eq
 80059a6:	f043 0301 	orreq.w	r3, r3, #1
 80059aa:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80059ae:	42aa      	cmp	r2, r5
 80059b0:	bf08      	it	eq
 80059b2:	f043 0301 	orreq.w	r3, r3, #1
 80059b6:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80059ba:	42a2      	cmp	r2, r4
 80059bc:	bf08      	it	eq
 80059be:	f043 0301 	orreq.w	r3, r3, #1
 80059c2:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80059c6:	428a      	cmp	r2, r1
 80059c8:	bf08      	it	eq
 80059ca:	f043 0301 	orreq.w	r3, r3, #1
 80059ce:	3148      	adds	r1, #72	; 0x48
 80059d0:	42aa      	cmp	r2, r5
 80059d2:	bf08      	it	eq
 80059d4:	f043 0301 	orreq.w	r3, r3, #1
 80059d8:	3548      	adds	r5, #72	; 0x48
 80059da:	42a2      	cmp	r2, r4
 80059dc:	bf08      	it	eq
 80059de:	f043 0301 	orreq.w	r3, r3, #1
 80059e2:	3448      	adds	r4, #72	; 0x48
 80059e4:	428a      	cmp	r2, r1
 80059e6:	bf08      	it	eq
 80059e8:	f043 0301 	orreq.w	r3, r3, #1
 80059ec:	3148      	adds	r1, #72	; 0x48
 80059ee:	42aa      	cmp	r2, r5
 80059f0:	bf08      	it	eq
 80059f2:	f043 0301 	orreq.w	r3, r3, #1
 80059f6:	42a2      	cmp	r2, r4
 80059f8:	bf08      	it	eq
 80059fa:	f043 0301 	orreq.w	r3, r3, #1
 80059fe:	428a      	cmp	r2, r1
 8005a00:	bf08      	it	eq
 8005a02:	f043 0301 	orreq.w	r3, r3, #1
 8005a06:	b913      	cbnz	r3, 8005a0e <DMA_CalcBaseAndBitshift+0xa6>
 8005a08:	4b11      	ldr	r3, [pc, #68]	; (8005a50 <DMA_CalcBaseAndBitshift+0xe8>)
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d113      	bne.n	8005a36 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005a0e:	b2d3      	uxtb	r3, r2
 8005a10:	4910      	ldr	r1, [pc, #64]	; (8005a54 <DMA_CalcBaseAndBitshift+0xec>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a12:	4c11      	ldr	r4, [pc, #68]	; (8005a58 <DMA_CalcBaseAndBitshift+0xf0>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005a14:	3b10      	subs	r3, #16
 8005a16:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8005a1a:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	; (8005a5c <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a1e:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005a22:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a26:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005a28:	bf88      	it	hi
 8005a2a:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a2c:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005a2e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	bc30      	pop	{r4, r5}
 8005a34:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005a36:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8005a3a:	6583      	str	r3, [r0, #88]	; 0x58
 8005a3c:	e7f8      	b.n	8005a30 <DMA_CalcBaseAndBitshift+0xc8>
 8005a3e:	bf00      	nop
 8005a40:	40020010 	.word	0x40020010
 8005a44:	40020040 	.word	0x40020040
 8005a48:	40020028 	.word	0x40020028
 8005a4c:	40020058 	.word	0x40020058
 8005a50:	400204b8 	.word	0x400204b8
 8005a54:	aaaaaaab 	.word	0xaaaaaaab
 8005a58:	08018674 	.word	0x08018674
 8005a5c:	fffffc00 	.word	0xfffffc00

08005a60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005a60:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005a62:	4a29      	ldr	r2, [pc, #164]	; (8005b08 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8005a64:	4929      	ldr	r1, [pc, #164]	; (8005b0c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8005a66:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005a68:	4d29      	ldr	r5, [pc, #164]	; (8005b10 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8005a6a:	4c2a      	ldr	r4, [pc, #168]	; (8005b14 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8005a6c:	42ab      	cmp	r3, r5
 8005a6e:	bf18      	it	ne
 8005a70:	4293      	cmpne	r3, r2
 8005a72:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8005a76:	bf0c      	ite	eq
 8005a78:	2201      	moveq	r2, #1
 8005a7a:	2200      	movne	r2, #0
 8005a7c:	42a3      	cmp	r3, r4
 8005a7e:	bf08      	it	eq
 8005a80:	f042 0201 	orreq.w	r2, r2, #1
 8005a84:	343c      	adds	r4, #60	; 0x3c
 8005a86:	428b      	cmp	r3, r1
 8005a88:	bf08      	it	eq
 8005a8a:	f042 0201 	orreq.w	r2, r2, #1
 8005a8e:	313c      	adds	r1, #60	; 0x3c
 8005a90:	42ab      	cmp	r3, r5
 8005a92:	bf08      	it	eq
 8005a94:	f042 0201 	orreq.w	r2, r2, #1
 8005a98:	42a3      	cmp	r3, r4
 8005a9a:	bf08      	it	eq
 8005a9c:	f042 0201 	orreq.w	r2, r2, #1
 8005aa0:	428b      	cmp	r3, r1
 8005aa2:	bf08      	it	eq
 8005aa4:	f042 0201 	orreq.w	r2, r2, #1
 8005aa8:	b912      	cbnz	r2, 8005ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8005aaa:	4a1b      	ldr	r2, [pc, #108]	; (8005b18 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d113      	bne.n	8005ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	4d1a      	ldr	r5, [pc, #104]	; (8005b1c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005ab4:	4a1a      	ldr	r2, [pc, #104]	; (8005b20 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ab6:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005ab8:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005aba:	4c1a      	ldr	r4, [pc, #104]	; (8005b24 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005abc:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005ac0:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005ac2:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ac6:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005aca:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005acc:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005ad0:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ad2:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005ad4:	bc30      	pop	{r4, r5}
 8005ad6:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ad8:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005ada:	4913      	ldr	r1, [pc, #76]	; (8005b28 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005adc:	4c13      	ldr	r4, [pc, #76]	; (8005b2c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005ade:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ae0:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005ae2:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ae4:	fba4 2302 	umull	r2, r3, r4, r2
 8005ae8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005aec:	d800      	bhi.n	8005af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 8005aee:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005af0:	4a0f      	ldr	r2, [pc, #60]	; (8005b30 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005af2:	f003 051f 	and.w	r5, r3, #31
 8005af6:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005af8:	4c0e      	ldr	r4, [pc, #56]	; (8005b34 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005afa:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005afc:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005afe:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005b00:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005b02:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005b04:	6602      	str	r2, [r0, #96]	; 0x60
}
 8005b06:	e7e5      	b.n	8005ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
 8005b08:	58025408 	.word	0x58025408
 8005b0c:	58025444 	.word	0x58025444
 8005b10:	5802541c 	.word	0x5802541c
 8005b14:	58025430 	.word	0x58025430
 8005b18:	58025494 	.word	0x58025494
 8005b1c:	cccccccd 	.word	0xcccccccd
 8005b20:	16009600 	.word	0x16009600
 8005b24:	58025880 	.word	0x58025880
 8005b28:	bffdfbf0 	.word	0xbffdfbf0
 8005b2c:	aaaaaaab 	.word	0xaaaaaaab
 8005b30:	10008200 	.word	0x10008200
 8005b34:	40020880 	.word	0x40020880

08005b38 <HAL_DMA_Init>:
{
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005b3c:	f7fe fb22 	bl	8004184 <HAL_GetTick>
  if(hdma == NULL)
 8005b40:	2c00      	cmp	r4, #0
 8005b42:	f000 818a 	beq.w	8005e5a <HAL_DMA_Init+0x322>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	4605      	mov	r5, r0
 8005b4a:	4a95      	ldr	r2, [pc, #596]	; (8005da0 <HAL_DMA_Init+0x268>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d049      	beq.n	8005be4 <HAL_DMA_Init+0xac>
 8005b50:	3218      	adds	r2, #24
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d046      	beq.n	8005be4 <HAL_DMA_Init+0xac>
 8005b56:	3230      	adds	r2, #48	; 0x30
 8005b58:	4892      	ldr	r0, [pc, #584]	; (8005da4 <HAL_DMA_Init+0x26c>)
 8005b5a:	4993      	ldr	r1, [pc, #588]	; (8005da8 <HAL_DMA_Init+0x270>)
 8005b5c:	4283      	cmp	r3, r0
 8005b5e:	bf18      	it	ne
 8005b60:	4293      	cmpne	r3, r2
 8005b62:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8005b66:	bf0c      	ite	eq
 8005b68:	2201      	moveq	r2, #1
 8005b6a:	2200      	movne	r2, #0
 8005b6c:	428b      	cmp	r3, r1
 8005b6e:	bf08      	it	eq
 8005b70:	f042 0201 	orreq.w	r2, r2, #1
 8005b74:	3130      	adds	r1, #48	; 0x30
 8005b76:	4283      	cmp	r3, r0
 8005b78:	bf08      	it	eq
 8005b7a:	f042 0201 	orreq.w	r2, r2, #1
 8005b7e:	3030      	adds	r0, #48	; 0x30
 8005b80:	428b      	cmp	r3, r1
 8005b82:	bf08      	it	eq
 8005b84:	f042 0201 	orreq.w	r2, r2, #1
 8005b88:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005b8c:	4283      	cmp	r3, r0
 8005b8e:	bf08      	it	eq
 8005b90:	f042 0201 	orreq.w	r2, r2, #1
 8005b94:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005b98:	428b      	cmp	r3, r1
 8005b9a:	bf08      	it	eq
 8005b9c:	f042 0201 	orreq.w	r2, r2, #1
 8005ba0:	3130      	adds	r1, #48	; 0x30
 8005ba2:	4283      	cmp	r3, r0
 8005ba4:	bf08      	it	eq
 8005ba6:	f042 0201 	orreq.w	r2, r2, #1
 8005baa:	3030      	adds	r0, #48	; 0x30
 8005bac:	428b      	cmp	r3, r1
 8005bae:	bf08      	it	eq
 8005bb0:	f042 0201 	orreq.w	r2, r2, #1
 8005bb4:	3130      	adds	r1, #48	; 0x30
 8005bb6:	4283      	cmp	r3, r0
 8005bb8:	bf08      	it	eq
 8005bba:	f042 0201 	orreq.w	r2, r2, #1
 8005bbe:	3030      	adds	r0, #48	; 0x30
 8005bc0:	428b      	cmp	r3, r1
 8005bc2:	bf08      	it	eq
 8005bc4:	f042 0201 	orreq.w	r2, r2, #1
 8005bc8:	3130      	adds	r1, #48	; 0x30
 8005bca:	4283      	cmp	r3, r0
 8005bcc:	bf08      	it	eq
 8005bce:	f042 0201 	orreq.w	r2, r2, #1
 8005bd2:	428b      	cmp	r3, r1
 8005bd4:	bf08      	it	eq
 8005bd6:	f042 0201 	orreq.w	r2, r2, #1
 8005bda:	b91a      	cbnz	r2, 8005be4 <HAL_DMA_Init+0xac>
 8005bdc:	4a73      	ldr	r2, [pc, #460]	; (8005dac <HAL_DMA_Init+0x274>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	f040 81a1 	bne.w	8005f26 <HAL_DMA_Init+0x3ee>
    __HAL_UNLOCK(hdma);
 8005be4:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005be6:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8005be8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bec:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	f022 0201 	bic.w	r2, r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	e006      	b.n	8005c08 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005bfa:	f7fe fac3 	bl	8004184 <HAL_GetTick>
 8005bfe:	1b43      	subs	r3, r0, r5
 8005c00:	2b05      	cmp	r3, #5
 8005c02:	f200 8111 	bhi.w	8005e28 <HAL_DMA_Init+0x2f0>
 8005c06:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	07d0      	lsls	r0, r2, #31
 8005c0c:	d4f5      	bmi.n	8005bfa <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 8005c0e:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c12:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8005c14:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005c16:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c18:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c20:	4e63      	ldr	r6, [pc, #396]	; (8005db0 <HAL_DMA_Init+0x278>)
            hdma->Init.Mode                | hdma->Init.Priority;
 8005c22:	e9d4 5107 	ldrd	r5, r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c26:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c28:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c2a:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c2c:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8005c2e:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c30:	2d04      	cmp	r5, #4
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005c32:	4960      	ldr	r1, [pc, #384]	; (8005db4 <HAL_DMA_Init+0x27c>)
    registerValue |=  hdma->Init.Direction           |
 8005c34:	ea42 0206 	orr.w	r2, r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005c38:	4e5f      	ldr	r6, [pc, #380]	; (8005db8 <HAL_DMA_Init+0x280>)
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c3a:	f000 8110 	beq.w	8005e5e <HAL_DMA_Init+0x326>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005c3e:	6836      	ldr	r6, [r6, #0]
 8005c40:	4031      	ands	r1, r6
 8005c42:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8005c46:	f080 80c3 	bcs.w	8005dd0 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005c4a:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005c4c:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005c4e:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005c52:	4329      	orrs	r1, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005c54:	6159      	str	r1, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c56:	4620      	mov	r0, r4
 8005c58:	f7ff fe86 	bl	8005968 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c5c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005c5e:	233f      	movs	r3, #63	; 0x3f
 8005c60:	f002 021f 	and.w	r2, r2, #31
 8005c64:	4093      	lsls	r3, r2
 8005c66:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	4b4d      	ldr	r3, [pc, #308]	; (8005da0 <HAL_DMA_Init+0x268>)
 8005c6c:	4953      	ldr	r1, [pc, #332]	; (8005dbc <HAL_DMA_Init+0x284>)
 8005c6e:	4d4d      	ldr	r5, [pc, #308]	; (8005da4 <HAL_DMA_Init+0x26c>)
 8005c70:	428a      	cmp	r2, r1
 8005c72:	bf18      	it	ne
 8005c74:	429a      	cmpne	r2, r3
 8005c76:	4852      	ldr	r0, [pc, #328]	; (8005dc0 <HAL_DMA_Init+0x288>)
 8005c78:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8005c7c:	bf0c      	ite	eq
 8005c7e:	2301      	moveq	r3, #1
 8005c80:	2300      	movne	r3, #0
 8005c82:	42aa      	cmp	r2, r5
 8005c84:	bf08      	it	eq
 8005c86:	f043 0301 	orreq.w	r3, r3, #1
 8005c8a:	3548      	adds	r5, #72	; 0x48
 8005c8c:	4282      	cmp	r2, r0
 8005c8e:	bf08      	it	eq
 8005c90:	f043 0301 	orreq.w	r3, r3, #1
 8005c94:	3048      	adds	r0, #72	; 0x48
 8005c96:	428a      	cmp	r2, r1
 8005c98:	bf08      	it	eq
 8005c9a:	f043 0301 	orreq.w	r3, r3, #1
 8005c9e:	3148      	adds	r1, #72	; 0x48
 8005ca0:	42aa      	cmp	r2, r5
 8005ca2:	bf08      	it	eq
 8005ca4:	f043 0301 	orreq.w	r3, r3, #1
 8005ca8:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8005cac:	4282      	cmp	r2, r0
 8005cae:	bf08      	it	eq
 8005cb0:	f043 0301 	orreq.w	r3, r3, #1
 8005cb4:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005cb8:	428a      	cmp	r2, r1
 8005cba:	bf08      	it	eq
 8005cbc:	f043 0301 	orreq.w	r3, r3, #1
 8005cc0:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005cc4:	42aa      	cmp	r2, r5
 8005cc6:	bf08      	it	eq
 8005cc8:	f043 0301 	orreq.w	r3, r3, #1
 8005ccc:	3548      	adds	r5, #72	; 0x48
 8005cce:	4282      	cmp	r2, r0
 8005cd0:	bf08      	it	eq
 8005cd2:	f043 0301 	orreq.w	r3, r3, #1
 8005cd6:	3048      	adds	r0, #72	; 0x48
 8005cd8:	428a      	cmp	r2, r1
 8005cda:	bf08      	it	eq
 8005cdc:	f043 0301 	orreq.w	r3, r3, #1
 8005ce0:	3148      	adds	r1, #72	; 0x48
 8005ce2:	42aa      	cmp	r2, r5
 8005ce4:	bf08      	it	eq
 8005ce6:	f043 0301 	orreq.w	r3, r3, #1
 8005cea:	3548      	adds	r5, #72	; 0x48
 8005cec:	4282      	cmp	r2, r0
 8005cee:	bf08      	it	eq
 8005cf0:	f043 0301 	orreq.w	r3, r3, #1
 8005cf4:	3048      	adds	r0, #72	; 0x48
 8005cf6:	428a      	cmp	r2, r1
 8005cf8:	bf08      	it	eq
 8005cfa:	f043 0301 	orreq.w	r3, r3, #1
 8005cfe:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 8005d02:	42aa      	cmp	r2, r5
 8005d04:	bf08      	it	eq
 8005d06:	f043 0301 	orreq.w	r3, r3, #1
 8005d0a:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 8005d0e:	4d2d      	ldr	r5, [pc, #180]	; (8005dc4 <HAL_DMA_Init+0x28c>)
 8005d10:	4282      	cmp	r2, r0
 8005d12:	bf08      	it	eq
 8005d14:	f043 0301 	orreq.w	r3, r3, #1
 8005d18:	482b      	ldr	r0, [pc, #172]	; (8005dc8 <HAL_DMA_Init+0x290>)
 8005d1a:	428a      	cmp	r2, r1
 8005d1c:	bf08      	it	eq
 8005d1e:	f043 0301 	orreq.w	r3, r3, #1
 8005d22:	313c      	adds	r1, #60	; 0x3c
 8005d24:	42aa      	cmp	r2, r5
 8005d26:	bf08      	it	eq
 8005d28:	f043 0301 	orreq.w	r3, r3, #1
 8005d2c:	353c      	adds	r5, #60	; 0x3c
 8005d2e:	4282      	cmp	r2, r0
 8005d30:	bf08      	it	eq
 8005d32:	f043 0301 	orreq.w	r3, r3, #1
 8005d36:	303c      	adds	r0, #60	; 0x3c
 8005d38:	428a      	cmp	r2, r1
 8005d3a:	bf08      	it	eq
 8005d3c:	f043 0301 	orreq.w	r3, r3, #1
 8005d40:	313c      	adds	r1, #60	; 0x3c
 8005d42:	42aa      	cmp	r2, r5
 8005d44:	bf08      	it	eq
 8005d46:	f043 0301 	orreq.w	r3, r3, #1
 8005d4a:	4282      	cmp	r2, r0
 8005d4c:	bf08      	it	eq
 8005d4e:	f043 0301 	orreq.w	r3, r3, #1
 8005d52:	428a      	cmp	r2, r1
 8005d54:	bf08      	it	eq
 8005d56:	f043 0301 	orreq.w	r3, r3, #1
 8005d5a:	b913      	cbnz	r3, 8005d62 <HAL_DMA_Init+0x22a>
 8005d5c:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <HAL_DMA_Init+0x294>)
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d118      	bne.n	8005d94 <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005d62:	4620      	mov	r0, r4
 8005d64:	f7ff fe7c 	bl	8005a60 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005d68:	68a3      	ldr	r3, [r4, #8]
 8005d6a:	2b80      	cmp	r3, #128	; 0x80
 8005d6c:	d069      	beq.n	8005e42 <HAL_DMA_Init+0x30a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d6e:	6863      	ldr	r3, [r4, #4]
 8005d70:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8005d72:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005d74:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d76:	e9d4 1019 	ldrd	r1, r0, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005d7a:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d7c:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d7e:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005d80:	d866      	bhi.n	8005e50 <HAL_DMA_Init+0x318>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005d82:	1e50      	subs	r0, r2, #1
 8005d84:	2807      	cmp	r0, #7
 8005d86:	d97c      	bls.n	8005e82 <HAL_DMA_Init+0x34a>
 8005d88:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005d8a:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005d8e:	2000      	movs	r0, #0
 8005d90:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d92:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d94:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005d96:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d98:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005d9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005da0:	40020010 	.word	0x40020010
 8005da4:	40020040 	.word	0x40020040
 8005da8:	40020070 	.word	0x40020070
 8005dac:	400204b8 	.word	0x400204b8
 8005db0:	fe10803f 	.word	0xfe10803f
 8005db4:	ffff0000 	.word	0xffff0000
 8005db8:	5c001000 	.word	0x5c001000
 8005dbc:	40020028 	.word	0x40020028
 8005dc0:	40020058 	.word	0x40020058
 8005dc4:	5802541c 	.word	0x5802541c
 8005dc8:	58025430 	.word	0x58025430
 8005dcc:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005dd0:	6861      	ldr	r1, [r4, #4]
 8005dd2:	f1a1 0629 	sub.w	r6, r1, #41	; 0x29
 8005dd6:	2e1f      	cmp	r6, #31
 8005dd8:	d92d      	bls.n	8005e36 <HAL_DMA_Init+0x2fe>
 8005dda:	394f      	subs	r1, #79	; 0x4f
 8005ddc:	2903      	cmp	r1, #3
 8005dde:	d801      	bhi.n	8005de4 <HAL_DMA_Init+0x2ac>
        registerValue |= DMA_SxCR_TRBUFF;
 8005de0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005de4:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005de6:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005de8:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005dea:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005dee:	ea41 0105 	orr.w	r1, r1, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005df2:	f47f af2f 	bne.w	8005c54 <HAL_DMA_Init+0x11c>
 8005df6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8005df8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005dfa:	4311      	orrs	r1, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005dfc:	2e00      	cmp	r6, #0
 8005dfe:	f43f af29 	beq.w	8005c54 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e02:	2800      	cmp	r0, #0
 8005e04:	d173      	bne.n	8005eee <HAL_DMA_Init+0x3b6>
    switch (hdma->Init.FIFOThreshold)
 8005e06:	2a01      	cmp	r2, #1
 8005e08:	f000 8088 	beq.w	8005f1c <HAL_DMA_Init+0x3e4>
 8005e0c:	f032 0202 	bics.w	r2, r2, #2
 8005e10:	f47f af20 	bne.w	8005c54 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e14:	01f2      	lsls	r2, r6, #7
 8005e16:	f57f af1d 	bpl.w	8005c54 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8005e1a:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e1c:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8005e1e:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e20:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8005e22:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e28:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e2a:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005e2c:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e2e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e30:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005e36:	4970      	ldr	r1, [pc, #448]	; (8005ff8 <HAL_DMA_Init+0x4c0>)
 8005e38:	fa21 f606 	lsr.w	r6, r1, r6
 8005e3c:	07f1      	lsls	r1, r6, #31
 8005e3e:	d5d1      	bpl.n	8005de4 <HAL_DMA_Init+0x2ac>
 8005e40:	e7ce      	b.n	8005de0 <HAL_DMA_Init+0x2a8>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005e42:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e44:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8005e46:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005e4a:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005e4c:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e4e:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8005e50:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8005e52:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e56:	6763      	str	r3, [r4, #116]	; 0x74
 8005e58:	e79c      	b.n	8005d94 <HAL_DMA_Init+0x25c>
    return HAL_ERROR;
 8005e5a:	2001      	movs	r0, #1
}
 8005e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e5e:	6837      	ldr	r7, [r6, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e62:	4039      	ands	r1, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e64:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e66:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e6a:	ea46 0707 	orr.w	r7, r6, r7
 8005e6e:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e72:	d2ad      	bcs.n	8005dd0 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005e74:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005e76:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e78:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005e7c:	f041 0104 	orr.w	r1, r1, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e80:	e7ba      	b.n	8005df8 <HAL_DMA_Init+0x2c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e82:	6821      	ldr	r1, [r4, #0]
 8005e84:	4b5d      	ldr	r3, [pc, #372]	; (8005ffc <HAL_DMA_Init+0x4c4>)
 8005e86:	4e5e      	ldr	r6, [pc, #376]	; (8006000 <HAL_DMA_Init+0x4c8>)
 8005e88:	4d5e      	ldr	r5, [pc, #376]	; (8006004 <HAL_DMA_Init+0x4cc>)
 8005e8a:	42b1      	cmp	r1, r6
 8005e8c:	bf18      	it	ne
 8005e8e:	4299      	cmpne	r1, r3
 8005e90:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8005e94:	bf0c      	ite	eq
 8005e96:	2301      	moveq	r3, #1
 8005e98:	2300      	movne	r3, #0
 8005e9a:	42a9      	cmp	r1, r5
 8005e9c:	bf08      	it	eq
 8005e9e:	f043 0301 	orreq.w	r3, r3, #1
 8005ea2:	3528      	adds	r5, #40	; 0x28
 8005ea4:	42b1      	cmp	r1, r6
 8005ea6:	bf08      	it	eq
 8005ea8:	f043 0301 	orreq.w	r3, r3, #1
 8005eac:	3628      	adds	r6, #40	; 0x28
 8005eae:	42a9      	cmp	r1, r5
 8005eb0:	bf08      	it	eq
 8005eb2:	f043 0301 	orreq.w	r3, r3, #1
 8005eb6:	3528      	adds	r5, #40	; 0x28
 8005eb8:	42b1      	cmp	r1, r6
 8005eba:	bf08      	it	eq
 8005ebc:	f043 0301 	orreq.w	r3, r3, #1
 8005ec0:	42a9      	cmp	r1, r5
 8005ec2:	bf08      	it	eq
 8005ec4:	f043 0301 	orreq.w	r3, r3, #1
 8005ec8:	b93b      	cbnz	r3, 8005eda <HAL_DMA_Init+0x3a2>
 8005eca:	4b4f      	ldr	r3, [pc, #316]	; (8006008 <HAL_DMA_Init+0x4d0>)
 8005ecc:	4299      	cmp	r1, r3
 8005ece:	d004      	beq.n	8005eda <HAL_DMA_Init+0x3a2>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ed0:	4b4e      	ldr	r3, [pc, #312]	; (800600c <HAL_DMA_Init+0x4d4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005ed2:	494f      	ldr	r1, [pc, #316]	; (8006010 <HAL_DMA_Init+0x4d8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005ed8:	e003      	b.n	8005ee2 <HAL_DMA_Init+0x3aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005eda:	4b4e      	ldr	r3, [pc, #312]	; (8006014 <HAL_DMA_Init+0x4dc>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005edc:	494e      	ldr	r1, [pc, #312]	; (8006018 <HAL_DMA_Init+0x4e0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	4082      	lsls	r2, r0
 8005ee6:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 8005eea:	6762      	str	r2, [r4, #116]	; 0x74
 8005eec:	e74f      	b.n	8005d8e <HAL_DMA_Init+0x256>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005eee:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005ef2:	d004      	beq.n	8005efe <HAL_DMA_Init+0x3c6>
    switch (hdma->Init.FIFOThreshold)
 8005ef4:	2a02      	cmp	r2, #2
 8005ef6:	d990      	bls.n	8005e1a <HAL_DMA_Init+0x2e2>
 8005ef8:	2a03      	cmp	r2, #3
 8005efa:	d08b      	beq.n	8005e14 <HAL_DMA_Init+0x2dc>
 8005efc:	e6aa      	b.n	8005c54 <HAL_DMA_Init+0x11c>
    switch (hdma->Init.FIFOThreshold)
 8005efe:	2a03      	cmp	r2, #3
 8005f00:	f63f aea8 	bhi.w	8005c54 <HAL_DMA_Init+0x11c>
 8005f04:	a001      	add	r0, pc, #4	; (adr r0, 8005f0c <HAL_DMA_Init+0x3d4>)
 8005f06:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8005f0a:	bf00      	nop
 8005f0c:	08005e1b 	.word	0x08005e1b
 8005f10:	08005e15 	.word	0x08005e15
 8005f14:	08005e1b 	.word	0x08005e1b
 8005f18:	08005f1d 	.word	0x08005f1d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f1c:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 8005f20:	f47f ae98 	bne.w	8005c54 <HAL_DMA_Init+0x11c>
 8005f24:	e779      	b.n	8005e1a <HAL_DMA_Init+0x2e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f26:	4a35      	ldr	r2, [pc, #212]	; (8005ffc <HAL_DMA_Init+0x4c4>)
 8005f28:	4935      	ldr	r1, [pc, #212]	; (8006000 <HAL_DMA_Init+0x4c8>)
 8005f2a:	4836      	ldr	r0, [pc, #216]	; (8006004 <HAL_DMA_Init+0x4cc>)
 8005f2c:	428b      	cmp	r3, r1
 8005f2e:	bf18      	it	ne
 8005f30:	4293      	cmpne	r3, r2
 8005f32:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8005f36:	4d39      	ldr	r5, [pc, #228]	; (800601c <HAL_DMA_Init+0x4e4>)
 8005f38:	bf0c      	ite	eq
 8005f3a:	2201      	moveq	r2, #1
 8005f3c:	2200      	movne	r2, #0
 8005f3e:	4283      	cmp	r3, r0
 8005f40:	bf08      	it	eq
 8005f42:	f042 0201 	orreq.w	r2, r2, #1
 8005f46:	303c      	adds	r0, #60	; 0x3c
 8005f48:	428b      	cmp	r3, r1
 8005f4a:	bf08      	it	eq
 8005f4c:	f042 0201 	orreq.w	r2, r2, #1
 8005f50:	313c      	adds	r1, #60	; 0x3c
 8005f52:	42ab      	cmp	r3, r5
 8005f54:	bf08      	it	eq
 8005f56:	f042 0201 	orreq.w	r2, r2, #1
 8005f5a:	4283      	cmp	r3, r0
 8005f5c:	bf08      	it	eq
 8005f5e:	f042 0201 	orreq.w	r2, r2, #1
 8005f62:	428b      	cmp	r3, r1
 8005f64:	bf08      	it	eq
 8005f66:	f042 0201 	orreq.w	r2, r2, #1
 8005f6a:	b912      	cbnz	r2, 8005f72 <HAL_DMA_Init+0x43a>
 8005f6c:	4a26      	ldr	r2, [pc, #152]	; (8006008 <HAL_DMA_Init+0x4d0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d13a      	bne.n	8005fe8 <HAL_DMA_Init+0x4b0>
    __HAL_UNLOCK(hdma);
 8005f72:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f74:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005f76:	4f2a      	ldr	r7, [pc, #168]	; (8006020 <HAL_DMA_Init+0x4e8>)
    __HAL_UNLOCK(hdma);
 8005f78:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005f7c:	68a2      	ldr	r2, [r4, #8]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f7e:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005f82:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005f84:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005f86:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005f8a:	d02b      	beq.n	8005fe4 <HAL_DMA_Init+0x4ac>
 8005f8c:	2a80      	cmp	r2, #128	; 0x80
 8005f8e:	bf0c      	ite	eq
 8005f90:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
 8005f94:	2100      	movne	r1, #0
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005f96:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f98:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005f9a:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005f9c:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005f9e:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005fa0:	f8df c084 	ldr.w	ip, [pc, #132]	; 8006028 <HAL_DMA_Init+0x4f0>
 8005fa4:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005fa8:	69a6      	ldr	r6, [r4, #24]
 8005faa:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005fae:	69e5      	ldr	r5, [r4, #28]
 8005fb0:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005fb4:	4e1b      	ldr	r6, [pc, #108]	; (8006024 <HAL_DMA_Init+0x4ec>)
 8005fb6:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8005fba:	441e      	add	r6, r3
 8005fbc:	6a25      	ldr	r5, [r4, #32]
 8005fbe:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8005fc2:	fbac 6506 	umull	r6, r5, ip, r6
 8005fc6:	433a      	orrs	r2, r7
 8005fc8:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005fca:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005fcc:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005fce:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005fd0:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fd2:	f7ff fcc9 	bl	8005968 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005fd6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f002 021f 	and.w	r2, r2, #31
 8005fde:	4093      	lsls	r3, r2
 8005fe0:	6043      	str	r3, [r0, #4]
 8005fe2:	e641      	b.n	8005c68 <HAL_DMA_Init+0x130>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005fe4:	2110      	movs	r1, #16
 8005fe6:	e7d6      	b.n	8005f96 <HAL_DMA_Init+0x45e>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fe8:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005fea:	2303      	movs	r3, #3
    return HAL_ERROR;
 8005fec:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fee:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005ff0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	c3c0003f 	.word	0xc3c0003f
 8005ffc:	58025408 	.word	0x58025408
 8006000:	5802541c 	.word	0x5802541c
 8006004:	58025430 	.word	0x58025430
 8006008:	58025494 	.word	0x58025494
 800600c:	1000823f 	.word	0x1000823f
 8006010:	40020940 	.word	0x40020940
 8006014:	1600963f 	.word	0x1600963f
 8006018:	58025940 	.word	0x58025940
 800601c:	58025458 	.word	0x58025458
 8006020:	fffe000f 	.word	0xfffe000f
 8006024:	a7fdabf8 	.word	0xa7fdabf8
 8006028:	cccccccd 	.word	0xcccccccd

0800602c <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 800602c:	2800      	cmp	r0, #0
 800602e:	f000 818a 	beq.w	8006346 <HAL_DMA_Start_IT+0x31a>
{
 8006032:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006036:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8006038:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800603c:	2801      	cmp	r0, #1
 800603e:	f000 8184 	beq.w	800634a <HAL_DMA_Start_IT+0x31e>
 8006042:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8006044:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8006048:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 800604a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800604e:	d007      	beq.n	8006060 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006050:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8006054:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006056:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006058:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800605c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8006060:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8006062:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 8006066:	4858      	ldr	r0, [pc, #352]	; (80061c8 <HAL_DMA_Start_IT+0x19c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006068:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE(hdma);
 800606a:	4e58      	ldr	r6, [pc, #352]	; (80061cc <HAL_DMA_Start_IT+0x1a0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800606c:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006070:	42b5      	cmp	r5, r6
 8006072:	bf18      	it	ne
 8006074:	4285      	cmpne	r5, r0
    __HAL_DMA_DISABLE(hdma);
 8006076:	f8df c15c 	ldr.w	ip, [pc, #348]	; 80061d4 <HAL_DMA_Start_IT+0x1a8>
 800607a:	f106 0630 	add.w	r6, r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800607e:	6567      	str	r7, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8006080:	bf0c      	ite	eq
 8006082:	2001      	moveq	r0, #1
 8006084:	2000      	movne	r0, #0
 8006086:	4f52      	ldr	r7, [pc, #328]	; (80061d0 <HAL_DMA_Start_IT+0x1a4>)
 8006088:	4565      	cmp	r5, ip
 800608a:	bf08      	it	eq
 800608c:	f040 0001 	orreq.w	r0, r0, #1
 8006090:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8006094:	42b5      	cmp	r5, r6
 8006096:	bf08      	it	eq
 8006098:	f040 0001 	orreq.w	r0, r0, #1
 800609c:	f506 7662 	add.w	r6, r6, #904	; 0x388
 80060a0:	4565      	cmp	r5, ip
 80060a2:	bf08      	it	eq
 80060a4:	f040 0001 	orreq.w	r0, r0, #1
 80060a8:	f50c 7c62 	add.w	ip, ip, #904	; 0x388
 80060ac:	42bd      	cmp	r5, r7
 80060ae:	bf08      	it	eq
 80060b0:	f040 0001 	orreq.w	r0, r0, #1
 80060b4:	f507 7762 	add.w	r7, r7, #904	; 0x388
 80060b8:	42b5      	cmp	r5, r6
 80060ba:	bf08      	it	eq
 80060bc:	f040 0001 	orreq.w	r0, r0, #1
 80060c0:	3648      	adds	r6, #72	; 0x48
 80060c2:	4565      	cmp	r5, ip
 80060c4:	bf08      	it	eq
 80060c6:	f040 0001 	orreq.w	r0, r0, #1
 80060ca:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 80060ce:	42bd      	cmp	r5, r7
 80060d0:	bf08      	it	eq
 80060d2:	f040 0001 	orreq.w	r0, r0, #1
 80060d6:	3748      	adds	r7, #72	; 0x48
 80060d8:	42b5      	cmp	r5, r6
 80060da:	bf08      	it	eq
 80060dc:	f040 0001 	orreq.w	r0, r0, #1
 80060e0:	3648      	adds	r6, #72	; 0x48
 80060e2:	4565      	cmp	r5, ip
 80060e4:	bf08      	it	eq
 80060e6:	f040 0001 	orreq.w	r0, r0, #1
 80060ea:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 80060ee:	42bd      	cmp	r5, r7
 80060f0:	bf08      	it	eq
 80060f2:	f040 0001 	orreq.w	r0, r0, #1
 80060f6:	f5a7 678f 	sub.w	r7, r7, #1144	; 0x478
 80060fa:	42b5      	cmp	r5, r6
 80060fc:	bf08      	it	eq
 80060fe:	f040 0001 	orreq.w	r0, r0, #1
 8006102:	f5a6 668f 	sub.w	r6, r6, #1144	; 0x478
 8006106:	4565      	cmp	r5, ip
 8006108:	bf14      	ite	ne
 800610a:	4682      	movne	sl, r0
 800610c:	f040 0a01 	orreq.w	sl, r0, #1
 8006110:	42b5      	cmp	r5, r6
 8006112:	bf18      	it	ne
 8006114:	42bd      	cmpne	r5, r7
 8006116:	bf0c      	ite	eq
 8006118:	2601      	moveq	r6, #1
 800611a:	2600      	movne	r6, #0
 800611c:	d002      	beq.n	8006124 <HAL_DMA_Start_IT+0xf8>
 800611e:	f1ba 0f00 	cmp.w	sl, #0
 8006122:	d059      	beq.n	80061d8 <HAL_DMA_Start_IT+0x1ac>
 8006124:	682f      	ldr	r7, [r5, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006126:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 800612a:	f027 0701 	bic.w	r7, r7, #1
 800612e:	602f      	str	r7, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006130:	2e00      	cmp	r6, #0
 8006132:	f000 8084 	beq.w	800623e <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006136:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8006138:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 800613c:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800613e:	f1be 0f00 	cmp.w	lr, #0
 8006142:	d002      	beq.n	800614a <HAL_DMA_Start_IT+0x11e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006144:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8006148:	6078      	str	r0, [r7, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800614a:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 800614c:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006150:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006154:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006158:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800615c:	fa09 f707 	lsl.w	r7, r9, r7
 8006160:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006164:	682f      	ldr	r7, [r5, #0]
 8006166:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 800616a:	602f      	str	r7, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800616c:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800616e:	f000 80ef 	beq.w	8006350 <HAL_DMA_Start_IT+0x324>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006172:	60a9      	str	r1, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006174:	60ea      	str	r2, [r5, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006176:	b91e      	cbnz	r6, 8006180 <HAL_DMA_Start_IT+0x154>
 8006178:	f1ba 0f00 	cmp.w	sl, #0
 800617c:	f000 80ee 	beq.w	800635c <HAL_DMA_Start_IT+0x330>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006180:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8006182:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006184:	f023 031e 	bic.w	r3, r3, #30
 8006188:	f043 0316 	orr.w	r3, r3, #22
 800618c:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800618e:	b11a      	cbz	r2, 8006198 <HAL_DMA_Start_IT+0x16c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	f043 0308 	orr.w	r3, r3, #8
 8006196:	602b      	str	r3, [r5, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006198:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	03d2      	lsls	r2, r2, #15
 800619e:	d503      	bpl.n	80061a8 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061a6:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80061a8:	f1be 0f00 	cmp.w	lr, #0
 80061ac:	d005      	beq.n	80061ba <HAL_DMA_Start_IT+0x18e>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80061ae:	f8de 3000 	ldr.w	r3, [lr]
 80061b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061b6:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 80061ba:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061bc:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80061be:	f043 0301 	orr.w	r3, r3, #1
 80061c2:	602b      	str	r3, [r5, #0]
}
 80061c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c8:	40020040 	.word	0x40020040
 80061cc:	40020058 	.word	0x40020058
 80061d0:	400200b8 	.word	0x400200b8
 80061d4:	40020070 	.word	0x40020070
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80061d8:	4f65      	ldr	r7, [pc, #404]	; (8006370 <HAL_DMA_Start_IT+0x344>)
 80061da:	f8df e19c 	ldr.w	lr, [pc, #412]	; 8006378 <HAL_DMA_Start_IT+0x34c>
 80061de:	f8df c19c 	ldr.w	ip, [pc, #412]	; 800637c <HAL_DMA_Start_IT+0x350>
 80061e2:	4575      	cmp	r5, lr
 80061e4:	bf18      	it	ne
 80061e6:	42bd      	cmpne	r5, r7
 80061e8:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 80061ec:	bf0c      	ite	eq
 80061ee:	2701      	moveq	r7, #1
 80061f0:	2700      	movne	r7, #0
 80061f2:	4565      	cmp	r5, ip
 80061f4:	bf08      	it	eq
 80061f6:	f047 0701 	orreq.w	r7, r7, #1
 80061fa:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 80061fe:	4575      	cmp	r5, lr
 8006200:	bf08      	it	eq
 8006202:	f047 0701 	orreq.w	r7, r7, #1
 8006206:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 800620a:	4565      	cmp	r5, ip
 800620c:	bf08      	it	eq
 800620e:	f047 0701 	orreq.w	r7, r7, #1
 8006212:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8006216:	4575      	cmp	r5, lr
 8006218:	bf08      	it	eq
 800621a:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800621e:	f8d5 e000 	ldr.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006222:	4565      	cmp	r5, ip
 8006224:	bf08      	it	eq
 8006226:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800622a:	f02e 0e01 	bic.w	lr, lr, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800622e:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8006232:	f8c5 e000 	str.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006236:	b917      	cbnz	r7, 800623e <HAL_DMA_Start_IT+0x212>
 8006238:	4f4e      	ldr	r7, [pc, #312]	; (8006374 <HAL_DMA_Start_IT+0x348>)
 800623a:	42bd      	cmp	r5, r7
 800623c:	d10d      	bne.n	800625a <HAL_DMA_Start_IT+0x22e>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800623e:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8006240:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8006244:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8006246:	f1be 0f00 	cmp.w	lr, #0
 800624a:	d002      	beq.n	8006252 <HAL_DMA_Start_IT+0x226>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800624c:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8006250:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006252:	f1ba 0f00 	cmp.w	sl, #0
 8006256:	f47f af78 	bne.w	800614a <HAL_DMA_Start_IT+0x11e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800625a:	4f47      	ldr	r7, [pc, #284]	; (8006378 <HAL_DMA_Start_IT+0x34c>)
 800625c:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8006370 <HAL_DMA_Start_IT+0x344>
 8006260:	f8df e118 	ldr.w	lr, [pc, #280]	; 800637c <HAL_DMA_Start_IT+0x350>
 8006264:	4545      	cmp	r5, r8
 8006266:	bf18      	it	ne
 8006268:	42bd      	cmpne	r5, r7
 800626a:	f108 0828 	add.w	r8, r8, #40	; 0x28
 800626e:	bf0c      	ite	eq
 8006270:	2701      	moveq	r7, #1
 8006272:	2700      	movne	r7, #0
 8006274:	4575      	cmp	r5, lr
 8006276:	bf08      	it	eq
 8006278:	f047 0701 	orreq.w	r7, r7, #1
 800627c:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8006280:	4545      	cmp	r5, r8
 8006282:	bf08      	it	eq
 8006284:	f047 0701 	orreq.w	r7, r7, #1
 8006288:	f108 0828 	add.w	r8, r8, #40	; 0x28
 800628c:	4575      	cmp	r5, lr
 800628e:	bf08      	it	eq
 8006290:	f047 0701 	orreq.w	r7, r7, #1
 8006294:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8006298:	4545      	cmp	r5, r8
 800629a:	bf08      	it	eq
 800629c:	f047 0701 	orreq.w	r7, r7, #1
 80062a0:	4575      	cmp	r5, lr
 80062a2:	bf08      	it	eq
 80062a4:	f047 0701 	orreq.w	r7, r7, #1
 80062a8:	b917      	cbnz	r7, 80062b0 <HAL_DMA_Start_IT+0x284>
 80062aa:	4f32      	ldr	r7, [pc, #200]	; (8006374 <HAL_DMA_Start_IT+0x348>)
 80062ac:	42bd      	cmp	r5, r7
 80062ae:	d155      	bne.n	800635c <HAL_DMA_Start_IT+0x330>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80062b0:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 80062b2:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062b6:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80062ba:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062be:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80062c2:	fa0e f707 	lsl.w	r7, lr, r7
 80062c6:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80062ca:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062cc:	d043      	beq.n	8006356 <HAL_DMA_Start_IT+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80062ce:	60a9      	str	r1, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80062d0:	60ea      	str	r2, [r5, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80062d2:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80062d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80062d6:	f023 030e 	bic.w	r3, r3, #14
 80062da:	f043 030a 	orr.w	r3, r3, #10
 80062de:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80062e0:	2a00      	cmp	r2, #0
 80062e2:	d02d      	beq.n	8006340 <HAL_DMA_Start_IT+0x314>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80062e4:	682b      	ldr	r3, [r5, #0]
 80062e6:	f043 0304 	orr.w	r3, r3, #4
 80062ea:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062ec:	4b20      	ldr	r3, [pc, #128]	; (8006370 <HAL_DMA_Start_IT+0x344>)
 80062ee:	4a22      	ldr	r2, [pc, #136]	; (8006378 <HAL_DMA_Start_IT+0x34c>)
 80062f0:	4922      	ldr	r1, [pc, #136]	; (800637c <HAL_DMA_Start_IT+0x350>)
 80062f2:	4295      	cmp	r5, r2
 80062f4:	bf18      	it	ne
 80062f6:	429d      	cmpne	r5, r3
 80062f8:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 80062fc:	bf0c      	ite	eq
 80062fe:	2301      	moveq	r3, #1
 8006300:	2300      	movne	r3, #0
 8006302:	428d      	cmp	r5, r1
 8006304:	bf08      	it	eq
 8006306:	f043 0301 	orreq.w	r3, r3, #1
 800630a:	3128      	adds	r1, #40	; 0x28
 800630c:	4295      	cmp	r5, r2
 800630e:	bf08      	it	eq
 8006310:	f043 0301 	orreq.w	r3, r3, #1
 8006314:	3228      	adds	r2, #40	; 0x28
 8006316:	428d      	cmp	r5, r1
 8006318:	bf08      	it	eq
 800631a:	f043 0301 	orreq.w	r3, r3, #1
 800631e:	3128      	adds	r1, #40	; 0x28
 8006320:	4295      	cmp	r5, r2
 8006322:	bf08      	it	eq
 8006324:	f043 0301 	orreq.w	r3, r3, #1
 8006328:	3228      	adds	r2, #40	; 0x28
 800632a:	428d      	cmp	r5, r1
 800632c:	bf08      	it	eq
 800632e:	f043 0301 	orreq.w	r3, r3, #1
 8006332:	4295      	cmp	r5, r2
 8006334:	bf08      	it	eq
 8006336:	f043 0301 	orreq.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	f43f af3d 	beq.w	80061ba <HAL_DMA_Start_IT+0x18e>
 8006340:	f8d4 e06c 	ldr.w	lr, [r4, #108]	; 0x6c
 8006344:	e728      	b.n	8006198 <HAL_DMA_Start_IT+0x16c>
    return HAL_ERROR;
 8006346:	2001      	movs	r0, #1
}
 8006348:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800634a:	2002      	movs	r0, #2
}
 800634c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006350:	60aa      	str	r2, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006352:	60e9      	str	r1, [r5, #12]
 8006354:	e70f      	b.n	8006176 <HAL_DMA_Start_IT+0x14a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006356:	60aa      	str	r2, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006358:	60e9      	str	r1, [r5, #12]
 800635a:	e7ba      	b.n	80062d2 <HAL_DMA_Start_IT+0x2a6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800635c:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800635e:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006360:	f023 030e 	bic.w	r3, r3, #14
 8006364:	f043 030a 	orr.w	r3, r3, #10
 8006368:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800636a:	2a00      	cmp	r2, #0
 800636c:	d1ba      	bne.n	80062e4 <HAL_DMA_Start_IT+0x2b8>
 800636e:	e7bd      	b.n	80062ec <HAL_DMA_Start_IT+0x2c0>
 8006370:	5802541c 	.word	0x5802541c
 8006374:	58025494 	.word	0x58025494
 8006378:	58025408 	.word	0x58025408
 800637c:	58025430 	.word	0x58025430

08006380 <HAL_DMA_Abort>:
{
 8006380:	b570      	push	{r4, r5, r6, lr}
 8006382:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8006384:	f7fd fefe 	bl	8004184 <HAL_GetTick>
  if(hdma == NULL)
 8006388:	2d00      	cmp	r5, #0
 800638a:	f000 8129 	beq.w	80065e0 <HAL_DMA_Abort+0x260>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800638e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8006392:	2b02      	cmp	r3, #2
 8006394:	f040 80e2 	bne.w	800655c <HAL_DMA_Abort+0x1dc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006398:	682c      	ldr	r4, [r5, #0]
 800639a:	4606      	mov	r6, r0
 800639c:	4b91      	ldr	r3, [pc, #580]	; (80065e4 <HAL_DMA_Abort+0x264>)
 800639e:	4992      	ldr	r1, [pc, #584]	; (80065e8 <HAL_DMA_Abort+0x268>)
 80063a0:	4a92      	ldr	r2, [pc, #584]	; (80065ec <HAL_DMA_Abort+0x26c>)
 80063a2:	428c      	cmp	r4, r1
 80063a4:	bf18      	it	ne
 80063a6:	429c      	cmpne	r4, r3
 80063a8:	f101 0148 	add.w	r1, r1, #72	; 0x48
 80063ac:	4890      	ldr	r0, [pc, #576]	; (80065f0 <HAL_DMA_Abort+0x270>)
 80063ae:	bf0c      	ite	eq
 80063b0:	2301      	moveq	r3, #1
 80063b2:	2300      	movne	r3, #0
 80063b4:	4294      	cmp	r4, r2
 80063b6:	bf08      	it	eq
 80063b8:	f043 0301 	orreq.w	r3, r3, #1
 80063bc:	3248      	adds	r2, #72	; 0x48
 80063be:	428c      	cmp	r4, r1
 80063c0:	bf08      	it	eq
 80063c2:	f043 0301 	orreq.w	r3, r3, #1
 80063c6:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80063ca:	4284      	cmp	r4, r0
 80063cc:	bf08      	it	eq
 80063ce:	f043 0301 	orreq.w	r3, r3, #1
 80063d2:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80063d6:	4294      	cmp	r4, r2
 80063d8:	bf08      	it	eq
 80063da:	f043 0301 	orreq.w	r3, r3, #1
 80063de:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80063e2:	428c      	cmp	r4, r1
 80063e4:	bf08      	it	eq
 80063e6:	f043 0301 	orreq.w	r3, r3, #1
 80063ea:	3148      	adds	r1, #72	; 0x48
 80063ec:	4284      	cmp	r4, r0
 80063ee:	bf08      	it	eq
 80063f0:	f043 0301 	orreq.w	r3, r3, #1
 80063f4:	3048      	adds	r0, #72	; 0x48
 80063f6:	4294      	cmp	r4, r2
 80063f8:	bf08      	it	eq
 80063fa:	f043 0301 	orreq.w	r3, r3, #1
 80063fe:	3248      	adds	r2, #72	; 0x48
 8006400:	428c      	cmp	r4, r1
 8006402:	bf08      	it	eq
 8006404:	f043 0301 	orreq.w	r3, r3, #1
 8006408:	3148      	adds	r1, #72	; 0x48
 800640a:	4284      	cmp	r4, r0
 800640c:	bf08      	it	eq
 800640e:	f043 0301 	orreq.w	r3, r3, #1
 8006412:	3048      	adds	r0, #72	; 0x48
 8006414:	4294      	cmp	r4, r2
 8006416:	bf08      	it	eq
 8006418:	f043 0301 	orreq.w	r3, r3, #1
 800641c:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8006420:	428c      	cmp	r4, r1
 8006422:	bf08      	it	eq
 8006424:	f043 0301 	orreq.w	r3, r3, #1
 8006428:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 800642c:	4284      	cmp	r4, r0
 800642e:	bf08      	it	eq
 8006430:	f043 0301 	orreq.w	r3, r3, #1
 8006434:	428c      	cmp	r4, r1
 8006436:	bf18      	it	ne
 8006438:	4294      	cmpne	r4, r2
 800643a:	bf0c      	ite	eq
 800643c:	2201      	moveq	r2, #1
 800643e:	2200      	movne	r2, #0
 8006440:	d002      	beq.n	8006448 <HAL_DMA_Abort+0xc8>
 8006442:	2b00      	cmp	r3, #0
 8006444:	f000 8091 	beq.w	800656a <HAL_DMA_Abort+0x1ea>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006448:	6821      	ldr	r1, [r4, #0]
 800644a:	f021 011e 	bic.w	r1, r1, #30
 800644e:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006450:	6961      	ldr	r1, [r4, #20]
 8006452:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006456:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006458:	2a00      	cmp	r2, #0
 800645a:	f000 80b1 	beq.w	80065c0 <HAL_DMA_Abort+0x240>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800645e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006460:	6813      	ldr	r3, [r2, #0]
 8006462:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006466:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	f023 0301 	bic.w	r3, r3, #1
 800646e:	6023      	str	r3, [r4, #0]
 8006470:	e005      	b.n	800647e <HAL_DMA_Abort+0xfe>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006472:	f7fd fe87 	bl	8004184 <HAL_GetTick>
 8006476:	1b83      	subs	r3, r0, r6
 8006478:	2b05      	cmp	r3, #5
 800647a:	f200 80a7 	bhi.w	80065cc <HAL_DMA_Abort+0x24c>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	07db      	lsls	r3, r3, #31
 8006482:	d4f6      	bmi.n	8006472 <HAL_DMA_Abort+0xf2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006484:	682a      	ldr	r2, [r5, #0]
 8006486:	4b57      	ldr	r3, [pc, #348]	; (80065e4 <HAL_DMA_Abort+0x264>)
 8006488:	4957      	ldr	r1, [pc, #348]	; (80065e8 <HAL_DMA_Abort+0x268>)
 800648a:	4c58      	ldr	r4, [pc, #352]	; (80065ec <HAL_DMA_Abort+0x26c>)
 800648c:	428a      	cmp	r2, r1
 800648e:	bf18      	it	ne
 8006490:	429a      	cmpne	r2, r3
 8006492:	4858      	ldr	r0, [pc, #352]	; (80065f4 <HAL_DMA_Abort+0x274>)
 8006494:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8006498:	bf0c      	ite	eq
 800649a:	2301      	moveq	r3, #1
 800649c:	2300      	movne	r3, #0
 800649e:	42a2      	cmp	r2, r4
 80064a0:	bf08      	it	eq
 80064a2:	f043 0301 	orreq.w	r3, r3, #1
 80064a6:	3448      	adds	r4, #72	; 0x48
 80064a8:	4282      	cmp	r2, r0
 80064aa:	bf08      	it	eq
 80064ac:	f043 0301 	orreq.w	r3, r3, #1
 80064b0:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80064b4:	428a      	cmp	r2, r1
 80064b6:	bf08      	it	eq
 80064b8:	f043 0301 	orreq.w	r3, r3, #1
 80064bc:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80064c0:	42a2      	cmp	r2, r4
 80064c2:	bf08      	it	eq
 80064c4:	f043 0301 	orreq.w	r3, r3, #1
 80064c8:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80064cc:	4282      	cmp	r2, r0
 80064ce:	bf08      	it	eq
 80064d0:	f043 0301 	orreq.w	r3, r3, #1
 80064d4:	3048      	adds	r0, #72	; 0x48
 80064d6:	428a      	cmp	r2, r1
 80064d8:	bf08      	it	eq
 80064da:	f043 0301 	orreq.w	r3, r3, #1
 80064de:	3148      	adds	r1, #72	; 0x48
 80064e0:	42a2      	cmp	r2, r4
 80064e2:	bf08      	it	eq
 80064e4:	f043 0301 	orreq.w	r3, r3, #1
 80064e8:	3448      	adds	r4, #72	; 0x48
 80064ea:	4282      	cmp	r2, r0
 80064ec:	bf08      	it	eq
 80064ee:	f043 0301 	orreq.w	r3, r3, #1
 80064f2:	3048      	adds	r0, #72	; 0x48
 80064f4:	428a      	cmp	r2, r1
 80064f6:	bf08      	it	eq
 80064f8:	f043 0301 	orreq.w	r3, r3, #1
 80064fc:	3148      	adds	r1, #72	; 0x48
 80064fe:	42a2      	cmp	r2, r4
 8006500:	bf08      	it	eq
 8006502:	f043 0301 	orreq.w	r3, r3, #1
 8006506:	4282      	cmp	r2, r0
 8006508:	bf08      	it	eq
 800650a:	f043 0301 	orreq.w	r3, r3, #1
 800650e:	428a      	cmp	r2, r1
 8006510:	bf08      	it	eq
 8006512:	f043 0301 	orreq.w	r3, r3, #1
 8006516:	b933      	cbnz	r3, 8006526 <HAL_DMA_Abort+0x1a6>
 8006518:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 800651c:	4b36      	ldr	r3, [pc, #216]	; (80065f8 <HAL_DMA_Abort+0x278>)
 800651e:	429a      	cmp	r2, r3
 8006520:	bf18      	it	ne
 8006522:	428a      	cmpne	r2, r1
 8006524:	d172      	bne.n	800660c <HAL_DMA_Abort+0x28c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006526:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8006528:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800652a:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800652c:	f002 021f 	and.w	r2, r2, #31
 8006530:	4093      	lsls	r3, r2
 8006532:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8006534:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006536:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 800653a:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 800653c:	b133      	cbz	r3, 800654c <HAL_DMA_Abort+0x1cc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800653e:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006540:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8006542:	6f68      	ldr	r0, [r5, #116]	; 0x74
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006544:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006548:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800654a:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 800654c:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 800654e:	2201      	movs	r2, #1
  return HAL_OK;
 8006550:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8006552:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8006556:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 800655a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800655c:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800655e:	2300      	movs	r3, #0
    return HAL_ERROR;
 8006560:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006562:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006564:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8006568:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800656a:	4a24      	ldr	r2, [pc, #144]	; (80065fc <HAL_DMA_Abort+0x27c>)
 800656c:	4924      	ldr	r1, [pc, #144]	; (8006600 <HAL_DMA_Abort+0x280>)
 800656e:	4825      	ldr	r0, [pc, #148]	; (8006604 <HAL_DMA_Abort+0x284>)
 8006570:	428c      	cmp	r4, r1
 8006572:	bf18      	it	ne
 8006574:	4294      	cmpne	r4, r2
 8006576:	f101 013c 	add.w	r1, r1, #60	; 0x3c
 800657a:	bf0c      	ite	eq
 800657c:	2201      	moveq	r2, #1
 800657e:	2200      	movne	r2, #0
 8006580:	4284      	cmp	r4, r0
 8006582:	bf08      	it	eq
 8006584:	f042 0201 	orreq.w	r2, r2, #1
 8006588:	3028      	adds	r0, #40	; 0x28
 800658a:	428c      	cmp	r4, r1
 800658c:	bf08      	it	eq
 800658e:	f042 0201 	orreq.w	r2, r2, #1
 8006592:	3128      	adds	r1, #40	; 0x28
 8006594:	4284      	cmp	r4, r0
 8006596:	bf08      	it	eq
 8006598:	f042 0201 	orreq.w	r2, r2, #1
 800659c:	3028      	adds	r0, #40	; 0x28
 800659e:	428c      	cmp	r4, r1
 80065a0:	bf08      	it	eq
 80065a2:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80065a6:	6821      	ldr	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80065a8:	4284      	cmp	r4, r0
 80065aa:	bf08      	it	eq
 80065ac:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80065b0:	f021 010e 	bic.w	r1, r1, #14
 80065b4:	6021      	str	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80065b6:	b91a      	cbnz	r2, 80065c0 <HAL_DMA_Abort+0x240>
 80065b8:	4a13      	ldr	r2, [pc, #76]	; (8006608 <HAL_DMA_Abort+0x288>)
 80065ba:	4294      	cmp	r4, r2
 80065bc:	f47f af54 	bne.w	8006468 <HAL_DMA_Abort+0xe8>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80065c0:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80065c2:	680a      	ldr	r2, [r1, #0]
 80065c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065c8:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80065ca:	e74d      	b.n	8006468 <HAL_DMA_Abort+0xe8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065cc:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80065ce:	2303      	movs	r3, #3
        __HAL_UNLOCK(hdma);
 80065d0:	2200      	movs	r2, #0
        return HAL_ERROR;
 80065d2:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065d4:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80065d6:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 80065da:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 80065de:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80065e0:	2001      	movs	r0, #1
}
 80065e2:	bd70      	pop	{r4, r5, r6, pc}
 80065e4:	40020058 	.word	0x40020058
 80065e8:	40020040 	.word	0x40020040
 80065ec:	40020070 	.word	0x40020070
 80065f0:	400200a0 	.word	0x400200a0
 80065f4:	40020088 	.word	0x40020088
 80065f8:	40020028 	.word	0x40020028
 80065fc:	5802541c 	.word	0x5802541c
 8006600:	58025408 	.word	0x58025408
 8006604:	58025430 	.word	0x58025430
 8006608:	58025494 	.word	0x58025494
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800660c:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8006610:	4b18      	ldr	r3, [pc, #96]	; (8006674 <HAL_DMA_Abort+0x2f4>)
 8006612:	4819      	ldr	r0, [pc, #100]	; (8006678 <HAL_DMA_Abort+0x2f8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006614:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006616:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 800661a:	42a2      	cmp	r2, r4
 800661c:	bf18      	it	ne
 800661e:	429a      	cmpne	r2, r3
 8006620:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 8006624:	bf0c      	ite	eq
 8006626:	2301      	moveq	r3, #1
 8006628:	2300      	movne	r3, #0
 800662a:	4282      	cmp	r2, r0
 800662c:	bf08      	it	eq
 800662e:	f043 0301 	orreq.w	r3, r3, #1
 8006632:	3028      	adds	r0, #40	; 0x28
 8006634:	42a2      	cmp	r2, r4
 8006636:	bf08      	it	eq
 8006638:	f043 0301 	orreq.w	r3, r3, #1
 800663c:	3428      	adds	r4, #40	; 0x28
 800663e:	4282      	cmp	r2, r0
 8006640:	bf08      	it	eq
 8006642:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006646:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006648:	42a2      	cmp	r2, r4
 800664a:	bf08      	it	eq
 800664c:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006650:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006654:	3414      	adds	r4, #20
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006656:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006658:	42a2      	cmp	r2, r4
 800665a:	bf08      	it	eq
 800665c:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006660:	6dac      	ldr	r4, [r5, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006662:	6061      	str	r1, [r4, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006664:	2b00      	cmp	r3, #0
 8006666:	f47f af65 	bne.w	8006534 <HAL_DMA_Abort+0x1b4>
 800666a:	4b04      	ldr	r3, [pc, #16]	; (800667c <HAL_DMA_Abort+0x2fc>)
 800666c:	429a      	cmp	r2, r3
 800666e:	f43f af61 	beq.w	8006534 <HAL_DMA_Abort+0x1b4>
 8006672:	e76b      	b.n	800654c <HAL_DMA_Abort+0x1cc>
 8006674:	5802541c 	.word	0x5802541c
 8006678:	58025430 	.word	0x58025430
 800667c:	58025494 	.word	0x58025494

08006680 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8006680:	2800      	cmp	r0, #0
 8006682:	d060      	beq.n	8006746 <HAL_DMA_Abort_IT+0xc6>
{
 8006684:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006686:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 800668a:	4603      	mov	r3, r0
 800668c:	2a02      	cmp	r2, #2
 800668e:	d156      	bne.n	800673e <HAL_DMA_Abort_IT+0xbe>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006690:	6801      	ldr	r1, [r0, #0]
 8006692:	4a59      	ldr	r2, [pc, #356]	; (80067f8 <HAL_DMA_Abort_IT+0x178>)
 8006694:	4291      	cmp	r1, r2
 8006696:	d049      	beq.n	800672c <HAL_DMA_Abort_IT+0xac>
 8006698:	3218      	adds	r2, #24
 800669a:	4291      	cmp	r1, r2
 800669c:	d046      	beq.n	800672c <HAL_DMA_Abort_IT+0xac>
 800669e:	3230      	adds	r2, #48	; 0x30
 80066a0:	4856      	ldr	r0, [pc, #344]	; (80067fc <HAL_DMA_Abort_IT+0x17c>)
 80066a2:	4c57      	ldr	r4, [pc, #348]	; (8006800 <HAL_DMA_Abort_IT+0x180>)
 80066a4:	4281      	cmp	r1, r0
 80066a6:	bf18      	it	ne
 80066a8:	4291      	cmpne	r1, r2
 80066aa:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80066ae:	4d55      	ldr	r5, [pc, #340]	; (8006804 <HAL_DMA_Abort_IT+0x184>)
 80066b0:	bf0c      	ite	eq
 80066b2:	2201      	moveq	r2, #1
 80066b4:	2200      	movne	r2, #0
 80066b6:	42a1      	cmp	r1, r4
 80066b8:	bf08      	it	eq
 80066ba:	f042 0201 	orreq.w	r2, r2, #1
 80066be:	3448      	adds	r4, #72	; 0x48
 80066c0:	4281      	cmp	r1, r0
 80066c2:	bf08      	it	eq
 80066c4:	f042 0201 	orreq.w	r2, r2, #1
 80066c8:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80066cc:	42a9      	cmp	r1, r5
 80066ce:	bf08      	it	eq
 80066d0:	f042 0201 	orreq.w	r2, r2, #1
 80066d4:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80066d8:	42a1      	cmp	r1, r4
 80066da:	bf08      	it	eq
 80066dc:	f042 0201 	orreq.w	r2, r2, #1
 80066e0:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80066e4:	4281      	cmp	r1, r0
 80066e6:	bf08      	it	eq
 80066e8:	f042 0201 	orreq.w	r2, r2, #1
 80066ec:	3048      	adds	r0, #72	; 0x48
 80066ee:	42a9      	cmp	r1, r5
 80066f0:	bf08      	it	eq
 80066f2:	f042 0201 	orreq.w	r2, r2, #1
 80066f6:	3548      	adds	r5, #72	; 0x48
 80066f8:	42a1      	cmp	r1, r4
 80066fa:	bf08      	it	eq
 80066fc:	f042 0201 	orreq.w	r2, r2, #1
 8006700:	3448      	adds	r4, #72	; 0x48
 8006702:	4281      	cmp	r1, r0
 8006704:	bf08      	it	eq
 8006706:	f042 0201 	orreq.w	r2, r2, #1
 800670a:	3048      	adds	r0, #72	; 0x48
 800670c:	42a9      	cmp	r1, r5
 800670e:	bf08      	it	eq
 8006710:	f042 0201 	orreq.w	r2, r2, #1
 8006714:	42a1      	cmp	r1, r4
 8006716:	bf08      	it	eq
 8006718:	f042 0201 	orreq.w	r2, r2, #1
 800671c:	4281      	cmp	r1, r0
 800671e:	bf08      	it	eq
 8006720:	f042 0201 	orreq.w	r2, r2, #1
 8006724:	b912      	cbnz	r2, 800672c <HAL_DMA_Abort_IT+0xac>
 8006726:	4a38      	ldr	r2, [pc, #224]	; (8006808 <HAL_DMA_Abort_IT+0x188>)
 8006728:	4291      	cmp	r1, r2
 800672a:	d10e      	bne.n	800674a <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 800672c:	2204      	movs	r2, #4
  return HAL_OK;
 800672e:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8006730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8006734:	680b      	ldr	r3, [r1, #0]
 8006736:	f023 0301 	bic.w	r3, r3, #1
 800673a:	600b      	str	r3, [r1, #0]
}
 800673c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800673e:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8006740:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006742:	655a      	str	r2, [r3, #84]	; 0x54
}
 8006744:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8006746:	2001      	movs	r0, #1
}
 8006748:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800674a:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 800674e:	4a2f      	ldr	r2, [pc, #188]	; (800680c <HAL_DMA_Abort_IT+0x18c>)
 8006750:	482f      	ldr	r0, [pc, #188]	; (8006810 <HAL_DMA_Abort_IT+0x190>)
 8006752:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8006756:	4d2f      	ldr	r5, [pc, #188]	; (8006814 <HAL_DMA_Abort_IT+0x194>)
 8006758:	42a1      	cmp	r1, r4
 800675a:	bf18      	it	ne
 800675c:	4291      	cmpne	r1, r2
 800675e:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8006762:	bf0c      	ite	eq
 8006764:	2201      	moveq	r2, #1
 8006766:	2200      	movne	r2, #0
 8006768:	4281      	cmp	r1, r0
 800676a:	bf08      	it	eq
 800676c:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006770:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006772:	42a9      	cmp	r1, r5
 8006774:	bf08      	it	eq
 8006776:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800677a:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800677e:	3528      	adds	r5, #40	; 0x28
 8006780:	42a1      	cmp	r1, r4
 8006782:	bf08      	it	eq
 8006784:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006788:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800678a:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 800678c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800678e:	42a9      	cmp	r1, r5
 8006790:	bf08      	it	eq
 8006792:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006796:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800679a:	42a1      	cmp	r1, r4
 800679c:	bf08      	it	eq
 800679e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80067a2:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067a4:	b912      	cbnz	r2, 80067ac <HAL_DMA_Abort_IT+0x12c>
 80067a6:	4a1c      	ldr	r2, [pc, #112]	; (8006818 <HAL_DMA_Abort_IT+0x198>)
 80067a8:	4291      	cmp	r1, r2
 80067aa:	d117      	bne.n	80067dc <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80067ac:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067ae:	2101      	movs	r1, #1
 80067b0:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80067b2:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067b4:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80067b8:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80067ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067be:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067c0:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80067c2:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 80067c4:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067c8:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067ca:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80067cc:	b132      	cbz	r2, 80067dc <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80067ce:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067d0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80067d2:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80067d4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80067d8:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067da:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80067dc:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 80067de:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 80067e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 80067e2:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80067e6:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80067ea:	b11a      	cbz	r2, 80067f4 <HAL_DMA_Abort_IT+0x174>
        hdma->XferAbortCallback(hdma);
 80067ec:	4618      	mov	r0, r3
 80067ee:	4790      	blx	r2
  return HAL_OK;
 80067f0:	4620      	mov	r0, r4
}
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80067f4:	4610      	mov	r0, r2
}
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	40020010 	.word	0x40020010
 80067fc:	40020040 	.word	0x40020040
 8006800:	40020070 	.word	0x40020070
 8006804:	400200a0 	.word	0x400200a0
 8006808:	400204b8 	.word	0x400204b8
 800680c:	5802541c 	.word	0x5802541c
 8006810:	58025430 	.word	0x58025430
 8006814:	58025444 	.word	0x58025444
 8006818:	58025494 	.word	0x58025494

0800681c <HAL_DMA_IRQHandler>:
{
 800681c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006820:	4a9f      	ldr	r2, [pc, #636]	; (8006aa0 <HAL_DMA_IRQHandler+0x284>)
  __IO uint32_t count = 0U;
 8006822:	2500      	movs	r5, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006824:	4e9f      	ldr	r6, [pc, #636]	; (8006aa4 <HAL_DMA_IRQHandler+0x288>)
{
 8006826:	b082      	sub	sp, #8
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006828:	6803      	ldr	r3, [r0, #0]
{
 800682a:	4682      	mov	sl, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800682c:	499e      	ldr	r1, [pc, #632]	; (8006aa8 <HAL_DMA_IRQHandler+0x28c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800682e:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006830:	4293      	cmp	r3, r2
 8006832:	bf18      	it	ne
 8006834:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 8006836:	9501      	str	r5, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006838:	bf08      	it	eq
 800683a:	2601      	moveq	r6, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800683c:	680d      	ldr	r5, [r1, #0]
  tmpisr_dma  = regs_dma->ISR;
 800683e:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006840:	bf18      	it	ne
 8006842:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 8006844:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006846:	d04a      	beq.n	80068de <HAL_DMA_IRQHandler+0xc2>
 8006848:	3230      	adds	r2, #48	; 0x30
 800684a:	f8df e268 	ldr.w	lr, [pc, #616]	; 8006ab4 <HAL_DMA_IRQHandler+0x298>
 800684e:	4897      	ldr	r0, [pc, #604]	; (8006aac <HAL_DMA_IRQHandler+0x290>)
 8006850:	4573      	cmp	r3, lr
 8006852:	bf18      	it	ne
 8006854:	4293      	cmpne	r3, r2
 8006856:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 800685a:	bf0c      	ite	eq
 800685c:	2201      	moveq	r2, #1
 800685e:	2200      	movne	r2, #0
 8006860:	4283      	cmp	r3, r0
 8006862:	bf08      	it	eq
 8006864:	f042 0201 	orreq.w	r2, r2, #1
 8006868:	3030      	adds	r0, #48	; 0x30
 800686a:	4573      	cmp	r3, lr
 800686c:	bf08      	it	eq
 800686e:	f042 0201 	orreq.w	r2, r2, #1
 8006872:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8006876:	4283      	cmp	r3, r0
 8006878:	bf08      	it	eq
 800687a:	f042 0201 	orreq.w	r2, r2, #1
 800687e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006882:	4573      	cmp	r3, lr
 8006884:	bf08      	it	eq
 8006886:	f042 0201 	orreq.w	r2, r2, #1
 800688a:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 800688e:	4283      	cmp	r3, r0
 8006890:	bf08      	it	eq
 8006892:	f042 0201 	orreq.w	r2, r2, #1
 8006896:	3030      	adds	r0, #48	; 0x30
 8006898:	4573      	cmp	r3, lr
 800689a:	bf08      	it	eq
 800689c:	f042 0201 	orreq.w	r2, r2, #1
 80068a0:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80068a4:	4283      	cmp	r3, r0
 80068a6:	bf08      	it	eq
 80068a8:	f042 0201 	orreq.w	r2, r2, #1
 80068ac:	3030      	adds	r0, #48	; 0x30
 80068ae:	4573      	cmp	r3, lr
 80068b0:	bf08      	it	eq
 80068b2:	f042 0201 	orreq.w	r2, r2, #1
 80068b6:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80068ba:	4283      	cmp	r3, r0
 80068bc:	bf08      	it	eq
 80068be:	f042 0201 	orreq.w	r2, r2, #1
 80068c2:	3030      	adds	r0, #48	; 0x30
 80068c4:	4573      	cmp	r3, lr
 80068c6:	bf08      	it	eq
 80068c8:	f042 0201 	orreq.w	r2, r2, #1
 80068cc:	4283      	cmp	r3, r0
 80068ce:	bf08      	it	eq
 80068d0:	f042 0201 	orreq.w	r2, r2, #1
 80068d4:	b91a      	cbnz	r2, 80068de <HAL_DMA_IRQHandler+0xc2>
 80068d6:	4a76      	ldr	r2, [pc, #472]	; (8006ab0 <HAL_DMA_IRQHandler+0x294>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	f040 820b 	bne.w	8006cf4 <HAL_DMA_IRQHandler+0x4d8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068de:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
 80068e2:	2208      	movs	r2, #8
 80068e4:	f001 0c1f 	and.w	ip, r1, #31
 80068e8:	fa02 f20c 	lsl.w	r2, r2, ip
 80068ec:	4217      	tst	r7, r2
 80068ee:	f040 818d 	bne.w	8006c0c <HAL_DMA_IRQHandler+0x3f0>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068f2:	fa27 f20c 	lsr.w	r2, r7, ip
 80068f6:	07d2      	lsls	r2, r2, #31
 80068f8:	d50c      	bpl.n	8006914 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80068fa:	695a      	ldr	r2, [r3, #20]
 80068fc:	0610      	lsls	r0, r2, #24
 80068fe:	d509      	bpl.n	8006914 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006900:	2201      	movs	r2, #1
 8006902:	fa02 f20c 	lsl.w	r2, r2, ip
 8006906:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006908:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 800690c:	f042 0202 	orr.w	r2, r2, #2
 8006910:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006914:	f04f 0e04 	mov.w	lr, #4
 8006918:	fa0e f00c 	lsl.w	r0, lr, ip
 800691c:	4238      	tst	r0, r7
 800691e:	d05b      	beq.n	80069d8 <HAL_DMA_IRQHandler+0x1bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006920:	2e00      	cmp	r6, #0
 8006922:	d14f      	bne.n	80069c4 <HAL_DMA_IRQHandler+0x1a8>
 8006924:	4a63      	ldr	r2, [pc, #396]	; (8006ab4 <HAL_DMA_IRQHandler+0x298>)
 8006926:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8006ab8 <HAL_DMA_IRQHandler+0x29c>
 800692a:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8006aac <HAL_DMA_IRQHandler+0x290>
 800692e:	454b      	cmp	r3, r9
 8006930:	bf18      	it	ne
 8006932:	4293      	cmpne	r3, r2
 8006934:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006938:	bf0c      	ite	eq
 800693a:	2201      	moveq	r2, #1
 800693c:	2200      	movne	r2, #0
 800693e:	4543      	cmp	r3, r8
 8006940:	bf08      	it	eq
 8006942:	f042 0201 	orreq.w	r2, r2, #1
 8006946:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800694a:	454b      	cmp	r3, r9
 800694c:	bf08      	it	eq
 800694e:	f042 0201 	orreq.w	r2, r2, #1
 8006952:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006956:	4543      	cmp	r3, r8
 8006958:	bf08      	it	eq
 800695a:	f042 0201 	orreq.w	r2, r2, #1
 800695e:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8006962:	454b      	cmp	r3, r9
 8006964:	bf08      	it	eq
 8006966:	f042 0201 	orreq.w	r2, r2, #1
 800696a:	f509 795c 	add.w	r9, r9, #880	; 0x370
 800696e:	4543      	cmp	r3, r8
 8006970:	bf08      	it	eq
 8006972:	f042 0201 	orreq.w	r2, r2, #1
 8006976:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800697a:	454b      	cmp	r3, r9
 800697c:	bf08      	it	eq
 800697e:	f042 0201 	orreq.w	r2, r2, #1
 8006982:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006986:	4543      	cmp	r3, r8
 8006988:	bf08      	it	eq
 800698a:	f042 0201 	orreq.w	r2, r2, #1
 800698e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006992:	454b      	cmp	r3, r9
 8006994:	bf08      	it	eq
 8006996:	f042 0201 	orreq.w	r2, r2, #1
 800699a:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800699e:	4543      	cmp	r3, r8
 80069a0:	bf08      	it	eq
 80069a2:	f042 0201 	orreq.w	r2, r2, #1
 80069a6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80069aa:	454b      	cmp	r3, r9
 80069ac:	bf08      	it	eq
 80069ae:	f042 0201 	orreq.w	r2, r2, #1
 80069b2:	4543      	cmp	r3, r8
 80069b4:	bf08      	it	eq
 80069b6:	f042 0201 	orreq.w	r2, r2, #1
 80069ba:	b91a      	cbnz	r2, 80069c4 <HAL_DMA_IRQHandler+0x1a8>
 80069bc:	4a3c      	ldr	r2, [pc, #240]	; (8006ab0 <HAL_DMA_IRQHandler+0x294>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	f040 822f 	bne.w	8006e22 <HAL_DMA_IRQHandler+0x606>
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	0792      	lsls	r2, r2, #30
 80069c8:	d506      	bpl.n	80069d8 <HAL_DMA_IRQHandler+0x1bc>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80069ca:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80069cc:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80069d0:	f042 0204 	orr.w	r2, r2, #4
 80069d4:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80069d8:	2210      	movs	r2, #16
 80069da:	fa02 fc0c 	lsl.w	ip, r2, ip
 80069de:	ea1c 0f07 	tst.w	ip, r7
 80069e2:	d06f      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80069e4:	2e00      	cmp	r6, #0
 80069e6:	d146      	bne.n	8006a76 <HAL_DMA_IRQHandler+0x25a>
 80069e8:	4a32      	ldr	r2, [pc, #200]	; (8006ab4 <HAL_DMA_IRQHandler+0x298>)
 80069ea:	4833      	ldr	r0, [pc, #204]	; (8006ab8 <HAL_DMA_IRQHandler+0x29c>)
 80069ec:	4e2f      	ldr	r6, [pc, #188]	; (8006aac <HAL_DMA_IRQHandler+0x290>)
 80069ee:	4283      	cmp	r3, r0
 80069f0:	bf18      	it	ne
 80069f2:	4293      	cmpne	r3, r2
 80069f4:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80069f8:	bf0c      	ite	eq
 80069fa:	2201      	moveq	r2, #1
 80069fc:	2200      	movne	r2, #0
 80069fe:	42b3      	cmp	r3, r6
 8006a00:	bf08      	it	eq
 8006a02:	f042 0201 	orreq.w	r2, r2, #1
 8006a06:	3630      	adds	r6, #48	; 0x30
 8006a08:	4283      	cmp	r3, r0
 8006a0a:	bf08      	it	eq
 8006a0c:	f042 0201 	orreq.w	r2, r2, #1
 8006a10:	3030      	adds	r0, #48	; 0x30
 8006a12:	42b3      	cmp	r3, r6
 8006a14:	bf08      	it	eq
 8006a16:	f042 0201 	orreq.w	r2, r2, #1
 8006a1a:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8006a1e:	4283      	cmp	r3, r0
 8006a20:	bf08      	it	eq
 8006a22:	f042 0201 	orreq.w	r2, r2, #1
 8006a26:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006a2a:	42b3      	cmp	r3, r6
 8006a2c:	bf08      	it	eq
 8006a2e:	f042 0201 	orreq.w	r2, r2, #1
 8006a32:	3630      	adds	r6, #48	; 0x30
 8006a34:	4283      	cmp	r3, r0
 8006a36:	bf08      	it	eq
 8006a38:	f042 0201 	orreq.w	r2, r2, #1
 8006a3c:	3030      	adds	r0, #48	; 0x30
 8006a3e:	42b3      	cmp	r3, r6
 8006a40:	bf08      	it	eq
 8006a42:	f042 0201 	orreq.w	r2, r2, #1
 8006a46:	3630      	adds	r6, #48	; 0x30
 8006a48:	4283      	cmp	r3, r0
 8006a4a:	bf08      	it	eq
 8006a4c:	f042 0201 	orreq.w	r2, r2, #1
 8006a50:	3030      	adds	r0, #48	; 0x30
 8006a52:	42b3      	cmp	r3, r6
 8006a54:	bf08      	it	eq
 8006a56:	f042 0201 	orreq.w	r2, r2, #1
 8006a5a:	3630      	adds	r6, #48	; 0x30
 8006a5c:	4283      	cmp	r3, r0
 8006a5e:	bf08      	it	eq
 8006a60:	f042 0201 	orreq.w	r2, r2, #1
 8006a64:	42b3      	cmp	r3, r6
 8006a66:	bf08      	it	eq
 8006a68:	f042 0201 	orreq.w	r2, r2, #1
 8006a6c:	b91a      	cbnz	r2, 8006a76 <HAL_DMA_IRQHandler+0x25a>
 8006a6e:	4a10      	ldr	r2, [pc, #64]	; (8006ab0 <HAL_DMA_IRQHandler+0x294>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	f040 81de 	bne.w	8006e32 <HAL_DMA_IRQHandler+0x616>
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8006a7c:	b312      	cbz	r2, 8006ac4 <HAL_DMA_IRQHandler+0x2a8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006a7e:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	0352      	lsls	r2, r2, #13
 8006a86:	f100 818b 	bmi.w	8006da0 <HAL_DMA_IRQHandler+0x584>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	05d6      	lsls	r6, r2, #23
 8006a8e:	d403      	bmi.n	8006a98 <HAL_DMA_IRQHandler+0x27c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	f022 0208 	bic.w	r2, r2, #8
 8006a96:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8006a98:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006a9c:	b193      	cbz	r3, 8006ac4 <HAL_DMA_IRQHandler+0x2a8>
 8006a9e:	e00d      	b.n	8006abc <HAL_DMA_IRQHandler+0x2a0>
 8006aa0:	40020028 	.word	0x40020028
 8006aa4:	40020010 	.word	0x40020010
 8006aa8:	240001ec 	.word	0x240001ec
 8006aac:	40020070 	.word	0x40020070
 8006ab0:	400204b8 	.word	0x400204b8
 8006ab4:	40020040 	.word	0x40020040
 8006ab8:	40020058 	.word	0x40020058
            hdma->XferHalfCpltCallback(hdma);
 8006abc:	4650      	mov	r0, sl
 8006abe:	4798      	blx	r3
 8006ac0:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ac4:	f001 011f 	and.w	r1, r1, #31
 8006ac8:	2620      	movs	r6, #32
 8006aca:	408e      	lsls	r6, r1
 8006acc:	423e      	tst	r6, r7
 8006ace:	d06a      	beq.n	8006ba6 <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006ad0:	f8da 2000 	ldr.w	r2, [sl]
 8006ad4:	4ba7      	ldr	r3, [pc, #668]	; (8006d74 <HAL_DMA_IRQHandler+0x558>)
 8006ad6:	48a8      	ldr	r0, [pc, #672]	; (8006d78 <HAL_DMA_IRQHandler+0x55c>)
 8006ad8:	4fa8      	ldr	r7, [pc, #672]	; (8006d7c <HAL_DMA_IRQHandler+0x560>)
 8006ada:	4282      	cmp	r2, r0
 8006adc:	bf18      	it	ne
 8006ade:	429a      	cmpne	r2, r3
 8006ae0:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006ae4:	bf0c      	ite	eq
 8006ae6:	2301      	moveq	r3, #1
 8006ae8:	2300      	movne	r3, #0
 8006aea:	42ba      	cmp	r2, r7
 8006aec:	bf08      	it	eq
 8006aee:	f043 0301 	orreq.w	r3, r3, #1
 8006af2:	3730      	adds	r7, #48	; 0x30
 8006af4:	4282      	cmp	r2, r0
 8006af6:	bf08      	it	eq
 8006af8:	f043 0301 	orreq.w	r3, r3, #1
 8006afc:	3030      	adds	r0, #48	; 0x30
 8006afe:	42ba      	cmp	r2, r7
 8006b00:	bf08      	it	eq
 8006b02:	f043 0301 	orreq.w	r3, r3, #1
 8006b06:	3730      	adds	r7, #48	; 0x30
 8006b08:	4282      	cmp	r2, r0
 8006b0a:	bf08      	it	eq
 8006b0c:	f043 0301 	orreq.w	r3, r3, #1
 8006b10:	3030      	adds	r0, #48	; 0x30
 8006b12:	42ba      	cmp	r2, r7
 8006b14:	bf08      	it	eq
 8006b16:	f043 0301 	orreq.w	r3, r3, #1
 8006b1a:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8006b1e:	4282      	cmp	r2, r0
 8006b20:	bf08      	it	eq
 8006b22:	f043 0301 	orreq.w	r3, r3, #1
 8006b26:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006b2a:	42ba      	cmp	r2, r7
 8006b2c:	bf08      	it	eq
 8006b2e:	f043 0301 	orreq.w	r3, r3, #1
 8006b32:	3730      	adds	r7, #48	; 0x30
 8006b34:	4282      	cmp	r2, r0
 8006b36:	bf08      	it	eq
 8006b38:	f043 0301 	orreq.w	r3, r3, #1
 8006b3c:	3030      	adds	r0, #48	; 0x30
 8006b3e:	42ba      	cmp	r2, r7
 8006b40:	bf08      	it	eq
 8006b42:	f043 0301 	orreq.w	r3, r3, #1
 8006b46:	3730      	adds	r7, #48	; 0x30
 8006b48:	4282      	cmp	r2, r0
 8006b4a:	bf08      	it	eq
 8006b4c:	f043 0301 	orreq.w	r3, r3, #1
 8006b50:	3030      	adds	r0, #48	; 0x30
 8006b52:	42ba      	cmp	r2, r7
 8006b54:	bf08      	it	eq
 8006b56:	f043 0301 	orreq.w	r3, r3, #1
 8006b5a:	3730      	adds	r7, #48	; 0x30
 8006b5c:	4282      	cmp	r2, r0
 8006b5e:	bf08      	it	eq
 8006b60:	f043 0301 	orreq.w	r3, r3, #1
 8006b64:	42ba      	cmp	r2, r7
 8006b66:	bf08      	it	eq
 8006b68:	f043 0301 	orreq.w	r3, r3, #1
 8006b6c:	b91b      	cbnz	r3, 8006b76 <HAL_DMA_IRQHandler+0x35a>
 8006b6e:	4b84      	ldr	r3, [pc, #528]	; (8006d80 <HAL_DMA_IRQHandler+0x564>)
 8006b70:	429a      	cmp	r2, r3
 8006b72:	f040 8173 	bne.w	8006e5c <HAL_DMA_IRQHandler+0x640>
 8006b76:	6813      	ldr	r3, [r2, #0]
 8006b78:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006b7c:	b19b      	cbz	r3, 8006ba6 <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b7e:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b80:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
 8006b84:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b86:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b88:	f000 8114 	beq.w	8006db4 <HAL_DMA_IRQHandler+0x598>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006b8c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006b90:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006b92:	f000 812d 	beq.w	8006df0 <HAL_DMA_IRQHandler+0x5d4>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006b96:	031c      	lsls	r4, r3, #12
 8006b98:	f140 8138 	bpl.w	8006e0c <HAL_DMA_IRQHandler+0x5f0>
          if(hdma->XferCpltCallback != NULL)
 8006b9c:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006ba0:	b10b      	cbz	r3, 8006ba6 <HAL_DMA_IRQHandler+0x38a>
            hdma->XferCpltCallback(hdma);
 8006ba2:	4650      	mov	r0, sl
 8006ba4:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006ba6:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f000 80df 	beq.w	8006d6e <HAL_DMA_IRQHandler+0x552>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006bb0:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 8006bb4:	07d8      	lsls	r0, r3, #31
 8006bb6:	d51f      	bpl.n	8006bf8 <HAL_DMA_IRQHandler+0x3dc>
        __HAL_DMA_DISABLE(hdma);
 8006bb8:	f8da 2000 	ldr.w	r2, [sl]
        hdma->State = HAL_DMA_STATE_ABORT;
 8006bbc:	2404      	movs	r4, #4
 8006bbe:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8006bc2:	6813      	ldr	r3, [r2, #0]
 8006bc4:	f023 0301 	bic.w	r3, r3, #1
 8006bc8:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006bca:	4b6e      	ldr	r3, [pc, #440]	; (8006d84 <HAL_DMA_IRQHandler+0x568>)
 8006bcc:	fba3 3505 	umull	r3, r5, r3, r5
 8006bd0:	0aad      	lsrs	r5, r5, #10
 8006bd2:	e002      	b.n	8006bda <HAL_DMA_IRQHandler+0x3be>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006bd4:	6813      	ldr	r3, [r2, #0]
 8006bd6:	07d9      	lsls	r1, r3, #31
 8006bd8:	d504      	bpl.n	8006be4 <HAL_DMA_IRQHandler+0x3c8>
          if (++count > timeout)
 8006bda:	9b01      	ldr	r3, [sp, #4]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	42ab      	cmp	r3, r5
 8006be0:	9301      	str	r3, [sp, #4]
 8006be2:	d9f7      	bls.n	8006bd4 <HAL_DMA_IRQHandler+0x3b8>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006be4:	6813      	ldr	r3, [r2, #0]
 8006be6:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8006be8:	bf4c      	ite	mi
 8006bea:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8006bec:	2301      	movpl	r3, #1
 8006bee:	f88a 3035 	strb.w	r3, [sl, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8006bf8:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80b6 	beq.w	8006d6e <HAL_DMA_IRQHandler+0x552>
        hdma->XferErrorCallback(hdma);
 8006c02:	4650      	mov	r0, sl
}
 8006c04:	b002      	add	sp, #8
 8006c06:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        hdma->XferErrorCallback(hdma);
 8006c0a:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	0740      	lsls	r0, r0, #29
 8006c10:	d50a      	bpl.n	8006c28 <HAL_DMA_IRQHandler+0x40c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006c12:	6818      	ldr	r0, [r3, #0]
 8006c14:	f020 0004 	bic.w	r0, r0, #4
 8006c18:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c1a:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006c1c:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8006c20:	f042 0201 	orr.w	r2, r2, #1
 8006c24:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c28:	fa27 f20c 	lsr.w	r2, r7, ip
 8006c2c:	07d2      	lsls	r2, r2, #31
 8006c2e:	f57f ae71 	bpl.w	8006914 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006c32:	4a55      	ldr	r2, [pc, #340]	; (8006d88 <HAL_DMA_IRQHandler+0x56c>)
 8006c34:	4851      	ldr	r0, [pc, #324]	; (8006d7c <HAL_DMA_IRQHandler+0x560>)
 8006c36:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8006d9c <HAL_DMA_IRQHandler+0x580>
 8006c3a:	4283      	cmp	r3, r0
 8006c3c:	bf18      	it	ne
 8006c3e:	4293      	cmpne	r3, r2
 8006c40:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006c44:	bf0c      	ite	eq
 8006c46:	2201      	moveq	r2, #1
 8006c48:	2200      	movne	r2, #0
 8006c4a:	4543      	cmp	r3, r8
 8006c4c:	bf08      	it	eq
 8006c4e:	f042 0201 	orreq.w	r2, r2, #1
 8006c52:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006c56:	4283      	cmp	r3, r0
 8006c58:	bf08      	it	eq
 8006c5a:	f042 0201 	orreq.w	r2, r2, #1
 8006c5e:	3030      	adds	r0, #48	; 0x30
 8006c60:	4543      	cmp	r3, r8
 8006c62:	bf08      	it	eq
 8006c64:	f042 0201 	orreq.w	r2, r2, #1
 8006c68:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8006c6c:	4283      	cmp	r3, r0
 8006c6e:	bf08      	it	eq
 8006c70:	f042 0201 	orreq.w	r2, r2, #1
 8006c74:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006c78:	4543      	cmp	r3, r8
 8006c7a:	bf08      	it	eq
 8006c7c:	f042 0201 	orreq.w	r2, r2, #1
 8006c80:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006c84:	4283      	cmp	r3, r0
 8006c86:	bf08      	it	eq
 8006c88:	f042 0201 	orreq.w	r2, r2, #1
 8006c8c:	3030      	adds	r0, #48	; 0x30
 8006c8e:	4543      	cmp	r3, r8
 8006c90:	bf08      	it	eq
 8006c92:	f042 0201 	orreq.w	r2, r2, #1
 8006c96:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006c9a:	4283      	cmp	r3, r0
 8006c9c:	bf08      	it	eq
 8006c9e:	f042 0201 	orreq.w	r2, r2, #1
 8006ca2:	3030      	adds	r0, #48	; 0x30
 8006ca4:	4543      	cmp	r3, r8
 8006ca6:	bf08      	it	eq
 8006ca8:	f042 0201 	orreq.w	r2, r2, #1
 8006cac:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006cb0:	4283      	cmp	r3, r0
 8006cb2:	bf08      	it	eq
 8006cb4:	f042 0201 	orreq.w	r2, r2, #1
 8006cb8:	3030      	adds	r0, #48	; 0x30
 8006cba:	4543      	cmp	r3, r8
 8006cbc:	bf08      	it	eq
 8006cbe:	f042 0201 	orreq.w	r2, r2, #1
 8006cc2:	4283      	cmp	r3, r0
 8006cc4:	bf08      	it	eq
 8006cc6:	f042 0201 	orreq.w	r2, r2, #1
 8006cca:	2a00      	cmp	r2, #0
 8006ccc:	f47f ae15 	bne.w	80068fa <HAL_DMA_IRQHandler+0xde>
 8006cd0:	2e00      	cmp	r6, #0
 8006cd2:	f47f ae12 	bne.w	80068fa <HAL_DMA_IRQHandler+0xde>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006cd6:	2204      	movs	r2, #4
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006cd8:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006cda:	fa02 f20c 	lsl.w	r2, r2, ip
 8006cde:	423a      	tst	r2, r7
 8006ce0:	f040 809f 	bne.w	8006e22 <HAL_DMA_IRQHandler+0x606>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ce4:	2210      	movs	r2, #16
 8006ce6:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006cea:	ea17 0f0c 	tst.w	r7, ip
 8006cee:	f43f aee9 	beq.w	8006ac4 <HAL_DMA_IRQHandler+0x2a8>
 8006cf2:	e679      	b.n	80069e8 <HAL_DMA_IRQHandler+0x1cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006cf4:	4a25      	ldr	r2, [pc, #148]	; (8006d8c <HAL_DMA_IRQHandler+0x570>)
 8006cf6:	4e26      	ldr	r6, [pc, #152]	; (8006d90 <HAL_DMA_IRQHandler+0x574>)
 8006cf8:	4d26      	ldr	r5, [pc, #152]	; (8006d94 <HAL_DMA_IRQHandler+0x578>)
 8006cfa:	42b3      	cmp	r3, r6
 8006cfc:	bf18      	it	ne
 8006cfe:	4293      	cmpne	r3, r2
 8006d00:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8006d04:	bf0c      	ite	eq
 8006d06:	2201      	moveq	r2, #1
 8006d08:	2200      	movne	r2, #0
 8006d0a:	42ab      	cmp	r3, r5
 8006d0c:	bf08      	it	eq
 8006d0e:	f042 0201 	orreq.w	r2, r2, #1
 8006d12:	3528      	adds	r5, #40	; 0x28
 8006d14:	42b3      	cmp	r3, r6
 8006d16:	bf08      	it	eq
 8006d18:	f042 0201 	orreq.w	r2, r2, #1
 8006d1c:	3628      	adds	r6, #40	; 0x28
 8006d1e:	42ab      	cmp	r3, r5
 8006d20:	bf08      	it	eq
 8006d22:	f042 0201 	orreq.w	r2, r2, #1
 8006d26:	3528      	adds	r5, #40	; 0x28
 8006d28:	42b3      	cmp	r3, r6
 8006d2a:	bf08      	it	eq
 8006d2c:	f042 0201 	orreq.w	r2, r2, #1
 8006d30:	42ab      	cmp	r3, r5
 8006d32:	bf08      	it	eq
 8006d34:	f042 0201 	orreq.w	r2, r2, #1
 8006d38:	b912      	cbnz	r2, 8006d40 <HAL_DMA_IRQHandler+0x524>
 8006d3a:	4a17      	ldr	r2, [pc, #92]	; (8006d98 <HAL_DMA_IRQHandler+0x57c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d116      	bne.n	8006d6e <HAL_DMA_IRQHandler+0x552>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006d40:	f8da 505c 	ldr.w	r5, [sl, #92]	; 0x5c
 8006d44:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006d46:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006d48:	f005 051f 	and.w	r5, r5, #31
 8006d4c:	40ae      	lsls	r6, r5
 8006d4e:	420e      	tst	r6, r1
 8006d50:	d073      	beq.n	8006e3a <HAL_DMA_IRQHandler+0x61e>
 8006d52:	0757      	lsls	r7, r2, #29
 8006d54:	d571      	bpl.n	8006e3a <HAL_DMA_IRQHandler+0x61e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d56:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006d58:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d5a:	f140 809f 	bpl.w	8006e9c <HAL_DMA_IRQHandler+0x680>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006d5e:	03d1      	lsls	r1, r2, #15
 8006d60:	f100 80a2 	bmi.w	8006ea8 <HAL_DMA_IRQHandler+0x68c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006d64:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f47f af4a 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
}
 8006d6e:	b002      	add	sp, #8
 8006d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d74:	40020010 	.word	0x40020010
 8006d78:	40020028 	.word	0x40020028
 8006d7c:	40020040 	.word	0x40020040
 8006d80:	400204b8 	.word	0x400204b8
 8006d84:	1b4e81b5 	.word	0x1b4e81b5
 8006d88:	40020058 	.word	0x40020058
 8006d8c:	58025408 	.word	0x58025408
 8006d90:	5802541c 	.word	0x5802541c
 8006d94:	58025430 	.word	0x58025430
 8006d98:	58025494 	.word	0x58025494
 8006d9c:	40020070 	.word	0x40020070
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	031b      	lsls	r3, r3, #12
 8006da4:	f57f ae78 	bpl.w	8006a98 <HAL_DMA_IRQHandler+0x27c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006da8:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f47f ae85 	bne.w	8006abc <HAL_DMA_IRQHandler+0x2a0>
 8006db2:	e687      	b.n	8006ac4 <HAL_DMA_IRQHandler+0x2a8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006db4:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006db8:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006dbc:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006dbe:	6953      	ldr	r3, [r2, #20]
 8006dc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dc4:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006dc6:	b33d      	cbz	r5, 8006e18 <HAL_DMA_IRQHandler+0x5fc>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006dc8:	6813      	ldr	r3, [r2, #0]
 8006dca:	f023 0308 	bic.w	r3, r3, #8
 8006dce:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006dd0:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8006dd2:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 8006dd4:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006dd6:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8006dda:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006dde:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8006de0:	f88a 5035 	strb.w	r5, [sl, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8006de4:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f47f af0a 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
 8006dee:	e7be      	b.n	8006d6e <HAL_DMA_IRQHandler+0x552>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006df0:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006df4:	f47f aed2 	bne.w	8006b9c <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006df8:	6811      	ldr	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8006dfa:	2401      	movs	r4, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006dfc:	f021 0110 	bic.w	r1, r1, #16
 8006e00:	6011      	str	r1, [r2, #0]
            __HAL_UNLOCK(hdma);
 8006e02:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8006e06:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8006e0a:	e6c7      	b.n	8006b9c <HAL_DMA_IRQHandler+0x380>
            if(hdma->XferM1CpltCallback != NULL)
 8006e0c:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f aec6 	bne.w	8006ba2 <HAL_DMA_IRQHandler+0x386>
 8006e16:	e6c6      	b.n	8006ba6 <HAL_DMA_IRQHandler+0x38a>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e18:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1d3      	bne.n	8006dc8 <HAL_DMA_IRQHandler+0x5ac>
 8006e20:	e7d6      	b.n	8006dd0 <HAL_DMA_IRQHandler+0x5b4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006e22:	2210      	movs	r2, #16
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006e24:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006e26:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006e2a:	ea17 0f0c 	tst.w	r7, ip
 8006e2e:	f43f ae49 	beq.w	8006ac4 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8006e38:	e620      	b.n	8006a7c <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006e3a:	2602      	movs	r6, #2
 8006e3c:	40ae      	lsls	r6, r5
 8006e3e:	420e      	tst	r6, r1
 8006e40:	d010      	beq.n	8006e64 <HAL_DMA_IRQHandler+0x648>
 8006e42:	0797      	lsls	r7, r2, #30
 8006e44:	d50e      	bpl.n	8006e64 <HAL_DMA_IRQHandler+0x648>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006e46:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e48:	0414      	lsls	r4, r2, #16
 8006e4a:	d533      	bpl.n	8006eb4 <HAL_DMA_IRQHandler+0x698>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006e4c:	03d0      	lsls	r0, r2, #15
 8006e4e:	d43d      	bmi.n	8006ecc <HAL_DMA_IRQHandler+0x6b0>
          if(hdma->XferM1CpltCallback != NULL)
 8006e50:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f47f aed4 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
 8006e5a:	e788      	b.n	8006d6e <HAL_DMA_IRQHandler+0x552>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006e5c:	6813      	ldr	r3, [r2, #0]
 8006e5e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006e62:	e68b      	b.n	8006b7c <HAL_DMA_IRQHandler+0x360>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006e64:	2608      	movs	r6, #8
 8006e66:	40ae      	lsls	r6, r5
 8006e68:	420e      	tst	r6, r1
 8006e6a:	d080      	beq.n	8006d6e <HAL_DMA_IRQHandler+0x552>
 8006e6c:	0711      	lsls	r1, r2, #28
 8006e6e:	f57f af7e 	bpl.w	8006d6e <HAL_DMA_IRQHandler+0x552>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e72:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006e74:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8006e76:	2600      	movs	r6, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e78:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006e7c:	fa02 f505 	lsl.w	r5, r2, r5
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e80:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 8006e82:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006e86:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e88:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8006e8c:	f88a 6034 	strb.w	r6, [sl, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006e90:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f47f aeb4 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
 8006e9a:	e768      	b.n	8006d6e <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e9c:	0692      	lsls	r2, r2, #26
 8006e9e:	d403      	bmi.n	8006ea8 <HAL_DMA_IRQHandler+0x68c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	f022 0204 	bic.w	r2, r2, #4
 8006ea6:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8006ea8:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f47f aea8 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
 8006eb2:	e75c      	b.n	8006d6e <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006eb4:	f012 0220 	ands.w	r2, r2, #32
 8006eb8:	d108      	bne.n	8006ecc <HAL_DMA_IRQHandler+0x6b0>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006eba:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006ebc:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006ebe:	f021 010a 	bic.w	r1, r1, #10
 8006ec2:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 8006ec4:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006ec8:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8006ecc:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f47f ae96 	bne.w	8006c02 <HAL_DMA_IRQHandler+0x3e6>
 8006ed6:	e74a      	b.n	8006d6e <HAL_DMA_IRQHandler+0x552>

08006ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006edc:	680d      	ldr	r5, [r1, #0]
{
 8006ede:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ee0:	2d00      	cmp	r5, #0
 8006ee2:	f000 80a3 	beq.w	800702c <HAL_GPIO_Init+0x154>
  uint32_t position = 0x00U;
 8006ee6:	2300      	movs	r3, #0
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
 8006ee8:	f8df b24c 	ldr.w	fp, [pc, #588]	; 8007138 <HAL_GPIO_Init+0x260>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006eec:	9101      	str	r1, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006eee:	2201      	movs	r2, #1
 8006ef0:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8006ef2:	ea12 0a05 	ands.w	sl, r2, r5
 8006ef6:	f000 8094 	beq.w	8007022 <HAL_GPIO_Init+0x14a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006efa:	9901      	ldr	r1, [sp, #4]
 8006efc:	684f      	ldr	r7, [r1, #4]
 8006efe:	f007 0c03 	and.w	ip, r7, #3
 8006f02:	f10c 34ff 	add.w	r4, ip, #4294967295
 8006f06:	2c01      	cmp	r4, #1
 8006f08:	ea4f 0443 	mov.w	r4, r3, lsl #1
 8006f0c:	f240 8091 	bls.w	8007032 <HAL_GPIO_Init+0x15a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f10:	f1bc 0f03 	cmp.w	ip, #3
 8006f14:	f040 80d0 	bne.w	80070b8 <HAL_GPIO_Init+0x1e0>
 8006f18:	fa0c f404 	lsl.w	r4, ip, r4
 8006f1c:	43e6      	mvns	r6, r4
      temp = GPIOx->MODER;
 8006f1e:	6802      	ldr	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006f20:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006f24:	ea06 0602 	and.w	r6, r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006f28:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8006f2c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006f2e:	d078      	beq.n	8007022 <HAL_GPIO_Init+0x14a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f30:	4a7b      	ldr	r2, [pc, #492]	; (8007120 <HAL_GPIO_Init+0x248>)
 8006f32:	f023 0e03 	bic.w	lr, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f36:	240f      	movs	r4, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f38:	f8d2 60f4 	ldr.w	r6, [r2, #244]	; 0xf4
 8006f3c:	4611      	mov	r1, r2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f3e:	f003 0203 	and.w	r2, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f42:	f046 0c02 	orr.w	ip, r6, #2
 8006f46:	4e77      	ldr	r6, [pc, #476]	; (8007124 <HAL_GPIO_Init+0x24c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f48:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f4a:	f8c1 c0f4 	str.w	ip, [r1, #244]	; 0xf4
 8006f4e:	4476      	add	r6, lr
 8006f50:	f8d1 c0f4 	ldr.w	ip, [r1, #244]	; 0xf4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f54:	f5a1 4188 	sub.w	r1, r1, #17408	; 0x4400
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f58:	4094      	lsls	r4, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f5a:	f00c 0c02 	and.w	ip, ip, #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f5e:	4288      	cmp	r0, r1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f60:	f8cd c00c 	str.w	ip, [sp, #12]
 8006f64:	f8dd c00c 	ldr.w	ip, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006f68:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f6c:	ea2c 0404 	bic.w	r4, ip, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f70:	d02e      	beq.n	8006fd0 <HAL_GPIO_Init+0xf8>
 8006f72:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006f76:	4288      	cmp	r0, r1
 8006f78:	f000 80a8 	beq.w	80070cc <HAL_GPIO_Init+0x1f4>
 8006f7c:	496a      	ldr	r1, [pc, #424]	; (8007128 <HAL_GPIO_Init+0x250>)
 8006f7e:	4288      	cmp	r0, r1
 8006f80:	f000 80aa 	beq.w	80070d8 <HAL_GPIO_Init+0x200>
 8006f84:	4969      	ldr	r1, [pc, #420]	; (800712c <HAL_GPIO_Init+0x254>)
 8006f86:	4288      	cmp	r0, r1
 8006f88:	f000 809a 	beq.w	80070c0 <HAL_GPIO_Init+0x1e8>
 8006f8c:	4968      	ldr	r1, [pc, #416]	; (8007130 <HAL_GPIO_Init+0x258>)
 8006f8e:	4288      	cmp	r0, r1
 8006f90:	f000 80ae 	beq.w	80070f0 <HAL_GPIO_Init+0x218>
 8006f94:	4967      	ldr	r1, [pc, #412]	; (8007134 <HAL_GPIO_Init+0x25c>)
 8006f96:	4288      	cmp	r0, r1
 8006f98:	f000 80b0 	beq.w	80070fc <HAL_GPIO_Init+0x224>
 8006f9c:	f8df c19c 	ldr.w	ip, [pc, #412]	; 800713c <HAL_GPIO_Init+0x264>
 8006fa0:	4560      	cmp	r0, ip
 8006fa2:	f000 809f 	beq.w	80070e4 <HAL_GPIO_Init+0x20c>
 8006fa6:	f8df c198 	ldr.w	ip, [pc, #408]	; 8007140 <HAL_GPIO_Init+0x268>
 8006faa:	4560      	cmp	r0, ip
 8006fac:	f000 80ac 	beq.w	8007108 <HAL_GPIO_Init+0x230>
 8006fb0:	f8df c190 	ldr.w	ip, [pc, #400]	; 8007144 <HAL_GPIO_Init+0x26c>
 8006fb4:	4560      	cmp	r0, ip
 8006fb6:	f000 80ad 	beq.w	8007114 <HAL_GPIO_Init+0x23c>
 8006fba:	f8df c18c 	ldr.w	ip, [pc, #396]	; 8007148 <HAL_GPIO_Init+0x270>
 8006fbe:	4560      	cmp	r0, ip
 8006fc0:	bf0c      	ite	eq
 8006fc2:	f04f 0c09 	moveq.w	ip, #9
 8006fc6:	f04f 0c0a 	movne.w	ip, #10
 8006fca:	fa0c f202 	lsl.w	r2, ip, r2
 8006fce:	4314      	orrs	r4, r2
        temp = EXTI->RTSR1;
 8006fd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006fd4:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 8006fd6:	ea6f 060a 	mvn.w	r6, sl
        temp = EXTI->RTSR1;
 8006fda:	6814      	ldr	r4, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006fdc:	02fa      	lsls	r2, r7, #11
        EXTI->RTSR1 = temp;
 8006fde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006fe2:	bf54      	ite	pl
 8006fe4:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8006fe6:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006fea:	02b9      	lsls	r1, r7, #10
        EXTI->RTSR1 = temp;
 8006fec:	6014      	str	r4, [r2, #0]
        temp = EXTI->FTSR1;
 8006fee:	6854      	ldr	r4, [r2, #4]
        EXTI->FTSR1 = temp;
 8006ff0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006ff4:	bf54      	ite	pl
 8006ff6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8006ff8:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->FTSR1 = temp;
 8006ffc:	6054      	str	r4, [r2, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ffe:	03ba      	lsls	r2, r7, #14
        temp = EXTI_CurrentCPU->EMR1;
 8007000:	f8db 4004 	ldr.w	r4, [fp, #4]
        temp &= ~(iocurrent);
 8007004:	bf54      	ite	pl
 8007006:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8007008:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800700c:	03f9      	lsls	r1, r7, #15
        EXTI_CurrentCPU->EMR1 = temp;
 800700e:	f8cb 4004 	str.w	r4, [fp, #4]
        temp = EXTI_CurrentCPU->IMR1;
 8007012:	f8db 2000 	ldr.w	r2, [fp]
        temp &= ~(iocurrent);
 8007016:	bf54      	ite	pl
 8007018:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800701a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800701e:	f8cb 2000 	str.w	r2, [fp]
      }
    }

    position++;
 8007022:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007024:	fa35 f203 	lsrs.w	r2, r5, r3
 8007028:	f47f af61 	bne.w	8006eee <HAL_GPIO_Init+0x16>
  }
}
 800702c:	b005      	add	sp, #20
 800702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007032:	2603      	movs	r6, #3
        temp = GPIOx->OSPEEDR;
 8007034:	f8d0 8008 	ldr.w	r8, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007038:	68c9      	ldr	r1, [r1, #12]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800703a:	f3c7 1e00 	ubfx	lr, r7, #4, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800703e:	40a6      	lsls	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007040:	fa01 f904 	lsl.w	r9, r1, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007044:	fa0e fe03 	lsl.w	lr, lr, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007048:	ea28 0806 	bic.w	r8, r8, r6
 800704c:	43f6      	mvns	r6, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800704e:	ea49 0808 	orr.w	r8, r9, r8
        GPIOx->OSPEEDR = temp;
 8007052:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8007056:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800705a:	ea28 0202 	bic.w	r2, r8, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800705e:	ea4e 0202 	orr.w	r2, lr, r2
        GPIOx->OTYPER = temp;
 8007062:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8007064:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007066:	f1bc 0f02 	cmp.w	ip, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800706a:	ea02 0e06 	and.w	lr, r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800706e:	9a01      	ldr	r2, [sp, #4]
 8007070:	6892      	ldr	r2, [r2, #8]
 8007072:	fa02 f204 	lsl.w	r2, r2, r4
 8007076:	ea42 020e 	orr.w	r2, r2, lr
      GPIOx->PUPDR = temp;
 800707a:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800707c:	d002      	beq.n	8007084 <HAL_GPIO_Init+0x1ac>
 800707e:	fa0c f404 	lsl.w	r4, ip, r4
 8007082:	e74c      	b.n	8006f1e <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3U];
 8007084:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007086:	f003 0e07 	and.w	lr, r3, #7
 800708a:	f04f 080f 	mov.w	r8, #15
 800708e:	fa0c f404 	lsl.w	r4, ip, r4
 8007092:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8007096:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800709a:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800709c:	fa08 f80e 	lsl.w	r8, r8, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80070a0:	6912      	ldr	r2, [r2, #16]
        temp = GPIOx->AFR[position >> 3U];
 80070a2:	f8dc 9020 	ldr.w	r9, [ip, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80070a6:	fa02 f20e 	lsl.w	r2, r2, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80070aa:	ea29 0808 	bic.w	r8, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80070ae:	ea42 0208 	orr.w	r2, r2, r8
        GPIOx->AFR[position >> 3U] = temp;
 80070b2:	f8cc 2020 	str.w	r2, [ip, #32]
 80070b6:	e732      	b.n	8006f1e <HAL_GPIO_Init+0x46>
 80070b8:	2603      	movs	r6, #3
 80070ba:	40a6      	lsls	r6, r4
 80070bc:	43f6      	mvns	r6, r6
 80070be:	e7d1      	b.n	8007064 <HAL_GPIO_Init+0x18c>
 80070c0:	f04f 0c03 	mov.w	ip, #3
 80070c4:	fa0c f202 	lsl.w	r2, ip, r2
 80070c8:	4314      	orrs	r4, r2
 80070ca:	e781      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 80070cc:	f04f 0c01 	mov.w	ip, #1
 80070d0:	fa0c f202 	lsl.w	r2, ip, r2
 80070d4:	4314      	orrs	r4, r2
 80070d6:	e77b      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 80070d8:	f04f 0c02 	mov.w	ip, #2
 80070dc:	fa0c f202 	lsl.w	r2, ip, r2
 80070e0:	4314      	orrs	r4, r2
 80070e2:	e775      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 80070e4:	f04f 0c06 	mov.w	ip, #6
 80070e8:	fa0c f202 	lsl.w	r2, ip, r2
 80070ec:	4314      	orrs	r4, r2
 80070ee:	e76f      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 80070f0:	f04f 0c04 	mov.w	ip, #4
 80070f4:	fa0c f202 	lsl.w	r2, ip, r2
 80070f8:	4314      	orrs	r4, r2
 80070fa:	e769      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 80070fc:	f04f 0c05 	mov.w	ip, #5
 8007100:	fa0c f202 	lsl.w	r2, ip, r2
 8007104:	4314      	orrs	r4, r2
 8007106:	e763      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 8007108:	f04f 0c07 	mov.w	ip, #7
 800710c:	fa0c f202 	lsl.w	r2, ip, r2
 8007110:	4314      	orrs	r4, r2
 8007112:	e75d      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 8007114:	f04f 0c08 	mov.w	ip, #8
 8007118:	fa0c f202 	lsl.w	r2, ip, r2
 800711c:	4314      	orrs	r4, r2
 800711e:	e757      	b.n	8006fd0 <HAL_GPIO_Init+0xf8>
 8007120:	58024400 	.word	0x58024400
 8007124:	58000400 	.word	0x58000400
 8007128:	58020800 	.word	0x58020800
 800712c:	58020c00 	.word	0x58020c00
 8007130:	58021000 	.word	0x58021000
 8007134:	58021400 	.word	0x58021400
 8007138:	58000080 	.word	0x58000080
 800713c:	58021800 	.word	0x58021800
 8007140:	58021c00 	.word	0x58021c00
 8007144:	58022000 	.word	0x58022000
 8007148:	58022400 	.word	0x58022400

0800714c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800714c:	6903      	ldr	r3, [r0, #16]
 800714e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007150:	bf14      	ite	ne
 8007152:	2001      	movne	r0, #1
 8007154:	2000      	moveq	r0, #0
 8007156:	4770      	bx	lr

08007158 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007158:	b902      	cbnz	r2, 800715c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800715a:	0409      	lsls	r1, r1, #16
 800715c:	6181      	str	r1, [r0, #24]
  }
}
 800715e:	4770      	bx	lr

08007160 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007160:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007164:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8007168:	4201      	tst	r1, r0
 800716a:	d100      	bne.n	800716e <HAL_GPIO_EXTI_IRQHandler+0xe>
 800716c:	4770      	bx	lr
{
 800716e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007170:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007174:	f7f9 feb4 	bl	8000ee0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007178:	bd08      	pop	{r3, pc}
 800717a:	bf00      	nop

0800717c <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800717c:	2800      	cmp	r0, #0
 800717e:	d061      	beq.n	8007244 <HAL_LPTIM_Init+0xc8>
{
 8007180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8007182:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8007186:	4604      	mov	r4, r0
 8007188:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800718c:	2b00      	cmp	r3, #0
 800718e:	d054      	beq.n	800723a <HAL_LPTIM_Init+0xbe>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8007190:	2302      	movs	r3, #2
 8007192:	6aa5      	ldr	r5, [r4, #40]	; 0x28

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007194:	e9d4 1700 	ldrd	r1, r7, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8007198:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800719c:	2f01      	cmp	r7, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800719e:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80071a0:	d03f      	beq.n	8007222 <HAL_LPTIM_Init+0xa6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80071a2:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 80071a6:	d03c      	beq.n	8007222 <HAL_LPTIM_Init+0xa6>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80071a8:	6962      	ldr	r2, [r4, #20]
 80071aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d003      	beq.n	80071ba <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80071b2:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80071b6:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80071ba:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 80071bc:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80071be:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80071c0:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8007264 <HAL_LPTIM_Init+0xe8>
              hlptim->Init.Clock.Prescaler |
 80071c4:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 80071c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80071c8:	ea0c 0c00 	and.w	ip, ip, r0
              hlptim->Init.OutputPolarity  |
 80071cc:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 80071ce:	432b      	orrs	r3, r5
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80071d0:	ea43 030c 	orr.w	r3, r3, ip
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80071d4:	b1ef      	cbz	r7, 8007212 <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80071d6:	2f01      	cmp	r7, #1
 80071d8:	d11f      	bne.n	800721a <HAL_LPTIM_Init+0x9e>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80071da:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 80071de:	4328      	orrs	r0, r5
 80071e0:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80071e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80071e6:	4282      	cmp	r2, r0
 80071e8:	d004      	beq.n	80071f4 <HAL_LPTIM_Init+0x78>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
                hlptim->Init.Trigger.ActiveEdge |
 80071ea:	e9d4 5006 	ldrd	r5, r0, [r4, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80071ee:	432a      	orrs	r2, r5
                hlptim->Init.Trigger.ActiveEdge |
 80071f0:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80071f2:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80071f4:	4a18      	ldr	r2, [pc, #96]	; (8007258 <HAL_LPTIM_Init+0xdc>)
  hlptim->Instance->CFGR = tmpcfgr;
 80071f6:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80071f8:	4291      	cmp	r1, r2
 80071fa:	d015      	beq.n	8007228 <HAL_LPTIM_Init+0xac>
 80071fc:	4b17      	ldr	r3, [pc, #92]	; (800725c <HAL_LPTIM_Init+0xe0>)
 80071fe:	4299      	cmp	r1, r3
 8007200:	d012      	beq.n	8007228 <HAL_LPTIM_Init+0xac>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8007202:	4b17      	ldr	r3, [pc, #92]	; (8007260 <HAL_LPTIM_Init+0xe4>)
 8007204:	4299      	cmp	r1, r3
 8007206:	d01f      	beq.n	8007248 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8007208:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800720a:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800720c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8007210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8007212:	69e0      	ldr	r0, [r4, #28]
 8007214:	6926      	ldr	r6, [r4, #16]
 8007216:	4330      	orrs	r0, r6
 8007218:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800721a:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 800721e:	d1e0      	bne.n	80071e2 <HAL_LPTIM_Init+0x66>
 8007220:	e7db      	b.n	80071da <HAL_LPTIM_Init+0x5e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8007222:	f020 001e 	bic.w	r0, r0, #30
 8007226:	e7bf      	b.n	80071a8 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8007228:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800722c:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800722e:	4313      	orrs	r3, r2
 8007230:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8007232:	2301      	movs	r3, #1
 8007234:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8007238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800723a:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800723e:	f7fc fca5 	bl	8003b8c <HAL_LPTIM_MspInit>
 8007242:	e7a5      	b.n	8007190 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8007244:	2001      	movs	r0, #1
}
 8007246:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8007248:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800724a:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800724c:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800724e:	2301      	movs	r3, #1
 8007250:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8007254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007256:	bf00      	nop
 8007258:	40002400 	.word	0x40002400
 800725c:	58002400 	.word	0x58002400
 8007260:	58002800 	.word	0x58002800
 8007264:	ff19f1fe 	.word	0xff19f1fe

08007268 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800726a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800726c:	2800      	cmp	r0, #0
 800726e:	f000 8088 	beq.w	8007382 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007272:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8007276:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8007278:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800727a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800727e:	2b00      	cmp	r3, #0
 8007280:	d079      	beq.n	8007376 <HAL_PCD_Init+0x10e>
 8007282:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007284:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007286:	462e      	mov	r6, r5
 8007288:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800728a:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800728e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007290:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007292:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8007296:	bf08      	it	eq
 8007298:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 800729a:	f004 f9bb 	bl	800b614 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800729e:	f856 eb10 	ldr.w	lr, [r6], #16
 80072a2:	46b4      	mov	ip, r6
 80072a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80072a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80072ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072b0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80072b4:	e884 0003 	stmia.w	r4, {r0, r1}
 80072b8:	4670      	mov	r0, lr
 80072ba:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80072be:	f004 f89b 	bl	800b3f8 <USB_CoreInit>
 80072c2:	4604      	mov	r4, r0
 80072c4:	b130      	cbz	r0, 80072d4 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80072c6:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80072c8:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80072ca:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 80072cc:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 80072d0:	b00b      	add	sp, #44	; 0x2c
 80072d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80072d4:	4601      	mov	r1, r0
 80072d6:	6828      	ldr	r0, [r5, #0]
 80072d8:	f004 f9a4 	bl	800b624 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072dc:	6868      	ldr	r0, [r5, #4]
 80072de:	b358      	cbz	r0, 8007338 <HAL_PCD_Init+0xd0>
 80072e0:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 80072e2:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80072e6:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 80072e8:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072ec:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 80072f0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 80072f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80072f8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072fc:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 8007300:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007304:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007306:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800730a:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800730c:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007310:	d3ea      	bcc.n	80072e8 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8007312:	2200      	movs	r2, #0
 8007314:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007318:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800731a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800731e:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007322:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8007324:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007328:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800732a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800732e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007332:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007336:	d3ed      	bcc.n	8007314 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007338:	466c      	mov	r4, sp
 800733a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800733c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800733e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007342:	e896 0003 	ldmia.w	r6, {r0, r1}
 8007346:	e884 0003 	stmia.w	r4, {r0, r1}
 800734a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800734e:	6828      	ldr	r0, [r5, #0]
 8007350:	f004 f99e 	bl	800b690 <USB_DevInit>
 8007354:	4604      	mov	r4, r0
 8007356:	2800      	cmp	r0, #0
 8007358:	d1b5      	bne.n	80072c6 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800735a:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800735c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800735e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8007362:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8007364:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8007368:	d00f      	beq.n	800738a <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800736a:	6828      	ldr	r0, [r5, #0]
 800736c:	f004 fdea 	bl	800bf44 <USB_DevDisconnect>
}
 8007370:	4620      	mov	r0, r4
 8007372:	b00b      	add	sp, #44	; 0x2c
 8007374:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8007376:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 800737a:	f005 fe43 	bl	800d004 <HAL_PCD_MspInit>
 800737e:	6828      	ldr	r0, [r5, #0]
 8007380:	e780      	b.n	8007284 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8007382:	2401      	movs	r4, #1
}
 8007384:	4620      	mov	r0, r4
 8007386:	b00b      	add	sp, #44	; 0x2c
 8007388:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800738a:	4628      	mov	r0, r5
 800738c:	f000 fcd4 	bl	8007d38 <HAL_PCDEx_ActivateLPM>
 8007390:	e7eb      	b.n	800736a <HAL_PCD_Init+0x102>
 8007392:	bf00      	nop

08007394 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007394:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8007396:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 800739a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800739c:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d016      	beq.n	80073d0 <HAL_PCD_Start+0x3c>
 80073a2:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80073a6:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 80073a8:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073ac:	d008      	beq.n	80073c0 <HAL_PCD_Start+0x2c>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 80073ae:	f004 f929 	bl	800b604 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80073b2:	6820      	ldr	r0, [r4, #0]
 80073b4:	f004 fdb6 	bl	800bf24 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80073b8:	2000      	movs	r0, #0
 80073ba:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 80073be:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073c0:	69a3      	ldr	r3, [r4, #24]
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d0f3      	beq.n	80073ae <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80073c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073cc:	6383      	str	r3, [r0, #56]	; 0x38
 80073ce:	e7ee      	b.n	80073ae <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 80073d0:	2002      	movs	r0, #2
}
 80073d2:	bd10      	pop	{r4, pc}

080073d4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80073d8:	6806      	ldr	r6, [r0, #0]
{
 80073da:	b087      	sub	sp, #28
 80073dc:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80073de:	4630      	mov	r0, r6
 80073e0:	f004 fdf0 	bl	800bfc4 <USB_GetMode>
 80073e4:	b110      	cbz	r0, 80073ec <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 80073e6:	b007      	add	sp, #28
 80073e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80073ec:	4683      	mov	fp, r0
 80073ee:	6820      	ldr	r0, [r4, #0]
 80073f0:	f004 fdb8 	bl	800bf64 <USB_ReadInterrupts>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d0f6      	beq.n	80073e6 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80073f8:	6820      	ldr	r0, [r4, #0]
 80073fa:	f004 fdb3 	bl	800bf64 <USB_ReadInterrupts>
 80073fe:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007402:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007404:	d003      	beq.n	800740e <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007406:	6943      	ldr	r3, [r0, #20]
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800740e:	f004 fda9 	bl	800bf64 <USB_ReadInterrupts>
 8007412:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007416:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007418:	d012      	beq.n	8007440 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800741a:	6983      	ldr	r3, [r0, #24]
 800741c:	f023 0310 	bic.w	r3, r3, #16
 8007420:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8007422:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007424:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007428:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800742c:	2b02      	cmp	r3, #2
 800742e:	f000 8271 	beq.w	8007914 <HAL_PCD_IRQHandler+0x540>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007432:	2b06      	cmp	r3, #6
 8007434:	f000 81c2 	beq.w	80077bc <HAL_PCD_IRQHandler+0x3e8>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007438:	6983      	ldr	r3, [r0, #24]
 800743a:	f043 0310 	orr.w	r3, r3, #16
 800743e:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007440:	f004 fd90 	bl	800bf64 <USB_ReadInterrupts>
 8007444:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007448:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800744a:	f040 80dc 	bne.w	8007606 <HAL_PCD_IRQHandler+0x232>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800744e:	f004 fd89 	bl	800bf64 <USB_ReadInterrupts>
 8007452:	0342      	lsls	r2, r0, #13
 8007454:	d478      	bmi.n	8007548 <HAL_PCD_IRQHandler+0x174>
 8007456:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800745a:	4640      	mov	r0, r8
 800745c:	f004 fd82 	bl	800bf64 <USB_ReadInterrupts>
 8007460:	2800      	cmp	r0, #0
 8007462:	db5d      	blt.n	8007520 <HAL_PCD_IRQHandler+0x14c>
 8007464:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007466:	f004 fd7d 	bl	800bf64 <USB_ReadInterrupts>
 800746a:	0500      	lsls	r0, r0, #20
 800746c:	d44d      	bmi.n	800750a <HAL_PCD_IRQHandler+0x136>
 800746e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007470:	f004 fd78 	bl	800bf64 <USB_ReadInterrupts>
 8007474:	0102      	lsls	r2, r0, #4
 8007476:	d514      	bpl.n	80074a2 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8007478:	6822      	ldr	r2, [r4, #0]
 800747a:	6953      	ldr	r3, [r2, #20]
 800747c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007480:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8007482:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8007486:	2b00      	cmp	r3, #0
 8007488:	f040 8182 	bne.w	8007790 <HAL_PCD_IRQHandler+0x3bc>
        hpcd->LPM_State = LPM_L1;
 800748c:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800748e:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 8007490:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007494:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007496:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800749a:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800749e:	f000 fc61 	bl	8007d64 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80074a2:	6820      	ldr	r0, [r4, #0]
 80074a4:	f004 fd5e 	bl	800bf64 <USB_ReadInterrupts>
 80074a8:	04c3      	lsls	r3, r0, #19
 80074aa:	f100 8126 	bmi.w	80076fa <HAL_PCD_IRQHandler+0x326>
 80074ae:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80074b0:	f004 fd58 	bl	800bf64 <USB_ReadInterrupts>
 80074b4:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80074b8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80074ba:	f040 8107 	bne.w	80076cc <HAL_PCD_IRQHandler+0x2f8>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80074be:	f004 fd51 	bl	800bf64 <USB_ReadInterrupts>
 80074c2:	0707      	lsls	r7, r0, #28
 80074c4:	f100 80f9 	bmi.w	80076ba <HAL_PCD_IRQHandler+0x2e6>
 80074c8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80074ca:	f004 fd4b 	bl	800bf64 <USB_ReadInterrupts>
 80074ce:	02c6      	lsls	r6, r0, #11
 80074d0:	f100 80e9 	bmi.w	80076a6 <HAL_PCD_IRQHandler+0x2d2>
 80074d4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80074d6:	f004 fd45 	bl	800bf64 <USB_ReadInterrupts>
 80074da:	0285      	lsls	r5, r0, #10
 80074dc:	f100 80d9 	bmi.w	8007692 <HAL_PCD_IRQHandler+0x2be>
 80074e0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80074e2:	f004 fd3f 	bl	800bf64 <USB_ReadInterrupts>
 80074e6:	0040      	lsls	r0, r0, #1
 80074e8:	f100 80ca 	bmi.w	8007680 <HAL_PCD_IRQHandler+0x2ac>
 80074ec:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80074ee:	f004 fd39 	bl	800bf64 <USB_ReadInterrupts>
 80074f2:	0741      	lsls	r1, r0, #29
 80074f4:	f57f af77 	bpl.w	80073e6 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 80074f8:	6823      	ldr	r3, [r4, #0]
 80074fa:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80074fc:	076a      	lsls	r2, r5, #29
 80074fe:	f100 822a 	bmi.w	8007956 <HAL_PCD_IRQHandler+0x582>
      hpcd->Instance->GOTGINT |= temp;
 8007502:	685a      	ldr	r2, [r3, #4]
 8007504:	432a      	orrs	r2, r5
 8007506:	605a      	str	r2, [r3, #4]
 8007508:	e76d      	b.n	80073e6 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800750a:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 800750e:	07d9      	lsls	r1, r3, #31
 8007510:	f100 821d 	bmi.w	800794e <HAL_PCD_IRQHandler+0x57a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007514:	6820      	ldr	r0, [r4, #0]
 8007516:	6943      	ldr	r3, [r0, #20]
 8007518:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800751c:	6143      	str	r3, [r0, #20]
 800751e:	e7a7      	b.n	8007470 <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007520:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 8007524:	f023 0301 	bic.w	r3, r3, #1
 8007528:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800752c:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8007530:	2b01      	cmp	r3, #1
 8007532:	f000 813c 	beq.w	80077ae <HAL_PCD_IRQHandler+0x3da>
        HAL_PCD_ResumeCallback(hpcd);
 8007536:	4620      	mov	r0, r4
 8007538:	f005 fe10 	bl	800d15c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800753c:	6820      	ldr	r0, [r4, #0]
 800753e:	6943      	ldr	r3, [r0, #20]
 8007540:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007544:	6143      	str	r3, [r0, #20]
 8007546:	e78e      	b.n	8007466 <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	f004 fd17 	bl	800bf7c <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800754e:	f8d4 8000 	ldr.w	r8, [r4]
 8007552:	4681      	mov	r9, r0
 8007554:	2800      	cmp	r0, #0
 8007556:	d080      	beq.n	800745a <HAL_PCD_IRQHandler+0x86>
      epnum = 0U;
 8007558:	f04f 0a00 	mov.w	sl, #0
 800755c:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8007560:	4625      	mov	r5, r4
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007562:	f8cd b010 	str.w	fp, [sp, #16]
 8007566:	4657      	mov	r7, sl
 8007568:	e9cd 3602 	strd	r3, r6, [sp, #8]
 800756c:	e007      	b.n	800757e <HAL_PCD_IRQHandler+0x1aa>
      while (ep_intr != 0U)
 800756e:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8007572:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8007576:	f105 051c 	add.w	r5, r5, #28
 800757a:	f000 8134 	beq.w	80077e6 <HAL_PCD_IRQHandler+0x412>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800757e:	f019 0f01 	tst.w	r9, #1
 8007582:	d0f4      	beq.n	800756e <HAL_PCD_IRQHandler+0x19a>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007584:	fa5f fa87 	uxtb.w	sl, r7
 8007588:	4640      	mov	r0, r8
 800758a:	4651      	mov	r1, sl
 800758c:	f004 fd08 	bl	800bfa0 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007590:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007592:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007594:	d519      	bpl.n	80075ca <HAL_PCD_IRQHandler+0x1f6>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007596:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800759a:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800759c:	f007 010f 	and.w	r1, r7, #15
 80075a0:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075a2:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80075a6:	fa0c f101 	lsl.w	r1, ip, r1
 80075aa:	eb02 1247 	add.w	r2, r2, r7, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075ae:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 80075b2:	6921      	ldr	r1, [r4, #16]
 80075b4:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075b6:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80075ba:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 80075be:	f000 81cf 	beq.w	8007960 <HAL_PCD_IRQHandler+0x58c>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80075c2:	4651      	mov	r1, sl
 80075c4:	4620      	mov	r0, r4
 80075c6:	f005 fd8d 	bl	800d0e4 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80075ca:	0730      	lsls	r0, r6, #28
 80075cc:	d504      	bpl.n	80075d8 <HAL_PCD_IRQHandler+0x204>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80075ce:	9b02      	ldr	r3, [sp, #8]
 80075d0:	2208      	movs	r2, #8
 80075d2:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 80075d6:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80075d8:	06f1      	lsls	r1, r6, #27
 80075da:	d504      	bpl.n	80075e6 <HAL_PCD_IRQHandler+0x212>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80075dc:	9b02      	ldr	r3, [sp, #8]
 80075de:	2210      	movs	r2, #16
 80075e0:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 80075e4:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80075e6:	0672      	lsls	r2, r6, #25
 80075e8:	d504      	bpl.n	80075f4 <HAL_PCD_IRQHandler+0x220>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80075ea:	9b02      	ldr	r3, [sp, #8]
 80075ec:	2240      	movs	r2, #64	; 0x40
 80075ee:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 80075f2:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80075f4:	07b3      	lsls	r3, r6, #30
 80075f6:	f100 8183 	bmi.w	8007900 <HAL_PCD_IRQHandler+0x52c>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80075fa:	0636      	lsls	r6, r6, #24
 80075fc:	f100 8133 	bmi.w	8007866 <HAL_PCD_IRQHandler+0x492>
 8007600:	f8d4 8000 	ldr.w	r8, [r4]
 8007604:	e7b3      	b.n	800756e <HAL_PCD_IRQHandler+0x19a>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007606:	f004 fcb1 	bl	800bf6c <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800760a:	4605      	mov	r5, r0
 800760c:	6820      	ldr	r0, [r4, #0]
 800760e:	2d00      	cmp	r5, #0
 8007610:	f43f af1d 	beq.w	800744e <HAL_PCD_IRQHandler+0x7a>
 8007614:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 8007618:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 800761c:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800761e:	9602      	str	r6, [sp, #8]
 8007620:	469a      	mov	sl, r3
 8007622:	e006      	b.n	8007632 <HAL_PCD_IRQHandler+0x25e>
      while (ep_intr != 0U)
 8007624:	086d      	lsrs	r5, r5, #1
        epnum++;
 8007626:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 800762a:	f109 091c 	add.w	r9, r9, #28
 800762e:	f000 80d8 	beq.w	80077e2 <HAL_PCD_IRQHandler+0x40e>
        if ((ep_intr & 0x1U) != 0U)
 8007632:	07ee      	lsls	r6, r5, #31
 8007634:	d5f6      	bpl.n	8007624 <HAL_PCD_IRQHandler+0x250>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007636:	b2fe      	uxtb	r6, r7
 8007638:	4631      	mov	r1, r6
 800763a:	f004 fca7 	bl	800bf8c <USB_ReadDevOutEPInterrupt>
 800763e:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007640:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007642:	f018 0f01 	tst.w	r8, #1
 8007646:	f040 80ed 	bne.w	8007824 <HAL_PCD_IRQHandler+0x450>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800764a:	f018 0f08 	tst.w	r8, #8
 800764e:	f040 80cd 	bne.w	80077ec <HAL_PCD_IRQHandler+0x418>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007652:	f018 0f10 	tst.w	r8, #16
 8007656:	d003      	beq.n	8007660 <HAL_PCD_IRQHandler+0x28c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007658:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800765c:	2210      	movs	r2, #16
 800765e:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007660:	f018 0f20 	tst.w	r8, #32
 8007664:	d003      	beq.n	800766e <HAL_PCD_IRQHandler+0x29a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007666:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800766a:	2220      	movs	r2, #32
 800766c:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800766e:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 8007672:	d0d7      	beq.n	8007624 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007674:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8007678:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800767c:	609a      	str	r2, [r3, #8]
 800767e:	e7d1      	b.n	8007624 <HAL_PCD_IRQHandler+0x250>
      HAL_PCD_ConnectCallback(hpcd);
 8007680:	4620      	mov	r0, r4
 8007682:	f005 fd77 	bl	800d174 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007686:	6820      	ldr	r0, [r4, #0]
 8007688:	6943      	ldr	r3, [r0, #20]
 800768a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800768e:	6143      	str	r3, [r0, #20]
 8007690:	e72d      	b.n	80074ee <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007692:	4620      	mov	r0, r4
 8007694:	2100      	movs	r1, #0
 8007696:	f005 fd65 	bl	800d164 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800769a:	6820      	ldr	r0, [r4, #0]
 800769c:	6943      	ldr	r3, [r0, #20]
 800769e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076a2:	6143      	str	r3, [r0, #20]
 80076a4:	e71d      	b.n	80074e2 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80076a6:	4620      	mov	r0, r4
 80076a8:	2100      	movs	r1, #0
 80076aa:	f005 fd5f 	bl	800d16c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80076ae:	6820      	ldr	r0, [r4, #0]
 80076b0:	6943      	ldr	r3, [r0, #20]
 80076b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076b6:	6143      	str	r3, [r0, #20]
 80076b8:	e70d      	b.n	80074d6 <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 80076ba:	4620      	mov	r0, r4
 80076bc:	f005 fd1c 	bl	800d0f8 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	6943      	ldr	r3, [r0, #20]
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	6143      	str	r3, [r0, #20]
 80076ca:	e6fe      	b.n	80074ca <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 80076cc:	f004 fc7e 	bl	800bfcc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	f004 f909 	bl	800b8e8 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80076d6:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80076d8:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80076da:	f001 f903 	bl	80088e4 <HAL_RCC_GetHCLKFreq>
 80076de:	7b22      	ldrb	r2, [r4, #12]
 80076e0:	4601      	mov	r1, r0
 80076e2:	4628      	mov	r0, r5
 80076e4:	f003 ff12 	bl	800b50c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80076e8:	4620      	mov	r0, r4
 80076ea:	f005 fd09 	bl	800d100 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80076ee:	6820      	ldr	r0, [r4, #0]
 80076f0:	6943      	ldr	r3, [r0, #20]
 80076f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076f6:	6143      	str	r3, [r0, #20]
 80076f8:	e6e1      	b.n	80074be <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80076fa:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80076fe:	2110      	movs	r1, #16
 8007700:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007702:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 8007706:	f023 0301 	bic.w	r3, r3, #1
 800770a:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800770c:	f004 f8c4 	bl	800b898 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007710:	6867      	ldr	r7, [r4, #4]
 8007712:	b1e7      	cbz	r7, 800774e <HAL_PCD_IRQHandler+0x37a>
 8007714:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007718:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800771c:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800771e:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007726:	45bb      	cmp	fp, r7
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007728:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800772c:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007730:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007734:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8007738:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800773c:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007740:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8007744:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8007748:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800774c:	d1e6      	bne.n	800771c <HAL_PCD_IRQHandler+0x348>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800774e:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007750:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007752:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007756:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007758:	b9f2      	cbnz	r2, 8007798 <HAL_PCD_IRQHandler+0x3c4>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800775a:	696a      	ldr	r2, [r5, #20]
 800775c:	f242 032b 	movw	r3, #8235	; 0x202b
 8007760:	4313      	orrs	r3, r2
 8007762:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007764:	692b      	ldr	r3, [r5, #16]
 8007766:	f043 030b 	orr.w	r3, r3, #11
 800776a:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800776c:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007770:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007774:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007776:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800777a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800777c:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007780:	f004 fc3a 	bl	800bff8 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007784:	6820      	ldr	r0, [r4, #0]
 8007786:	6943      	ldr	r3, [r0, #20]
 8007788:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800778c:	6143      	str	r3, [r0, #20]
 800778e:	e68f      	b.n	80074b0 <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 8007790:	4620      	mov	r0, r4
 8007792:	f005 fccb 	bl	800d12c <HAL_PCD_SuspendCallback>
 8007796:	e684      	b.n	80074a2 <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007798:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800779c:	f043 030b 	orr.w	r3, r3, #11
 80077a0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80077a4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80077a6:	f043 030b 	orr.w	r3, r3, #11
 80077aa:	646b      	str	r3, [r5, #68]	; 0x44
 80077ac:	e7de      	b.n	800776c <HAL_PCD_IRQHandler+0x398>
        hpcd->LPM_State = LPM_L0;
 80077ae:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80077b0:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 80077b2:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80077b6:	f000 fad5 	bl	8007d64 <HAL_PCDEx_LPM_Callback>
 80077ba:	e6bf      	b.n	800753c <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80077bc:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80077c0:	2208      	movs	r2, #8
 80077c2:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 80077c6:	4630      	mov	r0, r6
 80077c8:	f004 fb16 	bl	800bdf8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80077cc:	f3c5 130a 	ubfx	r3, r5, #4, #11
 80077d0:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 80077d4:	6820      	ldr	r0, [r4, #0]
 80077d6:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80077da:	440b      	add	r3, r1
 80077dc:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 80077e0:	e62a      	b.n	8007438 <HAL_PCD_IRQHandler+0x64>
 80077e2:	9e02      	ldr	r6, [sp, #8]
 80077e4:	e633      	b.n	800744e <HAL_PCD_IRQHandler+0x7a>
 80077e6:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 80077ea:	e636      	b.n	800745a <HAL_PCD_IRQHandler+0x86>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80077ec:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 80077f0:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80077f2:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80077f6:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80077f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80077fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077fe:	488b      	ldr	r0, [pc, #556]	; (8007a2c <HAL_PCD_IRQHandler+0x658>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007800:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007802:	4282      	cmp	r2, r0
 8007804:	f240 80bd 	bls.w	8007982 <HAL_PCD_IRQHandler+0x5ae>
 8007808:	0409      	lsls	r1, r1, #16
 800780a:	d502      	bpl.n	8007812 <HAL_PCD_IRQHandler+0x43e>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800780c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007810:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007812:	4620      	mov	r0, r4
 8007814:	f005 fc56 	bl	800d0c4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007818:	6921      	ldr	r1, [r4, #16]
 800781a:	2901      	cmp	r1, #1
 800781c:	f000 80d5 	beq.w	80079ca <HAL_PCD_IRQHandler+0x5f6>
 8007820:	6820      	ldr	r0, [r4, #0]
 8007822:	e716      	b.n	8007652 <HAL_PCD_IRQHandler+0x27e>
  if (hpcd->Init.dma_enable == 1U)
 8007824:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007828:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800782c:	2301      	movs	r3, #1
 800782e:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007832:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 8007836:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800783a:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800783c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800783e:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8007842:	f000 80a3 	beq.w	800798c <HAL_PCD_IRQHandler+0x5b8>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007846:	497a      	ldr	r1, [pc, #488]	; (8007a30 <HAL_PCD_IRQHandler+0x65c>)
 8007848:	428b      	cmp	r3, r1
 800784a:	f000 80ae 	beq.w	80079aa <HAL_PCD_IRQHandler+0x5d6>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800784e:	b927      	cbnz	r7, 800785a <HAL_PCD_IRQHandler+0x486>
 8007850:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007854:	2a00      	cmp	r2, #0
 8007856:	f000 80e3 	beq.w	8007a20 <HAL_PCD_IRQHandler+0x64c>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800785a:	4620      	mov	r0, r4
 800785c:	4631      	mov	r1, r6
 800785e:	f005 fc37 	bl	800d0d0 <HAL_PCD_DataOutStageCallback>
 8007862:	6820      	ldr	r0, [r4, #0]
 8007864:	e6f1      	b.n	800764a <HAL_PCD_IRQHandler+0x276>
  if (ep->xfer_count > ep->xfer_len)
 8007866:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800786a:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800786e:	428b      	cmp	r3, r1
 8007870:	f63f ae7d 	bhi.w	800756e <HAL_PCD_IRQHandler+0x19a>
  len = ep->xfer_len - ep->xfer_count;
 8007874:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 8007876:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007878:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 800787c:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 8007880:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007882:	eb0b 1b47 	add.w	fp, fp, r7, lsl #5
  len32b = (len + 3U) / 4U;
 8007886:	bf28      	it	cs
 8007888:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800788a:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 800788e:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007890:	b280      	uxth	r0, r0
 8007892:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 8007896:	d21b      	bcs.n	80078d0 <HAL_PCD_IRQHandler+0x4fc>
 8007898:	e022      	b.n	80078e0 <HAL_PCD_IRQHandler+0x50c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800789a:	b1f9      	cbz	r1, 80078dc <HAL_PCD_IRQHandler+0x508>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800789c:	f894 c010 	ldrb.w	ip, [r4, #16]
 80078a0:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 80078a4:	f8cd c000 	str.w	ip, [sp]
 80078a8:	429e      	cmp	r6, r3
 80078aa:	bf28      	it	cs
 80078ac:	461e      	movcs	r6, r3
 80078ae:	b2b3      	uxth	r3, r6
 80078b0:	f004 fa8c 	bl	800bdcc <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078b4:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 80078b8:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80078ba:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 80078bc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078be:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80078c0:	4431      	add	r1, r6
    ep->xfer_count += len;
 80078c2:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078c4:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 80078c8:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 80078ca:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078cc:	6d29      	ldr	r1, [r5, #80]	; 0x50
 80078ce:	d305      	bcc.n	80078dc <HAL_PCD_IRQHandler+0x508>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80078d0:	428b      	cmp	r3, r1
    len = ep->xfer_len - ep->xfer_count;
 80078d2:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80078d6:	4652      	mov	r2, sl
 80078d8:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80078da:	d3de      	bcc.n	800789a <HAL_PCD_IRQHandler+0x4c6>
 80078dc:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 80078e0:	428b      	cmp	r3, r1
 80078e2:	f4ff ae44 	bcc.w	800756e <HAL_PCD_IRQHandler+0x19a>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80078e6:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80078e8:	f007 010f 	and.w	r1, r7, #15
 80078ec:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80078ee:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80078f2:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80078f6:	ea22 0201 	bic.w	r2, r2, r1
 80078fa:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 80078fe:	e636      	b.n	800756e <HAL_PCD_IRQHandler+0x19a>
            (void)USB_FlushTxFifo(USBx, epnum);
 8007900:	4639      	mov	r1, r7
 8007902:	9803      	ldr	r0, [sp, #12]
 8007904:	f003 ffc8 	bl	800b898 <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007908:	9b02      	ldr	r3, [sp, #8]
 800790a:	2202      	movs	r2, #2
 800790c:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 8007910:	609a      	str	r2, [r3, #8]
 8007912:	e672      	b.n	80075fa <HAL_PCD_IRQHandler+0x226>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007914:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007918:	421d      	tst	r5, r3
 800791a:	f43f ad8d 	beq.w	8007438 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800791e:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8007922:	f3c5 120a 	ubfx	r2, r5, #4, #11
 8007926:	4630      	mov	r0, r6
 8007928:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800792c:	4615      	mov	r5, r2
 800792e:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8007932:	f004 fa61 	bl	800bdf8 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007936:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800793a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800793e:	442a      	add	r2, r5
 8007940:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007942:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007944:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007948:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 800794c:	e574      	b.n	8007438 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800794e:	4620      	mov	r0, r4
 8007950:	f005 fbec 	bl	800d12c <HAL_PCD_SuspendCallback>
 8007954:	e5de      	b.n	8007514 <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 8007956:	4620      	mov	r0, r4
 8007958:	f005 fc10 	bl	800d17c <HAL_PCD_DisconnectCallback>
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	e5d0      	b.n	8007502 <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007960:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 8007964:	4413      	add	r3, r2
 8007966:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007968:	2f00      	cmp	r7, #0
 800796a:	f47f ae2a 	bne.w	80075c2 <HAL_PCD_IRQHandler+0x1ee>
 800796e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007970:	2b00      	cmp	r3, #0
 8007972:	f47f ae26 	bne.w	80075c2 <HAL_PCD_IRQHandler+0x1ee>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007976:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800797a:	6820      	ldr	r0, [r4, #0]
 800797c:	f004 fb3c 	bl	800bff8 <USB_EP0_OutStart>
 8007980:	e61f      	b.n	80075c2 <HAL_PCD_IRQHandler+0x1ee>
  HAL_PCD_SetupStageCallback(hpcd);
 8007982:	4620      	mov	r0, r4
 8007984:	f005 fb9e 	bl	800d0c4 <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007988:	6820      	ldr	r0, [r4, #0]
 800798a:	e662      	b.n	8007652 <HAL_PCD_IRQHandler+0x27e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800798c:	f01e 0f08 	tst.w	lr, #8
 8007990:	d015      	beq.n	80079be <HAL_PCD_IRQHandler+0x5ea>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007992:	4926      	ldr	r1, [pc, #152]	; (8007a2c <HAL_PCD_IRQHandler+0x658>)
 8007994:	428b      	cmp	r3, r1
 8007996:	f67f ae58 	bls.w	800764a <HAL_PCD_IRQHandler+0x276>
 800799a:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800799e:	f43f ae54 	beq.w	800764a <HAL_PCD_IRQHandler+0x276>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80079a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079a6:	6093      	str	r3, [r2, #8]
 80079a8:	e64f      	b.n	800764a <HAL_PCD_IRQHandler+0x276>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80079aa:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 80079ae:	d1f8      	bne.n	80079a2 <HAL_PCD_IRQHandler+0x5ce>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80079b0:	f01e 0f20 	tst.w	lr, #32
 80079b4:	f43f af51 	beq.w	800785a <HAL_PCD_IRQHandler+0x486>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80079b8:	2120      	movs	r1, #32
 80079ba:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80079bc:	e74d      	b.n	800785a <HAL_PCD_IRQHandler+0x486>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80079be:	f01e 0f20 	tst.w	lr, #32
 80079c2:	d008      	beq.n	80079d6 <HAL_PCD_IRQHandler+0x602>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80079c4:	2320      	movs	r3, #32
 80079c6:	6093      	str	r3, [r2, #8]
 80079c8:	e63f      	b.n	800764a <HAL_PCD_IRQHandler+0x276>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079ca:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80079ce:	6820      	ldr	r0, [r4, #0]
 80079d0:	f004 fb12 	bl	800bff8 <USB_EP0_OutStart>
 80079d4:	e724      	b.n	8007820 <HAL_PCD_IRQHandler+0x44c>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80079d6:	f01e 0f28 	tst.w	lr, #40	; 0x28
 80079da:	f47f ae36 	bne.w	800764a <HAL_PCD_IRQHandler+0x276>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80079de:	4913      	ldr	r1, [pc, #76]	; (8007a2c <HAL_PCD_IRQHandler+0x658>)
 80079e0:	428b      	cmp	r3, r1
 80079e2:	d902      	bls.n	80079ea <HAL_PCD_IRQHandler+0x616>
 80079e4:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 80079e8:	d1db      	bne.n	80079a2 <HAL_PCD_IRQHandler+0x5ce>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80079ea:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 80079ec:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80079f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80079f4:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80079f8:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 80079fa:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80079fc:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 8007a00:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	f47f af28 	bne.w	800785a <HAL_PCD_IRQHandler+0x486>
 8007a0a:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007a0e:	2a00      	cmp	r2, #0
 8007a10:	f47f af23 	bne.w	800785a <HAL_PCD_IRQHandler+0x486>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007a14:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007a18:	2101      	movs	r1, #1
 8007a1a:	f004 faed 	bl	800bff8 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007a1e:	e71c      	b.n	800785a <HAL_PCD_IRQHandler+0x486>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007a20:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007a24:	4639      	mov	r1, r7
 8007a26:	f004 fae7 	bl	800bff8 <USB_EP0_OutStart>
 8007a2a:	e716      	b.n	800785a <HAL_PCD_IRQHandler+0x486>
 8007a2c:	4f54300a 	.word	0x4f54300a
 8007a30:	4f54310a 	.word	0x4f54310a

08007a34 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8007a34:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8007a38:	2a01      	cmp	r2, #1
 8007a3a:	d00d      	beq.n	8007a58 <HAL_PCD_SetAddress+0x24>
 8007a3c:	2201      	movs	r2, #1
{
 8007a3e:	b510      	push	{r4, lr}
 8007a40:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8007a42:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a46:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8007a48:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a4c:	f004 fa58 	bl	800bf00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007a50:	2000      	movs	r0, #0
 8007a52:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007a56:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007a58:	2002      	movs	r0, #2
}
 8007a5a:	4770      	bx	lr

08007a5c <HAL_PCD_EP_Open>:
{
 8007a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a5e:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8007a62:	0609      	lsls	r1, r1, #24
{
 8007a64:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a66:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 8007a6a:	d422      	bmi.n	8007ab2 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 8007a6c:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a70:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 8007a74:	2700      	movs	r7, #0
 8007a76:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a7a:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 8007a7e:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8007a82:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a84:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 8007a86:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8007a88:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8007a8a:	b100      	cbz	r0, 8007a8e <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8007a8c:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d101      	bne.n	8007a96 <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8007a96:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d015      	beq.n	8007aca <HAL_PCD_EP_Open+0x6e>
 8007a9e:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007aa0:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 8007aa2:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007aa6:	f003 ff2b 	bl	800b900 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007aaa:	2000      	movs	r0, #0
 8007aac:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 8007ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8007ab2:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 8007ab6:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ab8:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 8007abc:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ac0:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 8007ac4:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 8007ac8:	e7db      	b.n	8007a82 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8007aca:	2002      	movs	r0, #2
}
 8007acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ace:	bf00      	nop

08007ad0 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007ad0:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007ad4:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ad8:	f04f 011c 	mov.w	r1, #28
{
 8007adc:	b510      	push	{r4, lr}
 8007ade:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007ae0:	d119      	bne.n	8007b16 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ae2:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007ae6:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007aea:	2000      	movs	r0, #0
 8007aec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007af0:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007af4:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007af8:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007afa:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d018      	beq.n	8007b34 <HAL_PCD_EP_Close+0x64>
 8007b02:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007b04:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007b06:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007b0a:	f003 ff41 	bl	800b990 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b0e:	2000      	movs	r0, #0
 8007b10:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007b14:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b16:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007b1a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007b1e:	2001      	movs	r0, #1
 8007b20:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b24:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007b26:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007b2a:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007b2c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d1e6      	bne.n	8007b02 <HAL_PCD_EP_Close+0x32>
 8007b34:	2002      	movs	r0, #2
}
 8007b36:	bd10      	pop	{r4, pc}

08007b38 <HAL_PCD_EP_Receive>:
{
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8007b3e:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b40:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007b42:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b46:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8007b4a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b4e:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 8007b52:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8007b56:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b5a:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8007b5e:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8007b62:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 8007b66:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b68:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007b6a:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8007b6c:	bf08      	it	eq
 8007b6e:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b72:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007b74:	b91d      	cbnz	r5, 8007b7e <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b76:	f004 f881 	bl	800bc7c <USB_EP0StartXfer>
}
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b7e:	f003 ff69 	bl	800ba54 <USB_EPStartXfer>
}
 8007b82:	2000      	movs	r0, #0
 8007b84:	bd70      	pop	{r4, r5, r6, pc}
 8007b86:	bf00      	nop

08007b88 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007b88:	f001 010f 	and.w	r1, r1, #15
 8007b8c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007b90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007b94:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop

08007b9c <HAL_PCD_EP_Transmit>:
{
 8007b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9e:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8007ba2:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8007ba4:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ba6:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007ba8:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007bac:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8007bb0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007bb4:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8007bb6:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8007bb8:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bba:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8007bbe:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8007bc0:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8007bc4:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007bc6:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007bc8:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 8007bca:	bf08      	it	eq
 8007bcc:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007bce:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007bd0:	b91d      	cbnz	r5, 8007bda <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007bd2:	f004 f853 	bl	800bc7c <USB_EP0StartXfer>
}
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007bda:	f003 ff3b 	bl	800ba54 <USB_EPStartXfer>
}
 8007bde:	2000      	movs	r0, #0
 8007be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007be2:	bf00      	nop

08007be4 <HAL_PCD_EP_SetStall>:
{
 8007be4:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007be6:	6843      	ldr	r3, [r0, #4]
 8007be8:	f001 050f 	and.w	r5, r1, #15
 8007bec:	429d      	cmp	r5, r3
 8007bee:	d833      	bhi.n	8007c58 <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 8007bf0:	060b      	lsls	r3, r1, #24
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	d41c      	bmi.n	8007c30 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 8007bf6:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8007bfa:	201c      	movs	r0, #28
    ep->is_in = 0U;
 8007bfc:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8007bfe:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 8007c02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8007c06:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007c0a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8007c0e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c10:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007c12:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007c14:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d01b      	beq.n	8007c54 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007c1c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007c1e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007c22:	f004 f90d 	bl	800be40 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c26:	b1cd      	cbz	r5, 8007c5c <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 8007c28:	2000      	movs	r0, #0
 8007c2a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007c2e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c30:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8007c32:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8007c36:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c38:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8007c3c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c40:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8007c46:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c48:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007c4a:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007c4c:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d1e3      	bne.n	8007c1c <HAL_PCD_EP_SetStall+0x38>
 8007c54:	2002      	movs	r0, #2
}
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007c58:	2001      	movs	r0, #1
}
 8007c5a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007c5c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007c60:	7c21      	ldrb	r1, [r4, #16]
 8007c62:	6820      	ldr	r0, [r4, #0]
 8007c64:	f004 f9c8 	bl	800bff8 <USB_EP0_OutStart>
 8007c68:	e7de      	b.n	8007c28 <HAL_PCD_EP_SetStall+0x44>
 8007c6a:	bf00      	nop

08007c6c <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007c6c:	6842      	ldr	r2, [r0, #4]
{
 8007c6e:	b538      	push	{r3, r4, r5, lr}
 8007c70:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d832      	bhi.n	8007cde <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8007c78:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007c7c:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c7e:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 8007c82:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8007c86:	d119      	bne.n	8007cbc <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c88:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007c92:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c94:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007c98:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c9c:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007c9e:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007ca0:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d018      	beq.n	8007cda <HAL_PCD_EP_ClrStall+0x6e>
 8007ca8:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007caa:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007cac:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007cb0:	f004 f8fa 	bl	800bea8 <USB_EPClearStall>
  return HAL_OK;
 8007cb4:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8007cb6:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 8007cba:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cbc:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007cc0:	2001      	movs	r0, #1
 8007cc2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007cc6:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cc8:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007cca:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cce:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007cd0:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007cd2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d1e6      	bne.n	8007ca8 <HAL_PCD_EP_ClrStall+0x3c>
 8007cda:	2002      	movs	r0, #2
}
 8007cdc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007cde:	2001      	movs	r0, #1
}
 8007ce0:	bd38      	pop	{r3, r4, r5, pc}
 8007ce2:	bf00      	nop

08007ce4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007ce4:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007ce6:	6805      	ldr	r5, [r0, #0]
 8007ce8:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 8007cea:	b929      	cbnz	r1, 8007cf8 <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8007cf0:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007cf2:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8007cf4:	bc30      	pop	{r4, r5}
 8007cf6:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007cf8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8007cfa:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007cfc:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007d00:	d00b      	beq.n	8007d1a <HAL_PCDEx_SetTxFiFo+0x36>
 8007d02:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007d04:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8007d08:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007d0a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8007d0e:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007d10:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8007d12:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007d14:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007d18:	d3f4      	bcc.n	8007d04 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007d1a:	3440      	adds	r4, #64	; 0x40
 8007d1c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007d20:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8007d24:	6060      	str	r0, [r4, #4]
}
 8007d26:	2000      	movs	r0, #0
 8007d28:	bc30      	pop	{r4, r5}
 8007d2a:	4770      	bx	lr

08007d2c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007d2c:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 8007d2e:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6259      	str	r1, [r3, #36]	; 0x24
}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop

08007d38 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007d38:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007d3a:	4909      	ldr	r1, [pc, #36]	; (8007d60 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8007d3c:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d3e:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 8007d40:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 8007d42:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 8007d44:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 8007d48:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007d4a:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 8007d4c:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007d50:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 8007d54:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007d56:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007d58:	4319      	orrs	r1, r3
}
 8007d5a:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007d5c:	6551      	str	r1, [r2, #84]	; 0x54
}
 8007d5e:	4770      	bx	lr
 8007d60:	10000003 	.word	0x10000003

08007d64 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop

08007d68 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007d68:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007d6a:	4b11      	ldr	r3, [pc, #68]	; (8007db0 <HAL_PWREx_ConfigSupply+0x48>)
 8007d6c:	68da      	ldr	r2, [r3, #12]
 8007d6e:	0752      	lsls	r2, r2, #29
 8007d70:	d406      	bmi.n	8007d80 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007d78:	1a18      	subs	r0, r3, r0
 8007d7a:	bf18      	it	ne
 8007d7c:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007d7e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007d80:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007d82:	461d      	mov	r5, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007d84:	f022 0207 	bic.w	r2, r2, #7
 8007d88:	4310      	orrs	r0, r2
 8007d8a:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8007d8c:	f7fc f9fa 	bl	8004184 <HAL_GetTick>
 8007d90:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007d92:	e005      	b.n	8007da0 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007d94:	f7fc f9f6 	bl	8004184 <HAL_GetTick>
 8007d98:	1b00      	subs	r0, r0, r4
 8007d9a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007d9e:	d804      	bhi.n	8007daa <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007da0:	686b      	ldr	r3, [r5, #4]
 8007da2:	049b      	lsls	r3, r3, #18
 8007da4:	d5f6      	bpl.n	8007d94 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8007da6:	2000      	movs	r0, #0
}
 8007da8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8007daa:	2001      	movs	r0, #1
}
 8007dac:	bd38      	pop	{r3, r4, r5, pc}
 8007dae:	bf00      	nop
 8007db0:	58024800 	.word	0x58024800

08007db4 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007db4:	4a02      	ldr	r2, [pc, #8]	; (8007dc0 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8007db6:	68d3      	ldr	r3, [r2, #12]
 8007db8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007dbc:	60d3      	str	r3, [r2, #12]
}
 8007dbe:	4770      	bx	lr
 8007dc0:	58024800 	.word	0x58024800

08007dc4 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dc4:	4b3b      	ldr	r3, [pc, #236]	; (8007eb4 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8007dc6:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007dca:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007dcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8007dce:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007dd2:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007dd6:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    if (pllm != 0U)
 8007dd8:	d038      	beq.n	8007e4c <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007dda:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007dde:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007de2:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007de6:	fb01 f105 	mul.w	r1, r1, r5
 8007dea:	2a01      	cmp	r2, #1
 8007dec:	ee07 1a90 	vmov	s15, r1
 8007df0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007df4:	d002      	beq.n	8007dfc <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8007df6:	2a02      	cmp	r2, #2
 8007df8:	d04e      	beq.n	8007e98 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8007dfa:	b34a      	cbz	r2, 8007e50 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007dfc:	ee07 0a90 	vmov	s15, r0
 8007e00:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8007eb8 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8007e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e0a:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007e0e:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007ebc <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e16:	ee06 3a90 	vmov	s13, r3
 8007e1a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007e1e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007e22:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007e26:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007e2a:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007e2e:	4b21      	ldr	r3, [pc, #132]	; (8007eb4 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 8007e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e32:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007e36:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007e38:	ee07 3a90 	vmov	s15, r3
 8007e3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e48:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8007e4c:	bc30      	pop	{r4, r5}
 8007e4e:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	0692      	lsls	r2, r2, #26
 8007e54:	d527      	bpl.n	8007ea6 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e56:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e58:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e5c:	4a18      	ldr	r2, [pc, #96]	; (8007ec0 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e5e:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e62:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e6c:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e6e:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8007ebc <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e76:	ee06 2a10 	vmov	s12, r2
 8007e7a:	ee06 3a90 	vmov	s13, r3
 8007e7e:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007e82:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007e86:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8007e8a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007e8e:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007e92:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007e96:	e7ca      	b.n	8007e2e <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e98:	ee07 0a90 	vmov	s15, r0
 8007e9c:	eddf 6a09 	vldr	s13, [pc, #36]	; 8007ec4 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8007ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ea4:	e7b0      	b.n	8007e08 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ea6:	ee07 0a90 	vmov	s15, r0
 8007eaa:	eddf 6a07 	vldr	s13, [pc, #28]	; 8007ec8 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8007eae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007eb2:	e7a9      	b.n	8007e08 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8007eb4:	58024400 	.word	0x58024400
 8007eb8:	4a742400 	.word	0x4a742400
 8007ebc:	39000000 	.word	0x39000000
 8007ec0:	03d09000 	.word	0x03d09000
 8007ec4:	4bbebc20 	.word	0x4bbebc20
 8007ec8:	4c742400 	.word	0x4c742400

08007ecc <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	f000 81f8 	beq.w	80082c2 <HAL_RCC_OscConfig+0x3f6>
{
 8007ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ed4:	6803      	ldr	r3, [r0, #0]
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	07d9      	lsls	r1, r3, #31
 8007eda:	d52e      	bpl.n	8007f3a <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007edc:	49a7      	ldr	r1, [pc, #668]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007ede:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007ee0:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ee2:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007ee6:	2a10      	cmp	r2, #16
 8007ee8:	f000 810d 	beq.w	8008106 <HAL_RCC_OscConfig+0x23a>
 8007eec:	2a18      	cmp	r2, #24
 8007eee:	f000 8105 	beq.w	80080fc <HAL_RCC_OscConfig+0x230>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ef2:	6863      	ldr	r3, [r4, #4]
 8007ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ef8:	f000 8130 	beq.w	800815c <HAL_RCC_OscConfig+0x290>
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 816e 	beq.w	80081de <HAL_RCC_OscConfig+0x312>
 8007f02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007f06:	4b9d      	ldr	r3, [pc, #628]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	f000 827a 	beq.w	8008402 <HAL_RCC_OscConfig+0x536>
 8007f0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007f1a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007f1c:	f7fc f932 	bl	8004184 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f20:	4e96      	ldr	r6, [pc, #600]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8007f22:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f24:	e005      	b.n	8007f32 <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f26:	f7fc f92d 	bl	8004184 <HAL_GetTick>
 8007f2a:	1b40      	subs	r0, r0, r5
 8007f2c:	2864      	cmp	r0, #100	; 0x64
 8007f2e:	f200 8154 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f32:	6833      	ldr	r3, [r6, #0]
 8007f34:	039b      	lsls	r3, r3, #14
 8007f36:	d5f6      	bpl.n	8007f26 <HAL_RCC_OscConfig+0x5a>
 8007f38:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f3a:	0798      	lsls	r0, r3, #30
 8007f3c:	f100 808e 	bmi.w	800805c <HAL_RCC_OscConfig+0x190>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007f40:	06d9      	lsls	r1, r3, #27
 8007f42:	d534      	bpl.n	8007fae <HAL_RCC_OscConfig+0xe2>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f44:	4a8d      	ldr	r2, [pc, #564]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007f46:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f48:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007f4e:	2b08      	cmp	r3, #8
 8007f50:	f000 80e9 	beq.w	8008126 <HAL_RCC_OscConfig+0x25a>
 8007f54:	2b18      	cmp	r3, #24
 8007f56:	f000 80e1 	beq.w	800811c <HAL_RCC_OscConfig+0x250>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007f5a:	69e3      	ldr	r3, [r4, #28]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 817b 	beq.w	8008258 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_CSI_ENABLE();
 8007f62:	4b86      	ldr	r3, [pc, #536]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007f64:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007f66:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 8007f68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f6c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007f6e:	f7fc f909 	bl	8004184 <HAL_GetTick>
 8007f72:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007f74:	e005      	b.n	8007f82 <HAL_RCC_OscConfig+0xb6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007f76:	f7fc f905 	bl	8004184 <HAL_GetTick>
 8007f7a:	1b40      	subs	r0, r0, r5
 8007f7c:	2802      	cmp	r0, #2
 8007f7e:	f200 812c 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007f82:	6833      	ldr	r3, [r6, #0]
 8007f84:	05db      	lsls	r3, r3, #23
 8007f86:	d5f6      	bpl.n	8007f76 <HAL_RCC_OscConfig+0xaa>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007f88:	f7fc f914 	bl	80041b4 <HAL_GetREVID>
 8007f8c:	f241 0303 	movw	r3, #4099	; 0x1003
 8007f90:	4298      	cmp	r0, r3
 8007f92:	f200 8258 	bhi.w	8008446 <HAL_RCC_OscConfig+0x57a>
 8007f96:	6a22      	ldr	r2, [r4, #32]
 8007f98:	6873      	ldr	r3, [r6, #4]
 8007f9a:	2a20      	cmp	r2, #32
 8007f9c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007fa0:	bf0c      	ite	eq
 8007fa2:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007fa6:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8007faa:	6073      	str	r3, [r6, #4]
 8007fac:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fae:	071d      	lsls	r5, r3, #28
 8007fb0:	d517      	bpl.n	8007fe2 <HAL_RCC_OscConfig+0x116>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007fb2:	6963      	ldr	r3, [r4, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f000 8129 	beq.w	800820c <HAL_RCC_OscConfig+0x340>
      __HAL_RCC_LSI_ENABLE();
 8007fba:	4b70      	ldr	r3, [pc, #448]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007fbc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007fbe:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 8007fc0:	f042 0201 	orr.w	r2, r2, #1
 8007fc4:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007fc6:	f7fc f8dd 	bl	8004184 <HAL_GetTick>
 8007fca:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007fcc:	e005      	b.n	8007fda <HAL_RCC_OscConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007fce:	f7fc f8d9 	bl	8004184 <HAL_GetTick>
 8007fd2:	1b40      	subs	r0, r0, r5
 8007fd4:	2802      	cmp	r0, #2
 8007fd6:	f200 8100 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007fda:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007fdc:	0798      	lsls	r0, r3, #30
 8007fde:	d5f6      	bpl.n	8007fce <HAL_RCC_OscConfig+0x102>
 8007fe0:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007fe2:	069a      	lsls	r2, r3, #26
 8007fe4:	d517      	bpl.n	8008016 <HAL_RCC_OscConfig+0x14a>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007fe6:	69a3      	ldr	r3, [r4, #24]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f000 8122 	beq.w	8008232 <HAL_RCC_OscConfig+0x366>
      __HAL_RCC_HSI48_ENABLE();
 8007fee:	4b63      	ldr	r3, [pc, #396]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8007ff0:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007ff2:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 8007ff4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ff8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007ffa:	f7fc f8c3 	bl	8004184 <HAL_GetTick>
 8007ffe:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008000:	e005      	b.n	800800e <HAL_RCC_OscConfig+0x142>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008002:	f7fc f8bf 	bl	8004184 <HAL_GetTick>
 8008006:	1b40      	subs	r0, r0, r5
 8008008:	2802      	cmp	r0, #2
 800800a:	f200 80e6 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800800e:	6833      	ldr	r3, [r6, #0]
 8008010:	049f      	lsls	r7, r3, #18
 8008012:	d5f6      	bpl.n	8008002 <HAL_RCC_OscConfig+0x136>
 8008014:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008016:	0759      	lsls	r1, r3, #29
 8008018:	f100 80a6 	bmi.w	8008168 <HAL_RCC_OscConfig+0x29c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800801c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800801e:	b1d8      	cbz	r0, 8008058 <HAL_RCC_OscConfig+0x18c>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008020:	4b56      	ldr	r3, [pc, #344]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8008022:	691a      	ldr	r2, [r3, #16]
 8008024:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8008028:	2a18      	cmp	r2, #24
 800802a:	f000 81bc 	beq.w	80083a6 <HAL_RCC_OscConfig+0x4da>
        __HAL_RCC_PLL_DISABLE();
 800802e:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008030:	2802      	cmp	r0, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008032:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8008034:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008038:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800803a:	f000 814e 	beq.w	80082da <HAL_RCC_OscConfig+0x40e>
        tickstart = HAL_GetTick();
 800803e:	f7fc f8a1 	bl	8004184 <HAL_GetTick>
 8008042:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008044:	e005      	b.n	8008052 <HAL_RCC_OscConfig+0x186>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008046:	f7fc f89d 	bl	8004184 <HAL_GetTick>
 800804a:	1b00      	subs	r0, r0, r4
 800804c:	2802      	cmp	r0, #2
 800804e:	f200 80c4 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008052:	682b      	ldr	r3, [r5, #0]
 8008054:	019b      	lsls	r3, r3, #6
 8008056:	d4f6      	bmi.n	8008046 <HAL_RCC_OscConfig+0x17a>
  return HAL_OK;
 8008058:	2000      	movs	r0, #0
}
 800805a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800805c:	4a47      	ldr	r2, [pc, #284]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 800805e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008060:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008062:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8008066:	d12e      	bne.n	80080c6 <HAL_RCC_OscConfig+0x1fa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008068:	4b44      	ldr	r3, [pc, #272]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 800806a:	68e1      	ldr	r1, [r4, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	075a      	lsls	r2, r3, #29
 8008070:	d501      	bpl.n	8008076 <HAL_RCC_OscConfig+0x1aa>
 8008072:	2900      	cmp	r1, #0
 8008074:	d050      	beq.n	8008118 <HAL_RCC_OscConfig+0x24c>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008076:	4a41      	ldr	r2, [pc, #260]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8008078:	6813      	ldr	r3, [r2, #0]
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800807a:	4616      	mov	r6, r2
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800807c:	f023 0319 	bic.w	r3, r3, #25
 8008080:	430b      	orrs	r3, r1
 8008082:	6013      	str	r3, [r2, #0]
          tickstart = HAL_GetTick();
 8008084:	f7fc f87e 	bl	8004184 <HAL_GetTick>
 8008088:	4605      	mov	r5, r0
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800808a:	e005      	b.n	8008098 <HAL_RCC_OscConfig+0x1cc>
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800808c:	f7fc f87a 	bl	8004184 <HAL_GetTick>
 8008090:	1b40      	subs	r0, r0, r5
 8008092:	2802      	cmp	r0, #2
 8008094:	f200 80a1 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008098:	6833      	ldr	r3, [r6, #0]
 800809a:	075b      	lsls	r3, r3, #29
 800809c:	d5f6      	bpl.n	800808c <HAL_RCC_OscConfig+0x1c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800809e:	f7fc f889 	bl	80041b4 <HAL_GetREVID>
 80080a2:	f241 0303 	movw	r3, #4099	; 0x1003
 80080a6:	4298      	cmp	r0, r3
 80080a8:	f200 8102 	bhi.w	80082b0 <HAL_RCC_OscConfig+0x3e4>
 80080ac:	6922      	ldr	r2, [r4, #16]
 80080ae:	6873      	ldr	r3, [r6, #4]
 80080b0:	2a40      	cmp	r2, #64	; 0x40
 80080b2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80080b6:	bf0c      	ite	eq
 80080b8:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80080bc:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80080c0:	6073      	str	r3, [r6, #4]
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	e73c      	b.n	8007f40 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80080c6:	2b18      	cmp	r3, #24
 80080c8:	f000 80ee 	beq.w	80082a8 <HAL_RCC_OscConfig+0x3dc>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80080cc:	68e2      	ldr	r2, [r4, #12]
 80080ce:	2a00      	cmp	r2, #0
 80080d0:	f000 80d6 	beq.w	8008280 <HAL_RCC_OscConfig+0x3b4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080d4:	4929      	ldr	r1, [pc, #164]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 80080d6:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080d8:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080da:	f023 0319 	bic.w	r3, r3, #25
 80080de:	4313      	orrs	r3, r2
 80080e0:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 80080e2:	f7fc f84f 	bl	8004184 <HAL_GetTick>
 80080e6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080e8:	e004      	b.n	80080f4 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80080ea:	f7fc f84b 	bl	8004184 <HAL_GetTick>
 80080ee:	1b40      	subs	r0, r0, r5
 80080f0:	2802      	cmp	r0, #2
 80080f2:	d872      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080f4:	6833      	ldr	r3, [r6, #0]
 80080f6:	075f      	lsls	r7, r3, #29
 80080f8:	d5f7      	bpl.n	80080ea <HAL_RCC_OscConfig+0x21e>
 80080fa:	e7d0      	b.n	800809e <HAL_RCC_OscConfig+0x1d2>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80080fc:	f001 0103 	and.w	r1, r1, #3
 8008100:	2902      	cmp	r1, #2
 8008102:	f47f aef6 	bne.w	8007ef2 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008106:	4a1d      	ldr	r2, [pc, #116]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8008108:	6812      	ldr	r2, [r2, #0]
 800810a:	0392      	lsls	r2, r2, #14
 800810c:	f57f af15 	bpl.w	8007f3a <HAL_RCC_OscConfig+0x6e>
 8008110:	6862      	ldr	r2, [r4, #4]
 8008112:	2a00      	cmp	r2, #0
 8008114:	f47f af11 	bne.w	8007f3a <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 8008118:	2001      	movs	r0, #1
}
 800811a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800811c:	f002 0203 	and.w	r2, r2, #3
 8008120:	2a01      	cmp	r2, #1
 8008122:	f47f af1a 	bne.w	8007f5a <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008126:	4b15      	ldr	r3, [pc, #84]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	05da      	lsls	r2, r3, #23
 800812c:	d502      	bpl.n	8008134 <HAL_RCC_OscConfig+0x268>
 800812e:	69e3      	ldr	r3, [r4, #28]
 8008130:	2b80      	cmp	r3, #128	; 0x80
 8008132:	d1f1      	bne.n	8008118 <HAL_RCC_OscConfig+0x24c>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008134:	f7fc f83e 	bl	80041b4 <HAL_GetREVID>
 8008138:	f241 0303 	movw	r3, #4099	; 0x1003
 800813c:	4298      	cmp	r0, r3
 800813e:	f200 80c2 	bhi.w	80082c6 <HAL_RCC_OscConfig+0x3fa>
 8008142:	6a22      	ldr	r2, [r4, #32]
 8008144:	2a20      	cmp	r2, #32
 8008146:	f000 8193 	beq.w	8008470 <HAL_RCC_OscConfig+0x5a4>
 800814a:	490c      	ldr	r1, [pc, #48]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 800814c:	684b      	ldr	r3, [r1, #4]
 800814e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008152:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8008156:	604b      	str	r3, [r1, #4]
 8008158:	6823      	ldr	r3, [r4, #0]
 800815a:	e728      	b.n	8007fae <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800815c:	4a07      	ldr	r2, [pc, #28]	; (800817c <HAL_RCC_OscConfig+0x2b0>)
 800815e:	6813      	ldr	r3, [r2, #0]
 8008160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008164:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008166:	e6d9      	b.n	8007f1c <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8008168:	4b05      	ldr	r3, [pc, #20]	; (8008180 <HAL_RCC_OscConfig+0x2b4>)
 800816a:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800816c:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 800816e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008172:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008174:	f7fc f806 	bl	8004184 <HAL_GetTick>
 8008178:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800817a:	e008      	b.n	800818e <HAL_RCC_OscConfig+0x2c2>
 800817c:	58024400 	.word	0x58024400
 8008180:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008184:	f7fb fffe 	bl	8004184 <HAL_GetTick>
 8008188:	1b40      	subs	r0, r0, r5
 800818a:	2864      	cmp	r0, #100	; 0x64
 800818c:	d825      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800818e:	6833      	ldr	r3, [r6, #0]
 8008190:	05da      	lsls	r2, r3, #23
 8008192:	d5f7      	bpl.n	8008184 <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008194:	68a3      	ldr	r3, [r4, #8]
 8008196:	2b01      	cmp	r3, #1
 8008198:	f000 815e 	beq.w	8008458 <HAL_RCC_OscConfig+0x58c>
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 8138 	beq.w	8008412 <HAL_RCC_OscConfig+0x546>
 80081a2:	2b05      	cmp	r3, #5
 80081a4:	4baf      	ldr	r3, [pc, #700]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 80081a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80081a8:	f000 816b 	beq.w	8008482 <HAL_RCC_OscConfig+0x5b6>
 80081ac:	f022 0201 	bic.w	r2, r2, #1
 80081b0:	671a      	str	r2, [r3, #112]	; 0x70
 80081b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80081b4:	f022 0204 	bic.w	r2, r2, #4
 80081b8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80081ba:	f7fb ffe3 	bl	8004184 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081be:	4ea9      	ldr	r6, [pc, #676]	; (8008464 <HAL_RCC_OscConfig+0x598>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081c0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80081c4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081c6:	e004      	b.n	80081d2 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081c8:	f7fb ffdc 	bl	8004184 <HAL_GetTick>
 80081cc:	1b40      	subs	r0, r0, r5
 80081ce:	42b8      	cmp	r0, r7
 80081d0:	d803      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081d2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80081d4:	079b      	lsls	r3, r3, #30
 80081d6:	d5f7      	bpl.n	80081c8 <HAL_RCC_OscConfig+0x2fc>
 80081d8:	e720      	b.n	800801c <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 80081da:	2003      	movs	r0, #3
}
 80081dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081de:	4ba1      	ldr	r3, [pc, #644]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 80081e0:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80081e2:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80081e8:	601a      	str	r2, [r3, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80081f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80081f2:	f7fb ffc7 	bl	8004184 <HAL_GetTick>
 80081f6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80081f8:	e004      	b.n	8008204 <HAL_RCC_OscConfig+0x338>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081fa:	f7fb ffc3 	bl	8004184 <HAL_GetTick>
 80081fe:	1b40      	subs	r0, r0, r5
 8008200:	2864      	cmp	r0, #100	; 0x64
 8008202:	d8ea      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008204:	6833      	ldr	r3, [r6, #0]
 8008206:	039f      	lsls	r7, r3, #14
 8008208:	d4f7      	bmi.n	80081fa <HAL_RCC_OscConfig+0x32e>
 800820a:	e695      	b.n	8007f38 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800820c:	4b95      	ldr	r3, [pc, #596]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 800820e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008210:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8008212:	f022 0201 	bic.w	r2, r2, #1
 8008216:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8008218:	f7fb ffb4 	bl	8004184 <HAL_GetTick>
 800821c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800821e:	e004      	b.n	800822a <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008220:	f7fb ffb0 	bl	8004184 <HAL_GetTick>
 8008224:	1b40      	subs	r0, r0, r5
 8008226:	2802      	cmp	r0, #2
 8008228:	d8d7      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800822a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800822c:	0799      	lsls	r1, r3, #30
 800822e:	d4f7      	bmi.n	8008220 <HAL_RCC_OscConfig+0x354>
 8008230:	e6d6      	b.n	8007fe0 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_HSI48_DISABLE();
 8008232:	4b8c      	ldr	r3, [pc, #560]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 8008234:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008236:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8008238:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800823c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800823e:	f7fb ffa1 	bl	8004184 <HAL_GetTick>
 8008242:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008244:	e004      	b.n	8008250 <HAL_RCC_OscConfig+0x384>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008246:	f7fb ff9d 	bl	8004184 <HAL_GetTick>
 800824a:	1b40      	subs	r0, r0, r5
 800824c:	2802      	cmp	r0, #2
 800824e:	d8c4      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008250:	6833      	ldr	r3, [r6, #0]
 8008252:	0498      	lsls	r0, r3, #18
 8008254:	d4f7      	bmi.n	8008246 <HAL_RCC_OscConfig+0x37a>
 8008256:	e6dd      	b.n	8008014 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_DISABLE();
 8008258:	4b82      	ldr	r3, [pc, #520]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 800825a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800825c:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 800825e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008262:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008264:	f7fb ff8e 	bl	8004184 <HAL_GetTick>
 8008268:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800826a:	e004      	b.n	8008276 <HAL_RCC_OscConfig+0x3aa>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800826c:	f7fb ff8a 	bl	8004184 <HAL_GetTick>
 8008270:	1b40      	subs	r0, r0, r5
 8008272:	2802      	cmp	r0, #2
 8008274:	d8b1      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008276:	6833      	ldr	r3, [r6, #0]
 8008278:	05df      	lsls	r7, r3, #23
 800827a:	d4f7      	bmi.n	800826c <HAL_RCC_OscConfig+0x3a0>
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	e696      	b.n	8007fae <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8008280:	4b78      	ldr	r3, [pc, #480]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 8008282:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008284:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8008286:	f022 0201 	bic.w	r2, r2, #1
 800828a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800828c:	f7fb ff7a 	bl	8004184 <HAL_GetTick>
 8008290:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008292:	e004      	b.n	800829e <HAL_RCC_OscConfig+0x3d2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008294:	f7fb ff76 	bl	8004184 <HAL_GetTick>
 8008298:	1b40      	subs	r0, r0, r5
 800829a:	2802      	cmp	r0, #2
 800829c:	d89d      	bhi.n	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800829e:	6833      	ldr	r3, [r6, #0]
 80082a0:	0758      	lsls	r0, r3, #29
 80082a2:	d4f7      	bmi.n	8008294 <HAL_RCC_OscConfig+0x3c8>
 80082a4:	6823      	ldr	r3, [r4, #0]
 80082a6:	e64b      	b.n	8007f40 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80082a8:	0791      	lsls	r1, r2, #30
 80082aa:	f47f af0f 	bne.w	80080cc <HAL_RCC_OscConfig+0x200>
 80082ae:	e6db      	b.n	8008068 <HAL_RCC_OscConfig+0x19c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082b0:	6873      	ldr	r3, [r6, #4]
 80082b2:	6922      	ldr	r2, [r4, #16]
 80082b4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80082b8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80082bc:	6073      	str	r3, [r6, #4]
 80082be:	6823      	ldr	r3, [r4, #0]
 80082c0:	e63e      	b.n	8007f40 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 80082c2:	2001      	movs	r0, #1
}
 80082c4:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80082c6:	4a67      	ldr	r2, [pc, #412]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 80082c8:	6a21      	ldr	r1, [r4, #32]
 80082ca:	68d3      	ldr	r3, [r2, #12]
 80082cc:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80082d0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80082d4:	60d3      	str	r3, [r2, #12]
 80082d6:	6823      	ldr	r3, [r4, #0]
 80082d8:	e669      	b.n	8007fae <HAL_RCC_OscConfig+0xe2>
        tickstart = HAL_GetTick();
 80082da:	f7fb ff53 	bl	8004184 <HAL_GetTick>
 80082de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082e0:	e005      	b.n	80082ee <HAL_RCC_OscConfig+0x422>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80082e2:	f7fb ff4f 	bl	8004184 <HAL_GetTick>
 80082e6:	1b80      	subs	r0, r0, r6
 80082e8:	2802      	cmp	r0, #2
 80082ea:	f63f af76 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082ee:	682b      	ldr	r3, [r5, #0]
 80082f0:	0199      	lsls	r1, r3, #6
 80082f2:	d4f6      	bmi.n	80082e2 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082f4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80082f6:	4b5c      	ldr	r3, [pc, #368]	; (8008468 <HAL_RCC_OscConfig+0x59c>)
 80082f8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80082fa:	4013      	ands	r3, r2
 80082fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80082fe:	495b      	ldr	r1, [pc, #364]	; (800846c <HAL_RCC_OscConfig+0x5a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008300:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008302:	4e58      	ldr	r6, [pc, #352]	; (8008464 <HAL_RCC_OscConfig+0x598>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008304:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8008308:	62ab      	str	r3, [r5, #40]	; 0x28
 800830a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800830c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8008310:	3f01      	subs	r7, #1
 8008312:	1e50      	subs	r0, r2, #1
 8008314:	3b01      	subs	r3, #1
 8008316:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008318:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800831c:	025b      	lsls	r3, r3, #9
 800831e:	0400      	lsls	r0, r0, #16
 8008320:	3a01      	subs	r2, #1
 8008322:	b29b      	uxth	r3, r3
 8008324:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008328:	0612      	lsls	r2, r2, #24
 800832a:	4303      	orrs	r3, r0
 800832c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008330:	433b      	orrs	r3, r7
 8008332:	4313      	orrs	r3, r2
 8008334:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8008336:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008338:	f023 0301 	bic.w	r3, r3, #1
 800833c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800833e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8008340:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008342:	4011      	ands	r1, r2
 8008344:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008348:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800834a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800834c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800834e:	f023 030c 	bic.w	r3, r3, #12
 8008352:	4313      	orrs	r3, r2
 8008354:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008356:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008358:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800835a:	f023 0302 	bic.w	r3, r3, #2
 800835e:	4313      	orrs	r3, r2
 8008360:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008362:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008368:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800836a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800836c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008370:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008372:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008374:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008378:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800837a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800837c:	f043 0301 	orr.w	r3, r3, #1
 8008380:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8008382:	682b      	ldr	r3, [r5, #0]
 8008384:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008388:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800838a:	f7fb fefb 	bl	8004184 <HAL_GetTick>
 800838e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008390:	e005      	b.n	800839e <HAL_RCC_OscConfig+0x4d2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008392:	f7fb fef7 	bl	8004184 <HAL_GetTick>
 8008396:	1b00      	subs	r0, r0, r4
 8008398:	2802      	cmp	r0, #2
 800839a:	f63f af1e 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800839e:	6833      	ldr	r3, [r6, #0]
 80083a0:	019a      	lsls	r2, r3, #6
 80083a2:	d5f6      	bpl.n	8008392 <HAL_RCC_OscConfig+0x4c6>
 80083a4:	e658      	b.n	8008058 <HAL_RCC_OscConfig+0x18c>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083a6:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 80083a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80083aa:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083ac:	f43f ae55 	beq.w	800805a <HAL_RCC_OscConfig+0x18e>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083b0:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083b4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80083b6:	428b      	cmp	r3, r1
 80083b8:	f47f aeae 	bne.w	8008118 <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80083bc:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083c2:	429a      	cmp	r2, r3
 80083c4:	f47f aea8 	bne.w	8008118 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80083c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80083ca:	f3c5 0208 	ubfx	r2, r5, #0, #9
 80083ce:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80083d0:	429a      	cmp	r2, r3
 80083d2:	f47f aea1 	bne.w	8008118 <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80083d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083d8:	f3c5 2246 	ubfx	r2, r5, #9, #7
 80083dc:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80083de:	429a      	cmp	r2, r3
 80083e0:	f47f ae9a 	bne.w	8008118 <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80083e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083e6:	f3c5 4206 	ubfx	r2, r5, #16, #7
 80083ea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80083ec:	429a      	cmp	r2, r3
 80083ee:	f47f ae93 	bne.w	8008118 <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80083f2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80083f4:	f3c5 6506 	ubfx	r5, r5, #24, #7
 80083f8:	3801      	subs	r0, #1
  return HAL_OK;
 80083fa:	1a28      	subs	r0, r5, r0
 80083fc:	bf18      	it	ne
 80083fe:	2001      	movne	r0, #1
}
 8008400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008402:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008406:	601a      	str	r2, [r3, #0]
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800840e:	601a      	str	r2, [r3, #0]
 8008410:	e584      	b.n	8007f1c <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008412:	4b14      	ldr	r3, [pc, #80]	; (8008464 <HAL_RCC_OscConfig+0x598>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008414:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008418:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800841a:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800841c:	f022 0201 	bic.w	r2, r2, #1
 8008420:	671a      	str	r2, [r3, #112]	; 0x70
 8008422:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008424:	f022 0204 	bic.w	r2, r2, #4
 8008428:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800842a:	f7fb feab 	bl	8004184 <HAL_GetTick>
 800842e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008430:	e005      	b.n	800843e <HAL_RCC_OscConfig+0x572>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008432:	f7fb fea7 	bl	8004184 <HAL_GetTick>
 8008436:	1b40      	subs	r0, r0, r5
 8008438:	42b8      	cmp	r0, r7
 800843a:	f63f aece 	bhi.w	80081da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800843e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8008440:	0798      	lsls	r0, r3, #30
 8008442:	d4f6      	bmi.n	8008432 <HAL_RCC_OscConfig+0x566>
 8008444:	e5ea      	b.n	800801c <HAL_RCC_OscConfig+0x150>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008446:	68f3      	ldr	r3, [r6, #12]
 8008448:	6a22      	ldr	r2, [r4, #32]
 800844a:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800844e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008452:	60f3      	str	r3, [r6, #12]
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	e5aa      	b.n	8007fae <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008458:	4a02      	ldr	r2, [pc, #8]	; (8008464 <HAL_RCC_OscConfig+0x598>)
 800845a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800845c:	f043 0301 	orr.w	r3, r3, #1
 8008460:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008462:	e6aa      	b.n	80081ba <HAL_RCC_OscConfig+0x2ee>
 8008464:	58024400 	.word	0x58024400
 8008468:	fffffc0c 	.word	0xfffffc0c
 800846c:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008470:	4a08      	ldr	r2, [pc, #32]	; (8008494 <HAL_RCC_OscConfig+0x5c8>)
 8008472:	6853      	ldr	r3, [r2, #4]
 8008474:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008478:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800847c:	6053      	str	r3, [r2, #4]
 800847e:	6823      	ldr	r3, [r4, #0]
 8008480:	e595      	b.n	8007fae <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008482:	f042 0204 	orr.w	r2, r2, #4
 8008486:	671a      	str	r2, [r3, #112]	; 0x70
 8008488:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800848a:	f042 0201 	orr.w	r2, r2, #1
 800848e:	671a      	str	r2, [r3, #112]	; 0x70
 8008490:	e693      	b.n	80081ba <HAL_RCC_OscConfig+0x2ee>
 8008492:	bf00      	nop
 8008494:	58024400 	.word	0x58024400

08008498 <HAL_RCC_MCOConfig>:
{
 8008498:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800849c:	460d      	mov	r5, r1
 800849e:	b088      	sub	sp, #32
 80084a0:	4614      	mov	r4, r2
  if(RCC_MCOx == RCC_MCO1)
 80084a2:	bb28      	cbnz	r0, 80084f0 <HAL_RCC_MCOConfig+0x58>
    MCO1_CLK_ENABLE();
 80084a4:	4e27      	ldr	r6, [pc, #156]	; (8008544 <HAL_RCC_MCOConfig+0xac>)
 80084a6:	4603      	mov	r3, r0
    GPIO_InitStruct.Pin = MCO1_PIN;
 80084a8:	f44f 7880 	mov.w	r8, #256	; 0x100
 80084ac:	f04f 0902 	mov.w	r9, #2
    MCO1_CLK_ENABLE();
 80084b0:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80084b4:	a902      	add	r1, sp, #8
 80084b6:	4824      	ldr	r0, [pc, #144]	; (8008548 <HAL_RCC_MCOConfig+0xb0>)
    MCO1_CLK_ENABLE();
 80084b8:	f042 0201 	orr.w	r2, r2, #1
 80084bc:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 80084c0:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80084c4:	9306      	str	r3, [sp, #24]
    MCO1_CLK_ENABLE();
 80084c6:	f002 0201 	and.w	r2, r2, #1
 80084ca:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 80084cc:	2200      	movs	r2, #0
    MCO1_CLK_ENABLE();
 80084ce:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 80084d0:	2303      	movs	r3, #3
 80084d2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80084d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80084da:	f7fe fcfd 	bl	8006ed8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80084de:	6932      	ldr	r2, [r6, #16]
 80084e0:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 80084e4:	432a      	orrs	r2, r5
 80084e6:	4322      	orrs	r2, r4
 80084e8:	6132      	str	r2, [r6, #16]
}
 80084ea:	b008      	add	sp, #32
 80084ec:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    MCO2_CLK_ENABLE();
 80084f0:	4e14      	ldr	r6, [pc, #80]	; (8008544 <HAL_RCC_MCOConfig+0xac>)
    GPIO_InitStruct.Pin = MCO2_PIN;
 80084f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80084f6:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80084f8:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 80084fa:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO2_PIN;
 80084fe:	f04f 0800 	mov.w	r8, #0
 8008502:	f04f 0903 	mov.w	r9, #3
    MCO2_CLK_ENABLE();
 8008506:	f043 0304 	orr.w	r3, r3, #4
 800850a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800850e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008512:	9206      	str	r2, [sp, #24]
    MCO2_CLK_ENABLE();
 8008514:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008518:	e9cd 0102 	strd	r0, r1, [sp, #8]
    MCO2_CLK_ENABLE();
 800851c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800851e:	a902      	add	r1, sp, #8
 8008520:	480a      	ldr	r0, [pc, #40]	; (800854c <HAL_RCC_MCOConfig+0xb4>)
    MCO2_CLK_ENABLE();
 8008522:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008524:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008528:	f7fe fcd6 	bl	8006ed8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800852c:	6933      	ldr	r3, [r6, #16]
 800852e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8008532:	ea43 0105 	orr.w	r1, r3, r5
 8008536:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800853a:	6131      	str	r1, [r6, #16]
}
 800853c:	b008      	add	sp, #32
 800853e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008542:	bf00      	nop
 8008544:	58024400 	.word	0x58024400
 8008548:	58020000 	.word	0x58020000
 800854c:	58020800 	.word	0x58020800

08008550 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008550:	4a47      	ldr	r2, [pc, #284]	; (8008670 <HAL_RCC_GetSysClockFreq+0x120>)
 8008552:	6913      	ldr	r3, [r2, #16]
 8008554:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008558:	2b10      	cmp	r3, #16
 800855a:	d004      	beq.n	8008566 <HAL_RCC_GetSysClockFreq+0x16>
 800855c:	2b18      	cmp	r3, #24
 800855e:	d00d      	beq.n	800857c <HAL_RCC_GetSysClockFreq+0x2c>
 8008560:	b11b      	cbz	r3, 800856a <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8008562:	4844      	ldr	r0, [pc, #272]	; (8008674 <HAL_RCC_GetSysClockFreq+0x124>)
 8008564:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008566:	4844      	ldr	r0, [pc, #272]	; (8008678 <HAL_RCC_GetSysClockFreq+0x128>)
 8008568:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800856a:	6813      	ldr	r3, [r2, #0]
 800856c:	0699      	lsls	r1, r3, #26
 800856e:	d54a      	bpl.n	8008606 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008570:	6813      	ldr	r3, [r2, #0]
 8008572:	4842      	ldr	r0, [pc, #264]	; (800867c <HAL_RCC_GetSysClockFreq+0x12c>)
 8008574:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008578:	40d8      	lsrs	r0, r3
 800857a:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800857c:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800857e:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008580:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008582:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    if (pllm != 0U)
 8008584:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008588:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800858c:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 800858e:	d038      	beq.n	8008602 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008590:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008594:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008598:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800859c:	fb01 f105 	mul.w	r1, r1, r5
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	ee07 1a90 	vmov	s15, r1
 80085a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 80085aa:	d002      	beq.n	80085b2 <HAL_RCC_GetSysClockFreq+0x62>
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d02c      	beq.n	800860a <HAL_RCC_GetSysClockFreq+0xba>
 80085b0:	b393      	cbz	r3, 8008618 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80085b2:	ee07 0a90 	vmov	s15, r0
 80085b6:	eddf 6a32 	vldr	s13, [pc, #200]	; 8008680 <HAL_RCC_GetSysClockFreq+0x130>
 80085ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085be:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80085c0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80085c4:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8008684 <HAL_RCC_GetSysClockFreq+0x134>
 80085c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085cc:	ee06 3a90 	vmov	s13, r3
 80085d0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80085d4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80085d8:	ee76 6a85 	vadd.f32	s13, s13, s10
 80085dc:	eee7 6a25 	vfma.f32	s13, s14, s11
 80085e0:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80085e4:	4b22      	ldr	r3, [pc, #136]	; (8008670 <HAL_RCC_GetSysClockFreq+0x120>)
 80085e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80085ec:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80085ee:	ee07 3a90 	vmov	s15, r3
 80085f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80085f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085fe:	ee17 0a90 	vmov	r0, s15
}
 8008602:	bc30      	pop	{r4, r5}
 8008604:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008606:	481d      	ldr	r0, [pc, #116]	; (800867c <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8008608:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800860a:	ee07 0a90 	vmov	s15, r0
 800860e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8008688 <HAL_RCC_GetSysClockFreq+0x138>
 8008612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008616:	e7d2      	b.n	80085be <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008618:	6813      	ldr	r3, [r2, #0]
 800861a:	069b      	lsls	r3, r3, #26
 800861c:	d520      	bpl.n	8008660 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800861e:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008620:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008624:	4915      	ldr	r1, [pc, #84]	; (800867c <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008626:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800862a:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800862e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008632:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008634:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008636:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008684 <HAL_RCC_GetSysClockFreq+0x134>
 800863a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800863e:	ee06 1a10 	vmov	s12, r1
 8008642:	ee06 3a90 	vmov	s13, r3
 8008646:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 800864a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800864e:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008652:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008656:	eee7 6a05 	vfma.f32	s13, s14, s10
 800865a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800865e:	e7c1      	b.n	80085e4 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008660:	ee07 0a90 	vmov	s15, r0
 8008664:	eddf 6a09 	vldr	s13, [pc, #36]	; 800868c <HAL_RCC_GetSysClockFreq+0x13c>
 8008668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800866c:	e7a7      	b.n	80085be <HAL_RCC_GetSysClockFreq+0x6e>
 800866e:	bf00      	nop
 8008670:	58024400 	.word	0x58024400
 8008674:	003d0900 	.word	0x003d0900
 8008678:	017d7840 	.word	0x017d7840
 800867c:	03d09000 	.word	0x03d09000
 8008680:	4a742400 	.word	0x4a742400
 8008684:	39000000 	.word	0x39000000
 8008688:	4bbebc20 	.word	0x4bbebc20
 800868c:	4c742400 	.word	0x4c742400

08008690 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8008690:	2800      	cmp	r0, #0
 8008692:	f000 810e 	beq.w	80088b2 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008696:	4a8d      	ldr	r2, [pc, #564]	; (80088cc <HAL_RCC_ClockConfig+0x23c>)
 8008698:	6813      	ldr	r3, [r2, #0]
 800869a:	f003 030f 	and.w	r3, r3, #15
 800869e:	428b      	cmp	r3, r1
{
 80086a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a4:	4604      	mov	r4, r0
 80086a6:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80086a8:	d20c      	bcs.n	80086c4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086aa:	6813      	ldr	r3, [r2, #0]
 80086ac:	f023 030f 	bic.w	r3, r3, #15
 80086b0:	430b      	orrs	r3, r1
 80086b2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086b4:	6813      	ldr	r3, [r2, #0]
 80086b6:	f003 030f 	and.w	r3, r3, #15
 80086ba:	428b      	cmp	r3, r1
 80086bc:	d002      	beq.n	80086c4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80086be:	2001      	movs	r0, #1
}
 80086c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	075f      	lsls	r7, r3, #29
 80086c8:	d50b      	bpl.n	80086e2 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80086ca:	4981      	ldr	r1, [pc, #516]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 80086cc:	6920      	ldr	r0, [r4, #16]
 80086ce:	698a      	ldr	r2, [r1, #24]
 80086d0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80086d4:	4290      	cmp	r0, r2
 80086d6:	d904      	bls.n	80086e2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80086d8:	698a      	ldr	r2, [r1, #24]
 80086da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80086de:	4302      	orrs	r2, r0
 80086e0:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086e2:	071e      	lsls	r6, r3, #28
 80086e4:	d50b      	bpl.n	80086fe <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80086e6:	497a      	ldr	r1, [pc, #488]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 80086e8:	6960      	ldr	r0, [r4, #20]
 80086ea:	69ca      	ldr	r2, [r1, #28]
 80086ec:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80086f0:	4290      	cmp	r0, r2
 80086f2:	d904      	bls.n	80086fe <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80086f4:	69ca      	ldr	r2, [r1, #28]
 80086f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80086fa:	4302      	orrs	r2, r0
 80086fc:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086fe:	06d8      	lsls	r0, r3, #27
 8008700:	d50b      	bpl.n	800871a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008702:	4973      	ldr	r1, [pc, #460]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 8008704:	69a0      	ldr	r0, [r4, #24]
 8008706:	69ca      	ldr	r2, [r1, #28]
 8008708:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800870c:	4290      	cmp	r0, r2
 800870e:	d904      	bls.n	800871a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008710:	69ca      	ldr	r2, [r1, #28]
 8008712:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008716:	4302      	orrs	r2, r0
 8008718:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800871a:	0699      	lsls	r1, r3, #26
 800871c:	d50b      	bpl.n	8008736 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800871e:	496c      	ldr	r1, [pc, #432]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 8008720:	69e0      	ldr	r0, [r4, #28]
 8008722:	6a0a      	ldr	r2, [r1, #32]
 8008724:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008728:	4290      	cmp	r0, r2
 800872a:	d904      	bls.n	8008736 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800872c:	6a0a      	ldr	r2, [r1, #32]
 800872e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008732:	4302      	orrs	r2, r0
 8008734:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008736:	079a      	lsls	r2, r3, #30
 8008738:	f140 80ad 	bpl.w	8008896 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800873c:	4864      	ldr	r0, [pc, #400]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 800873e:	68e1      	ldr	r1, [r4, #12]
 8008740:	6982      	ldr	r2, [r0, #24]
 8008742:	f002 020f 	and.w	r2, r2, #15
 8008746:	4291      	cmp	r1, r2
 8008748:	d904      	bls.n	8008754 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800874a:	6982      	ldr	r2, [r0, #24]
 800874c:	f022 020f 	bic.w	r2, r2, #15
 8008750:	430a      	orrs	r2, r1
 8008752:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008754:	07d8      	lsls	r0, r3, #31
 8008756:	d531      	bpl.n	80087bc <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008758:	4a5d      	ldr	r2, [pc, #372]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 800875a:	68a1      	ldr	r1, [r4, #8]
 800875c:	6993      	ldr	r3, [r2, #24]
 800875e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008762:	430b      	orrs	r3, r1
 8008764:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008766:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008768:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800876a:	2902      	cmp	r1, #2
 800876c:	f000 80a3 	beq.w	80088b6 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008770:	2903      	cmp	r1, #3
 8008772:	f000 809a 	beq.w	80088aa <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008776:	2901      	cmp	r1, #1
 8008778:	f000 80a3 	beq.w	80088c2 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800877c:	0758      	lsls	r0, r3, #29
 800877e:	d59e      	bpl.n	80086be <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008780:	4a53      	ldr	r2, [pc, #332]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008782:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008786:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008788:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800878a:	f023 0307 	bic.w	r3, r3, #7
 800878e:	430b      	orrs	r3, r1
 8008790:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 8008792:	f7fb fcf7 	bl	8004184 <HAL_GetTick>
 8008796:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008798:	e005      	b.n	80087a6 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800879a:	f7fb fcf3 	bl	8004184 <HAL_GetTick>
 800879e:	1b80      	subs	r0, r0, r6
 80087a0:	4540      	cmp	r0, r8
 80087a2:	f200 808c 	bhi.w	80088be <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	6862      	ldr	r2, [r4, #4]
 80087aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80087ae:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80087b2:	d1f2      	bne.n	800879a <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087b4:	6823      	ldr	r3, [r4, #0]
 80087b6:	0799      	lsls	r1, r3, #30
 80087b8:	d506      	bpl.n	80087c8 <HAL_RCC_ClockConfig+0x138>
 80087ba:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80087bc:	4844      	ldr	r0, [pc, #272]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 80087be:	6982      	ldr	r2, [r0, #24]
 80087c0:	f002 020f 	and.w	r2, r2, #15
 80087c4:	428a      	cmp	r2, r1
 80087c6:	d86a      	bhi.n	800889e <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80087c8:	4940      	ldr	r1, [pc, #256]	; (80088cc <HAL_RCC_ClockConfig+0x23c>)
 80087ca:	680a      	ldr	r2, [r1, #0]
 80087cc:	f002 020f 	and.w	r2, r2, #15
 80087d0:	42aa      	cmp	r2, r5
 80087d2:	d90a      	bls.n	80087ea <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087d4:	680a      	ldr	r2, [r1, #0]
 80087d6:	f022 020f 	bic.w	r2, r2, #15
 80087da:	432a      	orrs	r2, r5
 80087dc:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087de:	680a      	ldr	r2, [r1, #0]
 80087e0:	f002 020f 	and.w	r2, r2, #15
 80087e4:	42aa      	cmp	r2, r5
 80087e6:	f47f af6a 	bne.w	80086be <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80087ea:	075a      	lsls	r2, r3, #29
 80087ec:	d50b      	bpl.n	8008806 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80087ee:	4938      	ldr	r1, [pc, #224]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 80087f0:	6920      	ldr	r0, [r4, #16]
 80087f2:	698a      	ldr	r2, [r1, #24]
 80087f4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80087f8:	4290      	cmp	r0, r2
 80087fa:	d204      	bcs.n	8008806 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80087fc:	698a      	ldr	r2, [r1, #24]
 80087fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008802:	4302      	orrs	r2, r0
 8008804:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008806:	071f      	lsls	r7, r3, #28
 8008808:	d50b      	bpl.n	8008822 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800880a:	4931      	ldr	r1, [pc, #196]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 800880c:	6960      	ldr	r0, [r4, #20]
 800880e:	69ca      	ldr	r2, [r1, #28]
 8008810:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008814:	4290      	cmp	r0, r2
 8008816:	d204      	bcs.n	8008822 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008818:	69ca      	ldr	r2, [r1, #28]
 800881a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800881e:	4302      	orrs	r2, r0
 8008820:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008822:	06de      	lsls	r6, r3, #27
 8008824:	d50b      	bpl.n	800883e <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008826:	492a      	ldr	r1, [pc, #168]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 8008828:	69a0      	ldr	r0, [r4, #24]
 800882a:	69ca      	ldr	r2, [r1, #28]
 800882c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8008830:	4290      	cmp	r0, r2
 8008832:	d204      	bcs.n	800883e <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008834:	69ca      	ldr	r2, [r1, #28]
 8008836:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800883a:	4302      	orrs	r2, r0
 800883c:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800883e:	069d      	lsls	r5, r3, #26
 8008840:	d50b      	bpl.n	800885a <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008842:	4a23      	ldr	r2, [pc, #140]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 8008844:	69e1      	ldr	r1, [r4, #28]
 8008846:	6a13      	ldr	r3, [r2, #32]
 8008848:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800884c:	4299      	cmp	r1, r3
 800884e:	d204      	bcs.n	800885a <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008850:	6a13      	ldr	r3, [r2, #32]
 8008852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008856:	430b      	orrs	r3, r1
 8008858:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800885a:	f7ff fe79 	bl	8008550 <HAL_RCC_GetSysClockFreq>
 800885e:	4b1c      	ldr	r3, [pc, #112]	; (80088d0 <HAL_RCC_ClockConfig+0x240>)
 8008860:	4602      	mov	r2, r0
 8008862:	481c      	ldr	r0, [pc, #112]	; (80088d4 <HAL_RCC_ClockConfig+0x244>)
 8008864:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008866:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008868:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 800886c:	4d1a      	ldr	r5, [pc, #104]	; (80088d8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800886e:	f003 030f 	and.w	r3, r3, #15
 8008872:	4c1a      	ldr	r4, [pc, #104]	; (80088dc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008874:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008876:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008878:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 800887c:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800887e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8008882:	4d17      	ldr	r5, [pc, #92]	; (80088e0 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008884:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008886:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 800888a:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800888c:	6023      	str	r3, [r4, #0]
}
 800888e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8008892:	f7fb bc15 	b.w	80040c0 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008896:	07da      	lsls	r2, r3, #31
 8008898:	f53f af5e 	bmi.w	8008758 <HAL_RCC_ClockConfig+0xc8>
 800889c:	e794      	b.n	80087c8 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800889e:	6982      	ldr	r2, [r0, #24]
 80088a0:	f022 020f 	bic.w	r2, r2, #15
 80088a4:	4311      	orrs	r1, r2
 80088a6:	6181      	str	r1, [r0, #24]
 80088a8:	e78e      	b.n	80087c8 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80088aa:	019f      	lsls	r7, r3, #6
 80088ac:	f53f af68 	bmi.w	8008780 <HAL_RCC_ClockConfig+0xf0>
 80088b0:	e705      	b.n	80086be <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80088b2:	2001      	movs	r0, #1
}
 80088b4:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80088b6:	039b      	lsls	r3, r3, #14
 80088b8:	f53f af62 	bmi.w	8008780 <HAL_RCC_ClockConfig+0xf0>
 80088bc:	e6ff      	b.n	80086be <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 80088be:	2003      	movs	r0, #3
 80088c0:	e6fe      	b.n	80086c0 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80088c2:	05de      	lsls	r6, r3, #23
 80088c4:	f53f af5c 	bmi.w	8008780 <HAL_RCC_ClockConfig+0xf0>
 80088c8:	e6f9      	b.n	80086be <HAL_RCC_ClockConfig+0x2e>
 80088ca:	bf00      	nop
 80088cc:	52002000 	.word	0x52002000
 80088d0:	58024400 	.word	0x58024400
 80088d4:	08018664 	.word	0x08018664
 80088d8:	240001f8 	.word	0x240001f8
 80088dc:	240001f0 	.word	0x240001f0
 80088e0:	240001ec 	.word	0x240001ec

080088e4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80088e4:	4a18      	ldr	r2, [pc, #96]	; (8008948 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088e6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80088e8:	6913      	ldr	r3, [r2, #16]
 80088ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80088ee:	2b10      	cmp	r3, #16
 80088f0:	d01a      	beq.n	8008928 <HAL_RCC_GetHCLKFreq+0x44>
 80088f2:	2b18      	cmp	r3, #24
 80088f4:	d023      	beq.n	800893e <HAL_RCC_GetHCLKFreq+0x5a>
 80088f6:	b1cb      	cbz	r3, 800892c <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 80088f8:	4814      	ldr	r0, [pc, #80]	; (800894c <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80088fa:	4b13      	ldr	r3, [pc, #76]	; (8008948 <HAL_RCC_GetHCLKFreq+0x64>)
 80088fc:	4914      	ldr	r1, [pc, #80]	; (8008950 <HAL_RCC_GetHCLKFreq+0x6c>)
 80088fe:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008900:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008902:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008906:	4c13      	ldr	r4, [pc, #76]	; (8008954 <HAL_RCC_GetHCLKFreq+0x70>)
 8008908:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800890c:	4d12      	ldr	r5, [pc, #72]	; (8008958 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800890e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008910:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008912:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008916:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800891a:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800891e:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 8008922:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008924:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008926:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008928:	480c      	ldr	r0, [pc, #48]	; (800895c <HAL_RCC_GetHCLKFreq+0x78>)
 800892a:	e7e6      	b.n	80088fa <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800892c:	6813      	ldr	r3, [r2, #0]
 800892e:	069b      	lsls	r3, r3, #26
 8008930:	d508      	bpl.n	8008944 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008932:	6812      	ldr	r2, [r2, #0]
 8008934:	480a      	ldr	r0, [pc, #40]	; (8008960 <HAL_RCC_GetHCLKFreq+0x7c>)
 8008936:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800893a:	40d0      	lsrs	r0, r2
 800893c:	e7dd      	b.n	80088fa <HAL_RCC_GetHCLKFreq+0x16>
 800893e:	f7ff fa41 	bl	8007dc4 <HAL_RCC_GetSysClockFreq.part.0>
 8008942:	e7da      	b.n	80088fa <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008944:	4806      	ldr	r0, [pc, #24]	; (8008960 <HAL_RCC_GetHCLKFreq+0x7c>)
 8008946:	e7d8      	b.n	80088fa <HAL_RCC_GetHCLKFreq+0x16>
 8008948:	58024400 	.word	0x58024400
 800894c:	003d0900 	.word	0x003d0900
 8008950:	08018664 	.word	0x08018664
 8008954:	240001f0 	.word	0x240001f0
 8008958:	240001ec 	.word	0x240001ec
 800895c:	017d7840 	.word	0x017d7840
 8008960:	03d09000 	.word	0x03d09000

08008964 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008964:	4a1c      	ldr	r2, [pc, #112]	; (80089d8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008966:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008968:	6913      	ldr	r3, [r2, #16]
 800896a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800896e:	2b10      	cmp	r3, #16
 8008970:	d021      	beq.n	80089b6 <HAL_RCC_GetPCLK1Freq+0x52>
 8008972:	2b18      	cmp	r3, #24
 8008974:	d02a      	beq.n	80089cc <HAL_RCC_GetPCLK1Freq+0x68>
 8008976:	b303      	cbz	r3, 80089ba <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008978:	4818      	ldr	r0, [pc, #96]	; (80089dc <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800897a:	4a17      	ldr	r2, [pc, #92]	; (80089d8 <HAL_RCC_GetPCLK1Freq+0x74>)
 800897c:	4918      	ldr	r1, [pc, #96]	; (80089e0 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800897e:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008980:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008982:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8008986:	4d17      	ldr	r5, [pc, #92]	; (80089e4 <HAL_RCC_GetPCLK1Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008988:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800898c:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800898e:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008990:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008994:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008998:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800899a:	4c13      	ldr	r4, [pc, #76]	; (80089e8 <HAL_RCC_GetPCLK1Freq+0x84>)
 800899c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80089a0:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089a2:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80089a4:	69d2      	ldr	r2, [r2, #28]
 80089a6:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80089aa:	5c88      	ldrb	r0, [r1, r2]
 80089ac:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80089b0:	fa23 f000 	lsr.w	r0, r3, r0
 80089b4:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089b6:	480d      	ldr	r0, [pc, #52]	; (80089ec <HAL_RCC_GetPCLK1Freq+0x88>)
 80089b8:	e7df      	b.n	800897a <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089ba:	6813      	ldr	r3, [r2, #0]
 80089bc:	069b      	lsls	r3, r3, #26
 80089be:	d508      	bpl.n	80089d2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80089c0:	6813      	ldr	r3, [r2, #0]
 80089c2:	480b      	ldr	r0, [pc, #44]	; (80089f0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80089c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80089c8:	40d8      	lsrs	r0, r3
 80089ca:	e7d6      	b.n	800897a <HAL_RCC_GetPCLK1Freq+0x16>
 80089cc:	f7ff f9fa 	bl	8007dc4 <HAL_RCC_GetSysClockFreq.part.0>
 80089d0:	e7d3      	b.n	800897a <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80089d2:	4807      	ldr	r0, [pc, #28]	; (80089f0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80089d4:	e7d1      	b.n	800897a <HAL_RCC_GetPCLK1Freq+0x16>
 80089d6:	bf00      	nop
 80089d8:	58024400 	.word	0x58024400
 80089dc:	003d0900 	.word	0x003d0900
 80089e0:	08018664 	.word	0x08018664
 80089e4:	240001ec 	.word	0x240001ec
 80089e8:	240001f0 	.word	0x240001f0
 80089ec:	017d7840 	.word	0x017d7840
 80089f0:	03d09000 	.word	0x03d09000

080089f4 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089f4:	4a1c      	ldr	r2, [pc, #112]	; (8008a68 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80089f6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089f8:	6913      	ldr	r3, [r2, #16]
 80089fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089fe:	2b10      	cmp	r3, #16
 8008a00:	d021      	beq.n	8008a46 <HAL_RCC_GetPCLK2Freq+0x52>
 8008a02:	2b18      	cmp	r3, #24
 8008a04:	d02a      	beq.n	8008a5c <HAL_RCC_GetPCLK2Freq+0x68>
 8008a06:	b303      	cbz	r3, 8008a4a <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008a08:	4818      	ldr	r0, [pc, #96]	; (8008a6c <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a0a:	4a17      	ldr	r2, [pc, #92]	; (8008a68 <HAL_RCC_GetPCLK2Freq+0x74>)
 8008a0c:	4918      	ldr	r1, [pc, #96]	; (8008a70 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8008a0e:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a10:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a12:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8008a16:	4d17      	ldr	r5, [pc, #92]	; (8008a74 <HAL_RCC_GetPCLK2Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a18:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a1c:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a1e:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a20:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a24:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a28:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a2a:	4c13      	ldr	r4, [pc, #76]	; (8008a78 <HAL_RCC_GetPCLK2Freq+0x84>)
 8008a2c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8008a30:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a32:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008a34:	69d2      	ldr	r2, [r2, #28]
 8008a36:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8008a3a:	5c88      	ldrb	r0, [r1, r2]
 8008a3c:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008a40:	fa23 f000 	lsr.w	r0, r3, r0
 8008a44:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a46:	480d      	ldr	r0, [pc, #52]	; (8008a7c <HAL_RCC_GetPCLK2Freq+0x88>)
 8008a48:	e7df      	b.n	8008a0a <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a4a:	6813      	ldr	r3, [r2, #0]
 8008a4c:	069b      	lsls	r3, r3, #26
 8008a4e:	d508      	bpl.n	8008a62 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008a50:	6813      	ldr	r3, [r2, #0]
 8008a52:	480b      	ldr	r0, [pc, #44]	; (8008a80 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008a54:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008a58:	40d8      	lsrs	r0, r3
 8008a5a:	e7d6      	b.n	8008a0a <HAL_RCC_GetPCLK2Freq+0x16>
 8008a5c:	f7ff f9b2 	bl	8007dc4 <HAL_RCC_GetSysClockFreq.part.0>
 8008a60:	e7d3      	b.n	8008a0a <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008a62:	4807      	ldr	r0, [pc, #28]	; (8008a80 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008a64:	e7d1      	b.n	8008a0a <HAL_RCC_GetPCLK2Freq+0x16>
 8008a66:	bf00      	nop
 8008a68:	58024400 	.word	0x58024400
 8008a6c:	003d0900 	.word	0x003d0900
 8008a70:	08018664 	.word	0x08018664
 8008a74:	240001ec 	.word	0x240001ec
 8008a78:	240001f0 	.word	0x240001f0
 8008a7c:	017d7840 	.word	0x017d7840
 8008a80:	03d09000 	.word	0x03d09000

08008a84 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008a84:	4a3b      	ldr	r2, [pc, #236]	; (8008b74 <RCCEx_PLL2_Config+0xf0>)
{
 8008a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008a88:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008a8a:	f003 0303 	and.w	r3, r3, #3
 8008a8e:	2b03      	cmp	r3, #3
 8008a90:	d069      	beq.n	8008b66 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008a92:	6813      	ldr	r3, [r2, #0]
 8008a94:	4606      	mov	r6, r0
 8008a96:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a98:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8008a9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a9e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008aa0:	f7fb fb70 	bl	8004184 <HAL_GetTick>
 8008aa4:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008aa6:	e004      	b.n	8008ab2 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008aa8:	f7fb fb6c 	bl	8004184 <HAL_GetTick>
 8008aac:	1b43      	subs	r3, r0, r5
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d857      	bhi.n	8008b62 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	011a      	lsls	r2, r3, #4
 8008ab6:	d4f7      	bmi.n	8008aa8 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008ab8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008aba:	6832      	ldr	r2, [r6, #0]
 8008abc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008ac0:	492d      	ldr	r1, [pc, #180]	; (8008b78 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008ac2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008ac6:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ac8:	6875      	ldr	r5, [r6, #4]
 8008aca:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008ace:	3d01      	subs	r5, #1
 8008ad0:	1e50      	subs	r0, r2, #1
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	6932      	ldr	r2, [r6, #16]
 8008ad6:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008ada:	025b      	lsls	r3, r3, #9
 8008adc:	0400      	lsls	r0, r0, #16
 8008ade:	3a01      	subs	r2, #1
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008ae6:	0612      	lsls	r2, r2, #24
 8008ae8:	4303      	orrs	r3, r0
 8008aea:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008aee:	432b      	orrs	r3, r5
 8008af0:	4313      	orrs	r3, r2
 8008af2:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008af4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008af6:	6972      	ldr	r2, [r6, #20]
 8008af8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008afc:	4313      	orrs	r3, r2
 8008afe:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008b00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008b02:	69b2      	ldr	r2, [r6, #24]
 8008b04:	f023 0320 	bic.w	r3, r3, #32
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008b0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008b0e:	f023 0310 	bic.w	r3, r3, #16
 8008b12:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008b14:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008b16:	69f3      	ldr	r3, [r6, #28]
 8008b18:	4011      	ands	r1, r2
 8008b1a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008b1e:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008b20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008b22:	f043 0310 	orr.w	r3, r3, #16
 8008b26:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008b28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008b2a:	b1f7      	cbz	r7, 8008b6a <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008b2c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008b2e:	bf0c      	ite	eq
 8008b30:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008b34:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8008b38:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008b3a:	4b0e      	ldr	r3, [pc, #56]	; (8008b74 <RCCEx_PLL2_Config+0xf0>)
 8008b3c:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008b3e:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 8008b40:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008b44:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008b46:	f7fb fb1d 	bl	8004184 <HAL_GetTick>
 8008b4a:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008b4c:	e004      	b.n	8008b58 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008b4e:	f7fb fb19 	bl	8004184 <HAL_GetTick>
 8008b52:	1b00      	subs	r0, r0, r4
 8008b54:	2802      	cmp	r0, #2
 8008b56:	d804      	bhi.n	8008b62 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	011b      	lsls	r3, r3, #4
 8008b5c:	d5f7      	bpl.n	8008b4e <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8008b5e:	2000      	movs	r0, #0
}
 8008b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008b62:	2003      	movs	r0, #3
}
 8008b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008b66:	2001      	movs	r0, #1
}
 8008b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008b6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b6e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b70:	e7e3      	b.n	8008b3a <RCCEx_PLL2_Config+0xb6>
 8008b72:	bf00      	nop
 8008b74:	58024400 	.word	0x58024400
 8008b78:	ffff0007 	.word	0xffff0007

08008b7c <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b7c:	4a3b      	ldr	r2, [pc, #236]	; (8008c6c <RCCEx_PLL3_Config+0xf0>)
{
 8008b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b80:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008b82:	f003 0303 	and.w	r3, r3, #3
 8008b86:	2b03      	cmp	r3, #3
 8008b88:	d069      	beq.n	8008c5e <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008b8a:	6813      	ldr	r3, [r2, #0]
 8008b8c:	4606      	mov	r6, r0
 8008b8e:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b90:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8008b92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b96:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008b98:	f7fb faf4 	bl	8004184 <HAL_GetTick>
 8008b9c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b9e:	e004      	b.n	8008baa <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008ba0:	f7fb faf0 	bl	8004184 <HAL_GetTick>
 8008ba4:	1b43      	subs	r3, r0, r5
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d857      	bhi.n	8008c5a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	009a      	lsls	r2, r3, #2
 8008bae:	d4f7      	bmi.n	8008ba0 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008bb0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008bb2:	6832      	ldr	r2, [r6, #0]
 8008bb4:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008bb8:	492d      	ldr	r1, [pc, #180]	; (8008c70 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008bba:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8008bbe:	62a3      	str	r3, [r4, #40]	; 0x28
 8008bc0:	6875      	ldr	r5, [r6, #4]
 8008bc2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008bc6:	3d01      	subs	r5, #1
 8008bc8:	1e50      	subs	r0, r2, #1
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	6932      	ldr	r2, [r6, #16]
 8008bce:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008bd2:	025b      	lsls	r3, r3, #9
 8008bd4:	0400      	lsls	r0, r0, #16
 8008bd6:	3a01      	subs	r2, #1
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008bde:	0612      	lsls	r2, r2, #24
 8008be0:	4303      	orrs	r3, r0
 8008be2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008be6:	432b      	orrs	r3, r5
 8008be8:	4313      	orrs	r3, r2
 8008bea:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008bec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008bee:	6972      	ldr	r2, [r6, #20]
 8008bf0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008bf8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008bfa:	69b2      	ldr	r2, [r6, #24]
 8008bfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c00:	4313      	orrs	r3, r2
 8008c02:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008c04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c0a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008c0c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008c0e:	69f3      	ldr	r3, [r6, #28]
 8008c10:	4011      	ands	r1, r2
 8008c12:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008c16:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008c18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c1e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008c20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008c22:	b1f7      	cbz	r7, 8008c62 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008c24:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008c26:	bf0c      	ite	eq
 8008c28:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008c2c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008c30:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008c32:	4b0e      	ldr	r3, [pc, #56]	; (8008c6c <RCCEx_PLL3_Config+0xf0>)
 8008c34:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c36:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 8008c38:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008c3c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008c3e:	f7fb faa1 	bl	8004184 <HAL_GetTick>
 8008c42:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c44:	e004      	b.n	8008c50 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008c46:	f7fb fa9d 	bl	8004184 <HAL_GetTick>
 8008c4a:	1b00      	subs	r0, r0, r4
 8008c4c:	2802      	cmp	r0, #2
 8008c4e:	d804      	bhi.n	8008c5a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c50:	682b      	ldr	r3, [r5, #0]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	d5f7      	bpl.n	8008c46 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8008c56:	2000      	movs	r0, #0
}
 8008c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008c5a:	2003      	movs	r0, #3
}
 8008c5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008c5e:	2001      	movs	r0, #1
}
 8008c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008c62:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008c66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c68:	e7e3      	b.n	8008c32 <RCCEx_PLL3_Config+0xb6>
 8008c6a:	bf00      	nop
 8008c6c:	58024400 	.word	0x58024400
 8008c70:	ffff0007 	.word	0xffff0007

08008c74 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008c78:	6803      	ldr	r3, [r0, #0]
{
 8008c7a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008c7c:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008c80:	d01c      	beq.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008c82:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8008c84:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008c88:	f000 84ba 	beq.w	8009600 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008c8c:	d823      	bhi.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008c8e:	2a00      	cmp	r2, #0
 8008c90:	f000 83dc 	beq.w	800944c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8008c94:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008c98:	d120      	bne.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008c9a:	2102      	movs	r1, #2
 8008c9c:	3004      	adds	r0, #4
 8008c9e:	f7ff fef1 	bl	8008a84 <RCCEx_PLL2_Config>
 8008ca2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008ca4:	2e00      	cmp	r6, #0
 8008ca6:	f040 849f 	bne.w	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8008caa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cac:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008cae:	48ab      	ldr	r0, [pc, #684]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008cb0:	2600      	movs	r6, #0
 8008cb2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008cb4:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008cbc:	05dd      	lsls	r5, r3, #23
 8008cbe:	d511      	bpl.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008cc0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008cc2:	2a04      	cmp	r2, #4
 8008cc4:	f200 851c 	bhi.w	8009700 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 8008cc8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008ccc:	0476046f 	.word	0x0476046f
 8008cd0:	02d40486 	.word	0x02d40486
 8008cd4:	02d4      	.short	0x02d4
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008cd6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008cda:	d0e8      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008cdc:	05dd      	lsls	r5, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008cde:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008ce2:	d4ed      	bmi.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008ce4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008ce6:	0598      	lsls	r0, r3, #22
 8008ce8:	d51b      	bpl.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 8008cea:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008cec:	2a80      	cmp	r2, #128	; 0x80
 8008cee:	f000 8453 	beq.w	8009598 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008cf2:	f200 80ec 	bhi.w	8008ece <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8008cf6:	2a00      	cmp	r2, #0
 8008cf8:	f000 83a2 	beq.w	8009440 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008cfc:	2a40      	cmp	r2, #64	; 0x40
 8008cfe:	f040 80ed 	bne.w	8008edc <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d02:	2100      	movs	r1, #0
 8008d04:	1d20      	adds	r0, r4, #4
 8008d06:	f7ff febd 	bl	8008a84 <RCCEx_PLL2_Config>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d0e:	2d00      	cmp	r5, #0
 8008d10:	f040 8386 	bne.w	8009420 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008d14:	4991      	ldr	r1, [pc, #580]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d18:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008d1a:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8008d1e:	4302      	orrs	r2, r0
 8008d20:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008d22:	0559      	lsls	r1, r3, #21
 8008d24:	d51f      	bpl.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008d26:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8008d2a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008d2e:	f000 844a 	beq.w	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008d32:	f200 80d6 	bhi.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008d36:	2a00      	cmp	r2, #0
 8008d38:	f000 837c 	beq.w	8009434 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8008d3c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008d40:	f040 80d7 	bne.w	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d44:	2100      	movs	r1, #0
 8008d46:	1d20      	adds	r0, r4, #4
 8008d48:	f7ff fe9c 	bl	8008a84 <RCCEx_PLL2_Config>
 8008d4c:	6823      	ldr	r3, [r4, #0]
 8008d4e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d50:	2d00      	cmp	r5, #0
 8008d52:	f040 8367 	bne.w	8009424 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008d56:	4981      	ldr	r1, [pc, #516]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008d58:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008d5c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d5e:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008d62:	4302      	orrs	r2, r0
 8008d64:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008d66:	051a      	lsls	r2, r3, #20
 8008d68:	d51f      	bpl.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008d6a:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8008d6e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008d72:	f000 843c 	beq.w	80095ee <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8008d76:	f200 80bf 	bhi.w	8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8008d7a:	2a00      	cmp	r2, #0
 8008d7c:	f000 836c 	beq.w	8009458 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8008d80:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008d84:	f040 80c0 	bne.w	8008f08 <HAL_RCCEx_PeriphCLKConfig+0x294>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d88:	2100      	movs	r1, #0
 8008d8a:	1d20      	adds	r0, r4, #4
 8008d8c:	f7ff fe7a 	bl	8008a84 <RCCEx_PLL2_Config>
 8008d90:	6823      	ldr	r3, [r4, #0]
 8008d92:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d94:	2d00      	cmp	r5, #0
 8008d96:	f040 833f 	bne.w	8009418 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008d9a:	4970      	ldr	r1, [pc, #448]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008d9c:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008da0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008da2:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008da6:	4302      	orrs	r2, r0
 8008da8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008daa:	019f      	lsls	r7, r3, #6
 8008dac:	d518      	bpl.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 8008dae:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008db0:	2a20      	cmp	r2, #32
 8008db2:	f000 8392 	beq.w	80094da <HAL_RCCEx_PeriphCLKConfig+0x866>
 8008db6:	f200 80aa 	bhi.w	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8008dba:	b13a      	cbz	r2, 8008dcc <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008dbc:	2a10      	cmp	r2, #16
 8008dbe:	f040 80a9 	bne.w	8008f14 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dc2:	4966      	ldr	r1, [pc, #408]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008dc4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008dc6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008dca:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008dcc:	2d00      	cmp	r5, #0
 8008dce:	f040 8366 	bne.w	800949e <HAL_RCCEx_PeriphCLKConfig+0x82a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008dd2:	4962      	ldr	r1, [pc, #392]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008dd4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008dd6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008dd8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008ddc:	4302      	orrs	r2, r0
 8008dde:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008de0:	04d8      	lsls	r0, r3, #19
 8008de2:	d51d      	bpl.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008de4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008de6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008dea:	f000 83cd 	beq.w	8009588 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8008dee:	f200 8094 	bhi.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008df2:	2a00      	cmp	r2, #0
 8008df4:	f000 8318 	beq.w	8009428 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8008df8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008dfc:	f040 8095 	bne.w	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e00:	2100      	movs	r1, #0
 8008e02:	1d20      	adds	r0, r4, #4
 8008e04:	f7ff fe3e 	bl	8008a84 <RCCEx_PLL2_Config>
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e0c:	2d00      	cmp	r5, #0
 8008e0e:	f040 8305 	bne.w	800941c <HAL_RCCEx_PeriphCLKConfig+0x7a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008e12:	4952      	ldr	r1, [pc, #328]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008e14:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8008e16:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008e18:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008e1c:	4302      	orrs	r2, r0
 8008e1e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008e20:	0499      	lsls	r1, r3, #18
 8008e22:	d51a      	bpl.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008e24:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008e26:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008e2a:	f000 8398 	beq.w	800955e <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 8008e2e:	d87f      	bhi.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008e30:	b14a      	cbz	r2, 8008e46 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008e32:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008e36:	f040 8083 	bne.w	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	1d20      	adds	r0, r4, #4
 8008e3e:	f7ff fe21 	bl	8008a84 <RCCEx_PLL2_Config>
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e46:	2d00      	cmp	r5, #0
 8008e48:	f040 832b 	bne.w	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008e4c:	4943      	ldr	r1, [pc, #268]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008e4e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008e50:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008e52:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008e56:	4302      	orrs	r2, r0
 8008e58:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008e5a:	045a      	lsls	r2, r3, #17
 8008e5c:	d51b      	bpl.n	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008e5e:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008e62:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008e66:	f000 834a 	beq.w	80094fe <HAL_RCCEx_PeriphCLKConfig+0x88a>
 8008e6a:	d86c      	bhi.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008e6c:	b142      	cbz	r2, 8008e80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008e6e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008e72:	d170      	bne.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008e74:	2101      	movs	r1, #1
 8008e76:	1d20      	adds	r0, r4, #4
 8008e78:	f7ff fe04 	bl	8008a84 <RCCEx_PLL2_Config>
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e80:	2d00      	cmp	r5, #0
 8008e82:	f040 8302 	bne.w	800948a <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008e86:	4935      	ldr	r1, [pc, #212]	; (8008f5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008e88:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008e8c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008e8e:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008e92:	4302      	orrs	r2, r0
 8008e94:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e96:	041f      	lsls	r7, r3, #16
 8008e98:	d50d      	bpl.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->FdcanClockSelection)
 8008e9a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008e9c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008ea0:	f000 834b 	beq.w	800953a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8008ea4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008ea8:	f000 81f0 	beq.w	800928c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008eac:	2a00      	cmp	r2, #0
 8008eae:	f000 81f3 	beq.w	8009298 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8008eb2:	2601      	movs	r6, #1
 8008eb4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008eb6:	01d8      	lsls	r0, r3, #7
 8008eb8:	d55c      	bpl.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 8008eba:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008ebc:	2a03      	cmp	r2, #3
 8008ebe:	f200 8425 	bhi.w	800970c <HAL_RCCEx_PeriphCLKConfig+0xa98>
 8008ec2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008ec6:	0053      	.short	0x0053
 8008ec8:	004d0313 	.word	0x004d0313
 8008ecc:	0053      	.short	0x0053
    switch(PeriphClkInit->Sai23ClockSelection)
 8008ece:	2ac0      	cmp	r2, #192	; 0xc0
 8008ed0:	f43f af1d 	beq.w	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008ed4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008ed8:	f43f af19 	beq.w	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008edc:	2601      	movs	r6, #1
 8008ede:	4635      	mov	r5, r6
 8008ee0:	e71f      	b.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008ee2:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8008ee6:	f43f af33 	beq.w	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008eea:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008eee:	f43f af2f 	beq.w	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008ef2:	2601      	movs	r6, #1
 8008ef4:	4635      	mov	r5, r6
 8008ef6:	e736      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008ef8:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8008efc:	f43f af4a 	beq.w	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008f00:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8008f04:	f43f af46 	beq.w	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008f08:	2601      	movs	r6, #1
 8008f0a:	4635      	mov	r5, r6
 8008f0c:	e74d      	b.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 8008f0e:	2a30      	cmp	r2, #48	; 0x30
 8008f10:	f43f af5c 	beq.w	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008f14:	2601      	movs	r6, #1
 8008f16:	4635      	mov	r5, r6
 8008f18:	e762      	b.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008f1a:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8008f1e:	f43f af75 	beq.w	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008f22:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008f26:	f43f af71 	beq.w	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008f2a:	2601      	movs	r6, #1
 8008f2c:	4635      	mov	r5, r6
 8008f2e:	e777      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008f30:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008f34:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008f38:	d085      	beq.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008f3a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8008f3e:	d082      	beq.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008f40:	2601      	movs	r6, #1
 8008f42:	4635      	mov	r5, r6
 8008f44:	e789      	b.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008f46:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008f4a:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008f4e:	d097      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008f50:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008f54:	d094      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008f56:	2601      	movs	r6, #1
 8008f58:	4635      	mov	r5, r6
 8008f5a:	e79c      	b.n	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008f5c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008f60:	2102      	movs	r1, #2
 8008f62:	1d20      	adds	r0, r4, #4
 8008f64:	f7ff fd8e 	bl	8008a84 <RCCEx_PLL2_Config>
 8008f68:	6823      	ldr	r3, [r4, #0]
 8008f6a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f6c:	2d00      	cmp	r5, #0
 8008f6e:	f000 828e 	beq.w	800948e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8008f72:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f74:	0259      	lsls	r1, r3, #9
 8008f76:	f100 8208 	bmi.w	800938a <HAL_RCCEx_PeriphCLKConfig+0x716>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008f7a:	07df      	lsls	r7, r3, #31
 8008f7c:	d539      	bpl.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008f7e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8008f80:	2a28      	cmp	r2, #40	; 0x28
 8008f82:	f200 8174 	bhi.w	800926e <HAL_RCCEx_PeriphCLKConfig+0x5fa>
 8008f86:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008f8a:	0030      	.short	0x0030
 8008f8c:	01720172 	.word	0x01720172
 8008f90:	01720172 	.word	0x01720172
 8008f94:	01720172 	.word	0x01720172
 8008f98:	03580172 	.word	0x03580172
 8008f9c:	01720172 	.word	0x01720172
 8008fa0:	01720172 	.word	0x01720172
 8008fa4:	01720172 	.word	0x01720172
 8008fa8:	00290172 	.word	0x00290172
 8008fac:	01720172 	.word	0x01720172
 8008fb0:	01720172 	.word	0x01720172
 8008fb4:	01720172 	.word	0x01720172
 8008fb8:	00300172 	.word	0x00300172
 8008fbc:	01720172 	.word	0x01720172
 8008fc0:	01720172 	.word	0x01720172
 8008fc4:	01720172 	.word	0x01720172
 8008fc8:	00300172 	.word	0x00300172
 8008fcc:	01720172 	.word	0x01720172
 8008fd0:	01720172 	.word	0x01720172
 8008fd4:	01720172 	.word	0x01720172
 8008fd8:	00300172 	.word	0x00300172
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008fdc:	2101      	movs	r1, #1
 8008fde:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008fe2:	f7ff fdcb 	bl	8008b7c <RCCEx_PLL3_Config>
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	f000 826b 	beq.w	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008ff0:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008ff2:	0798      	lsls	r0, r3, #30
 8008ff4:	d516      	bpl.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008ff6:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008ff8:	2a05      	cmp	r2, #5
 8008ffa:	f200 8384 	bhi.w	8009706 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008ffe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009002:	000d      	.short	0x000d
 8009004:	00060308 	.word	0x00060308
 8009008:	000d000d 	.word	0x000d000d
 800900c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800900e:	2101      	movs	r1, #1
 8009010:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009014:	f7ff fdb2 	bl	8008b7c <RCCEx_PLL3_Config>
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800901c:	2d00      	cmp	r5, #0
 800901e:	f000 822c 	beq.w	800947a <HAL_RCCEx_PeriphCLKConfig+0x806>
 8009022:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009024:	0759      	lsls	r1, r3, #29
 8009026:	d517      	bpl.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009028:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800902c:	2a05      	cmp	r2, #5
 800902e:	f200 8370 	bhi.w	8009712 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
 8009032:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009036:	000d      	.short	0x000d
 8009038:	000602f8 	.word	0x000602f8
 800903c:	000d000d 	.word	0x000d000d
 8009040:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009042:	2101      	movs	r1, #1
 8009044:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009048:	f7ff fd98 	bl	8008b7c <RCCEx_PLL3_Config>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009050:	2d00      	cmp	r5, #0
 8009052:	f000 8209 	beq.w	8009468 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8009056:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009058:	069a      	lsls	r2, r3, #26
 800905a:	d51d      	bpl.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800905c:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8009060:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8009064:	f000 8271 	beq.w	800954a <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8009068:	f200 8121 	bhi.w	80092ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
 800906c:	b14a      	cbz	r2, 8009082 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800906e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8009072:	f040 8126 	bne.w	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009076:	2100      	movs	r1, #0
 8009078:	1d20      	adds	r0, r4, #4
 800907a:	f7ff fd03 	bl	8008a84 <RCCEx_PLL2_Config>
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009082:	2d00      	cmp	r5, #0
 8009084:	f040 8213 	bne.w	80094ae <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009088:	49b9      	ldr	r1, [pc, #740]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800908a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800908e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8009090:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8009094:	4302      	orrs	r2, r0
 8009096:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009098:	065f      	lsls	r7, r3, #25
 800909a:	d51d      	bpl.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800909c:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80090a0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80090a4:	f000 823f 	beq.w	8009526 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 80090a8:	f200 8129 	bhi.w	80092fe <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80090ac:	b14a      	cbz	r2, 80090c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80090ae:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80090b2:	f040 812e 	bne.w	8009312 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80090b6:	2100      	movs	r1, #0
 80090b8:	1d20      	adds	r0, r4, #4
 80090ba:	f7ff fce3 	bl	8008a84 <RCCEx_PLL2_Config>
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80090c2:	2d00      	cmp	r5, #0
 80090c4:	f040 81ef 	bne.w	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80090c8:	49a9      	ldr	r1, [pc, #676]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80090ca:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 80090ce:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80090d0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80090d4:	4302      	orrs	r2, r0
 80090d6:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80090d8:	0618      	lsls	r0, r3, #24
 80090da:	d51d      	bpl.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80090dc:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 80090e0:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80090e4:	f000 8215 	beq.w	8009512 <HAL_RCCEx_PeriphCLKConfig+0x89e>
 80090e8:	f200 80fc 	bhi.w	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x670>
 80090ec:	b14a      	cbz	r2, 8009102 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80090ee:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80090f2:	f040 8101 	bne.w	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x684>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80090f6:	2100      	movs	r1, #0
 80090f8:	1d20      	adds	r0, r4, #4
 80090fa:	f7ff fcc3 	bl	8008a84 <RCCEx_PLL2_Config>
 80090fe:	6823      	ldr	r3, [r4, #0]
 8009100:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009102:	2d00      	cmp	r5, #0
 8009104:	f040 81d1 	bne.w	80094aa <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009108:	4999      	ldr	r1, [pc, #612]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800910a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800910e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8009110:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009114:	4302      	orrs	r2, r0
 8009116:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009118:	0719      	lsls	r1, r3, #28
 800911a:	d50b      	bpl.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800911c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8009120:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009124:	f000 8225 	beq.w	8009572 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009128:	4891      	ldr	r0, [pc, #580]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800912a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800912c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009130:	430a      	orrs	r2, r1
 8009132:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009134:	06da      	lsls	r2, r3, #27
 8009136:	d50b      	bpl.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009138:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800913c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009140:	f000 82b2 	beq.w	80096a8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009144:	488a      	ldr	r0, [pc, #552]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8009146:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8009148:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800914c:	430a      	orrs	r2, r1
 800914e:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009150:	031f      	lsls	r7, r3, #12
 8009152:	d50e      	bpl.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    switch(PeriphClkInit->AdcClockSelection)
 8009154:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8009158:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800915c:	f000 80f2 	beq.w	8009344 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8009160:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8009164:	f000 80f5 	beq.w	8009352 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8009168:	2900      	cmp	r1, #0
 800916a:	f000 828b 	beq.w	8009684 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 800916e:	2601      	movs	r6, #1
 8009170:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009172:	0358      	lsls	r0, r3, #13
 8009174:	d50f      	bpl.n	8009196 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->UsbClockSelection)
 8009176:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800917a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800917e:	f000 80cb 	beq.w	8009318 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8009182:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8009186:	f000 80ce 	beq.w	8009326 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800918a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800918e:	f000 8282 	beq.w	8009696 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8009192:	2601      	movs	r6, #1
 8009194:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009196:	03d9      	lsls	r1, r3, #15
 8009198:	d517      	bpl.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch(PeriphClkInit->SdmmcClockSelection)
 800919a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800919c:	2a00      	cmp	r2, #0
 800919e:	f000 825f 	beq.w	8009660 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 80091a2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80091a6:	f040 8132 	bne.w	800940e <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80091aa:	2102      	movs	r1, #2
 80091ac:	1d20      	adds	r0, r4, #4
 80091ae:	f7ff fc69 	bl	8008a84 <RCCEx_PLL2_Config>
 80091b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	2d00      	cmp	r5, #0
 80091b8:	f040 818d 	bne.w	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80091bc:	496c      	ldr	r1, [pc, #432]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80091be:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80091c0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80091c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80091c6:	4302      	orrs	r2, r0
 80091c8:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80091ca:	009a      	lsls	r2, r3, #2
 80091cc:	f100 80d2 	bmi.w	8009374 <HAL_RCCEx_PeriphCLKConfig+0x700>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80091d0:	039f      	lsls	r7, r3, #14
 80091d2:	d43f      	bmi.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 80091d4:	1e30      	subs	r0, r6, #0
 80091d6:	bf18      	it	ne
 80091d8:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80091da:	02de      	lsls	r6, r3, #11
 80091dc:	d506      	bpl.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x578>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80091de:	4964      	ldr	r1, [pc, #400]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80091e0:	6f25      	ldr	r5, [r4, #112]	; 0x70
 80091e2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80091e4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80091e8:	432a      	orrs	r2, r5
 80091ea:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80091ec:	00dd      	lsls	r5, r3, #3
 80091ee:	d507      	bpl.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80091f0:	495f      	ldr	r1, [pc, #380]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80091f2:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 80091f6:	690a      	ldr	r2, [r1, #16]
 80091f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80091fc:	432a      	orrs	r2, r5
 80091fe:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009200:	0299      	lsls	r1, r3, #10
 8009202:	d506      	bpl.n	8009212 <HAL_RCCEx_PeriphCLKConfig+0x59e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009204:	495a      	ldr	r1, [pc, #360]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8009206:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8009208:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800920a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800920e:	432a      	orrs	r2, r5
 8009210:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009212:	005a      	lsls	r2, r3, #1
 8009214:	d509      	bpl.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009216:	4a56      	ldr	r2, [pc, #344]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8009218:	6911      	ldr	r1, [r2, #16]
 800921a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800921e:	6111      	str	r1, [r2, #16]
 8009220:	6911      	ldr	r1, [r2, #16]
 8009222:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8009226:	4329      	orrs	r1, r5
 8009228:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800922a:	2b00      	cmp	r3, #0
 800922c:	da06      	bge.n	800923c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800922e:	4950      	ldr	r1, [pc, #320]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8009230:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8009232:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009234:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009238:	432a      	orrs	r2, r5
 800923a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800923c:	021b      	lsls	r3, r3, #8
 800923e:	d507      	bpl.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009240:	4a4b      	ldr	r2, [pc, #300]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8009242:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8009246:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009248:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800924c:	430b      	orrs	r3, r1
 800924e:	6553      	str	r3, [r2, #84]	; 0x54
}
 8009250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8009254:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8009256:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800925a:	f000 820a 	beq.w	8009672 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 800925e:	d933      	bls.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8009260:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8009264:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009268:	d030      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x658>
 800926a:	2001      	movs	r0, #1
 800926c:	e7b5      	b.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Usart16ClockSelection)
 800926e:	2601      	movs	r6, #1
 8009270:	4635      	mov	r5, r6
 8009272:	e6be      	b.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8009274:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8009276:	2d00      	cmp	r5, #0
 8009278:	f040 80cc 	bne.w	8009414 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800927c:	493c      	ldr	r1, [pc, #240]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800927e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009280:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009282:	f022 0207 	bic.w	r2, r2, #7
 8009286:	4302      	orrs	r2, r0
 8009288:	650a      	str	r2, [r1, #80]	; 0x50
 800928a:	e52c      	b.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800928c:	2101      	movs	r1, #1
 800928e:	1d20      	adds	r0, r4, #4
 8009290:	f7ff fbf8 	bl	8008a84 <RCCEx_PLL2_Config>
 8009294:	6823      	ldr	r3, [r4, #0]
 8009296:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009298:	2d00      	cmp	r5, #0
 800929a:	f040 80e3 	bne.w	8009464 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800929e:	4934      	ldr	r1, [pc, #208]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80092a0:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80092a2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80092a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80092a8:	4302      	orrs	r2, r0
 80092aa:	650a      	str	r2, [r1, #80]	; 0x50
 80092ac:	e603      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80092ae:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80092b2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80092b6:	f43f aee4 	beq.w	8009082 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092ba:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80092be:	f43f aee0 	beq.w	8009082 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092c2:	2601      	movs	r6, #1
 80092c4:	4635      	mov	r5, r6
 80092c6:	e6e7      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->RngClockSelection)
 80092c8:	2a00      	cmp	r2, #0
 80092ca:	d1ce      	bne.n	800926a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if(ret == HAL_OK)
 80092cc:	2d00      	cmp	r5, #0
 80092ce:	d1cc      	bne.n	800926a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80092d0:	4d27      	ldr	r5, [pc, #156]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80092d2:	1e30      	subs	r0, r6, #0
 80092d4:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80092d6:	bf18      	it	ne
 80092d8:	2001      	movne	r0, #1
 80092da:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80092de:	430a      	orrs	r2, r1
 80092e0:	656a      	str	r2, [r5, #84]	; 0x54
 80092e2:	e77a      	b.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80092e4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80092e8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80092ec:	f43f af09 	beq.w	8009102 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80092f0:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 80092f4:	f43f af05 	beq.w	8009102 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80092f8:	2601      	movs	r6, #1
 80092fa:	4635      	mov	r5, r6
 80092fc:	e70c      	b.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80092fe:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8009302:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009306:	f43f aedc 	beq.w	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 800930a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800930e:	f43f aed8 	beq.w	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8009312:	2601      	movs	r6, #1
 8009314:	4635      	mov	r5, r6
 8009316:	e6df      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009318:	2101      	movs	r1, #1
 800931a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800931e:	f7ff fc2d 	bl	8008b7c <RCCEx_PLL3_Config>
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009326:	2d00      	cmp	r5, #0
 8009328:	f040 80c8 	bne.w	80094bc <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800932c:	4910      	ldr	r1, [pc, #64]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800932e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8009332:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8009334:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009338:	4302      	orrs	r2, r0
 800933a:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800933c:	03d9      	lsls	r1, r3, #15
 800933e:	f57f af44 	bpl.w	80091ca <HAL_RCCEx_PeriphCLKConfig+0x556>
 8009342:	e72a      	b.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x526>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009344:	2102      	movs	r1, #2
 8009346:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800934a:	f7ff fc17 	bl	8008b7c <RCCEx_PLL3_Config>
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009352:	2d00      	cmp	r5, #0
 8009354:	f040 80ad 	bne.w	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009358:	4905      	ldr	r1, [pc, #20]	; (8009370 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800935a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800935e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8009360:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8009364:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009366:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009368:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800936a:	f57f af14 	bpl.w	8009196 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800936e:	e702      	b.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009370:	58024400 	.word	0x58024400
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009374:	2102      	movs	r1, #2
 8009376:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800937a:	f7ff fbff 	bl	8008b7c <RCCEx_PLL3_Config>
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	2800      	cmp	r0, #0
 8009382:	f43f af25 	beq.w	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
      status=HAL_ERROR;
 8009386:	2601      	movs	r6, #1
 8009388:	e722      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800938a:	4bb3      	ldr	r3, [pc, #716]	; (8009658 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800938c:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800938e:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009390:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009394:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8009396:	f7fa fef5 	bl	8004184 <HAL_GetTick>
 800939a:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800939c:	e005      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x736>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800939e:	f7fa fef1 	bl	8004184 <HAL_GetTick>
 80093a2:	1bc0      	subs	r0, r0, r7
 80093a4:	2864      	cmp	r0, #100	; 0x64
 80093a6:	f200 8152 	bhi.w	800964e <HAL_RCCEx_PeriphCLKConfig+0x9da>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093aa:	f8d8 3000 	ldr.w	r3, [r8]
 80093ae:	05da      	lsls	r2, r3, #23
 80093b0:	d5f5      	bpl.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x72a>
    if(ret == HAL_OK)
 80093b2:	2d00      	cmp	r5, #0
 80093b4:	f040 81a1 	bne.w	80096fa <HAL_RCCEx_PeriphCLKConfig+0xa86>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80093b8:	4aa8      	ldr	r2, [pc, #672]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80093ba:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80093be:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80093c0:	4059      	eors	r1, r3
 80093c2:	f411 7f40 	tst.w	r1, #768	; 0x300
 80093c6:	d00b      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x76c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80093c8:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80093ca:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80093cc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80093d0:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80093d4:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80093d6:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80093d8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80093dc:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80093de:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80093e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093e4:	f000 816b 	beq.w	80096be <HAL_RCCEx_PeriphCLKConfig+0xa4a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80093e8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80093ec:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80093f0:	f000 8179 	beq.w	80096e6 <HAL_RCCEx_PeriphCLKConfig+0xa72>
 80093f4:	4999      	ldr	r1, [pc, #612]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80093f6:	690a      	ldr	r2, [r1, #16]
 80093f8:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80093fc:	610a      	str	r2, [r1, #16]
 80093fe:	4a97      	ldr	r2, [pc, #604]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009404:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009406:	430b      	orrs	r3, r1
 8009408:	6713      	str	r3, [r2, #112]	; 0x70
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	e5b5      	b.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SdmmcClockSelection)
 800940e:	2601      	movs	r6, #1
 8009410:	4635      	mov	r5, r6
 8009412:	e6da      	b.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x556>
 8009414:	462e      	mov	r6, r5
 8009416:	e466      	b.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8009418:	462e      	mov	r6, r5
 800941a:	e4c6      	b.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x136>
 800941c:	462e      	mov	r6, r5
 800941e:	e4ff      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8009420:	462e      	mov	r6, r5
 8009422:	e47e      	b.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8009424:	462e      	mov	r6, r5
 8009426:	e49e      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009428:	498c      	ldr	r1, [pc, #560]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800942a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800942c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009430:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009432:	e4eb      	b.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009434:	4989      	ldr	r1, [pc, #548]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009436:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009438:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800943c:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800943e:	e487      	b.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009440:	4986      	ldr	r1, [pc, #536]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009442:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009444:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009448:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800944a:	e460      	b.n	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800944c:	4883      	ldr	r0, [pc, #524]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800944e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009450:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009454:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8009456:	e42a      	b.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009458:	4980      	ldr	r1, [pc, #512]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800945a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800945c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009460:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009462:	e497      	b.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8009464:	462e      	mov	r6, r5
 8009466:	e526      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009468:	497c      	ldr	r1, [pc, #496]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800946a:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800946e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8009470:	f022 0207 	bic.w	r2, r2, #7
 8009474:	4302      	orrs	r2, r0
 8009476:	658a      	str	r2, [r1, #88]	; 0x58
 8009478:	e5ee      	b.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800947a:	4978      	ldr	r1, [pc, #480]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800947c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800947e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8009480:	f022 0207 	bic.w	r2, r2, #7
 8009484:	4302      	orrs	r2, r0
 8009486:	654a      	str	r2, [r1, #84]	; 0x54
 8009488:	e5cc      	b.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800948a:	462e      	mov	r6, r5
 800948c:	e503      	b.n	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800948e:	4973      	ldr	r1, [pc, #460]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009490:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8009492:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009494:	f022 0203 	bic.w	r2, r2, #3
 8009498:	4302      	orrs	r2, r0
 800949a:	64ca      	str	r2, [r1, #76]	; 0x4c
 800949c:	e56a      	b.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800949e:	462e      	mov	r6, r5
 80094a0:	e49e      	b.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80094a2:	462e      	mov	r6, r5
 80094a4:	e4d9      	b.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 80094a6:	462e      	mov	r6, r5
 80094a8:	e616      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80094aa:	462e      	mov	r6, r5
 80094ac:	e634      	b.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80094ae:	462e      	mov	r6, r5
 80094b0:	e5f2      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80094b2:	0358      	lsls	r0, r3, #13
 80094b4:	462e      	mov	r6, r5
 80094b6:	f57f ae6e 	bpl.w	8009196 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80094ba:	e65c      	b.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x502>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80094bc:	03d9      	lsls	r1, r3, #15
 80094be:	462e      	mov	r6, r5
 80094c0:	f57f ae83 	bpl.w	80091ca <HAL_RCCEx_PeriphCLKConfig+0x556>
 80094c4:	e669      	b.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80094c6:	4965      	ldr	r1, [pc, #404]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80094c8:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80094ca:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80094cc:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 80094d0:	4302      	orrs	r2, r0
 80094d2:	654a      	str	r2, [r1, #84]	; 0x54
 80094d4:	e58d      	b.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80094d6:	462e      	mov	r6, r5
 80094d8:	e677      	b.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x556>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80094da:	2102      	movs	r1, #2
 80094dc:	1d20      	adds	r0, r4, #4
 80094de:	f7ff fad1 	bl	8008a84 <RCCEx_PLL2_Config>
 80094e2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80094e4:	6823      	ldr	r3, [r4, #0]
 80094e6:	2d00      	cmp	r5, #0
 80094e8:	d1d9      	bne.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x82a>
 80094ea:	e472      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094ec:	495b      	ldr	r1, [pc, #364]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80094ee:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80094f0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80094f4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80094f6:	2d00      	cmp	r5, #0
 80094f8:	f47f ad3b 	bne.w	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80094fc:	e7c7      	b.n	800948e <HAL_RCCEx_PeriphCLKConfig+0x81a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80094fe:	2101      	movs	r1, #1
 8009500:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009504:	f7ff fb3a 	bl	8008b7c <RCCEx_PLL3_Config>
 8009508:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800950a:	6823      	ldr	r3, [r4, #0]
 800950c:	2d00      	cmp	r5, #0
 800950e:	d1bc      	bne.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x816>
 8009510:	e4b9      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009512:	2102      	movs	r1, #2
 8009514:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009518:	f7ff fb30 	bl	8008b7c <RCCEx_PLL3_Config>
 800951c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800951e:	6823      	ldr	r3, [r4, #0]
 8009520:	2d00      	cmp	r5, #0
 8009522:	d1c2      	bne.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x836>
 8009524:	e5f0      	b.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x494>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009526:	2102      	movs	r1, #2
 8009528:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800952c:	f7ff fb26 	bl	8008b7c <RCCEx_PLL3_Config>
 8009530:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009532:	6823      	ldr	r3, [r4, #0]
 8009534:	2d00      	cmp	r5, #0
 8009536:	d1b6      	bne.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8009538:	e5c6      	b.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800953a:	4948      	ldr	r1, [pc, #288]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800953c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800953e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009542:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009544:	2d00      	cmp	r5, #0
 8009546:	d18d      	bne.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8009548:	e6a9      	b.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x62a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800954a:	2102      	movs	r1, #2
 800954c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009550:	f7ff fb14 	bl	8008b7c <RCCEx_PLL3_Config>
 8009554:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	2d00      	cmp	r5, #0
 800955a:	d1a8      	bne.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x83a>
 800955c:	e594      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x414>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800955e:	2101      	movs	r1, #1
 8009560:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009564:	f7ff fb0a 	bl	8008b7c <RCCEx_PLL3_Config>
 8009568:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	2d00      	cmp	r5, #0
 800956e:	d198      	bne.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8009570:	e46c      	b.n	8008e4c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009572:	2102      	movs	r1, #2
 8009574:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009578:	f7ff fb00 	bl	8008b7c <RCCEx_PLL3_Config>
 800957c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8009580:	b100      	cbz	r0, 8009584 <HAL_RCCEx_PeriphCLKConfig+0x910>
          status = HAL_ERROR;
 8009582:	2601      	movs	r6, #1
 8009584:	6823      	ldr	r3, [r4, #0]
 8009586:	e5cf      	b.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009588:	2100      	movs	r1, #0
 800958a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800958e:	f7ff faf5 	bl	8008b7c <RCCEx_PLL3_Config>
 8009592:	6823      	ldr	r3, [r4, #0]
 8009594:	4605      	mov	r5, r0
      break;
 8009596:	e439      	b.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009598:	2100      	movs	r1, #0
 800959a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800959e:	f7ff faed 	bl	8008b7c <RCCEx_PLL3_Config>
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	4605      	mov	r5, r0
      break;
 80095a6:	f7ff bbb2 	b.w	8008d0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095aa:	492c      	ldr	r1, [pc, #176]	; (800965c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 80095ac:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095ae:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80095b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80095b4:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80095b6:	e65e      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80095b8:	2100      	movs	r1, #0
 80095ba:	1d20      	adds	r0, r4, #4
 80095bc:	f7ff fa62 	bl	8008a84 <RCCEx_PLL2_Config>
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	4605      	mov	r5, r0
      break;
 80095c4:	e657      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80095c6:	2100      	movs	r1, #0
 80095c8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80095cc:	f7ff fad6 	bl	8008b7c <RCCEx_PLL3_Config>
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	4605      	mov	r5, r0
      break;
 80095d4:	f7ff bbbc 	b.w	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80095d8:	2100      	movs	r1, #0
 80095da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80095de:	f7ff facd 	bl	8008b7c <RCCEx_PLL3_Config>
 80095e2:	6823      	ldr	r3, [r4, #0]
 80095e4:	4605      	mov	r5, r0
      break;
 80095e6:	e646      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x602>
 80095e8:	6823      	ldr	r3, [r4, #0]
 80095ea:	f7ff bb67 	b.w	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80095ee:	2100      	movs	r1, #0
 80095f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80095f4:	f7ff fac2 	bl	8008b7c <RCCEx_PLL3_Config>
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	4605      	mov	r5, r0
      break;
 80095fc:	f7ff bbca 	b.w	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009600:	2102      	movs	r1, #2
 8009602:	3024      	adds	r0, #36	; 0x24
 8009604:	f7ff faba 	bl	8008b7c <RCCEx_PLL3_Config>
 8009608:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800960a:	2e00      	cmp	r6, #0
 800960c:	f43f ab4d 	beq.w	8008caa <HAL_RCCEx_PeriphCLKConfig+0x36>
 8009610:	e7ea      	b.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009612:	2101      	movs	r1, #1
 8009614:	1d20      	adds	r0, r4, #4
 8009616:	f7ff fa35 	bl	8008a84 <RCCEx_PLL2_Config>
 800961a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800961c:	6823      	ldr	r3, [r4, #0]
 800961e:	2d00      	cmp	r5, #0
 8009620:	f47f acff 	bne.w	8009022 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8009624:	e729      	b.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009626:	2101      	movs	r1, #1
 8009628:	1d20      	adds	r0, r4, #4
 800962a:	f7ff fa2b 	bl	8008a84 <RCCEx_PLL2_Config>
 800962e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	2d00      	cmp	r5, #0
 8009634:	f47f ad0f 	bne.w	8009056 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8009638:	e716      	b.n	8009468 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800963a:	2101      	movs	r1, #1
 800963c:	1d20      	adds	r0, r4, #4
 800963e:	f7ff fa21 	bl	8008a84 <RCCEx_PLL2_Config>
 8009642:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	2d00      	cmp	r5, #0
 8009648:	f47f acd2 	bne.w	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 800964c:	e73b      	b.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x852>
            ret = HAL_TIMEOUT;
 800964e:	2603      	movs	r6, #3
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	4635      	mov	r5, r6
 8009654:	e491      	b.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8009656:	bf00      	nop
 8009658:	58024800 	.word	0x58024800
 800965c:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009660:	492d      	ldr	r1, [pc, #180]	; (8009718 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009662:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009664:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009668:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800966a:	2d00      	cmp	r5, #0
 800966c:	f47f af33 	bne.w	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
 8009670:	e5a4      	b.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009672:	4829      	ldr	r0, [pc, #164]	; (8009718 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009674:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009676:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800967a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 800967c:	2d00      	cmp	r5, #0
 800967e:	f47f adf4 	bne.w	800926a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8009682:	e625      	b.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009684:	1d20      	adds	r0, r4, #4
 8009686:	f7ff f9fd 	bl	8008a84 <RCCEx_PLL2_Config>
 800968a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800968c:	6823      	ldr	r3, [r4, #0]
 800968e:	2d00      	cmp	r5, #0
 8009690:	f47f af0f 	bne.w	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8009694:	e660      	b.n	8009358 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009696:	4920      	ldr	r1, [pc, #128]	; (8009718 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009698:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800969a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800969e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80096a0:	2d00      	cmp	r5, #0
 80096a2:	f47f af0b 	bne.w	80094bc <HAL_RCCEx_PeriphCLKConfig+0x848>
 80096a6:	e641      	b.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80096a8:	2102      	movs	r1, #2
 80096aa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096ae:	f7ff fa65 	bl	8008b7c <RCCEx_PLL3_Config>
 80096b2:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 80096b6:	b100      	cbz	r0, 80096ba <HAL_RCCEx_PeriphCLKConfig+0xa46>
        status = HAL_ERROR;
 80096b8:	2601      	movs	r6, #1
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	e542      	b.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        tickstart = HAL_GetTick();
 80096be:	f7fa fd61 	bl	8004184 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80096c2:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8009718 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096c6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80096ca:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80096cc:	e004      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0xa64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096ce:	f7fa fd59 	bl	8004184 <HAL_GetTick>
 80096d2:	1bc0      	subs	r0, r0, r7
 80096d4:	4548      	cmp	r0, r9
 80096d6:	d8ba      	bhi.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x9da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80096d8:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 80096dc:	079b      	lsls	r3, r3, #30
 80096de:	d5f6      	bpl.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0xa5a>
 80096e0:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80096e4:	e680      	b.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x774>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096e6:	480c      	ldr	r0, [pc, #48]	; (8009718 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80096e8:	4a0c      	ldr	r2, [pc, #48]	; (800971c <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 80096ea:	6901      	ldr	r1, [r0, #16]
 80096ec:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80096f0:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 80096f4:	430a      	orrs	r2, r1
 80096f6:	6102      	str	r2, [r0, #16]
 80096f8:	e681      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80096fa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80096fc:	462e      	mov	r6, r5
 80096fe:	e43c      	b.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Sai1ClockSelection)
 8009700:	2601      	movs	r6, #1
 8009702:	f7ff baef 	b.w	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009706:	2601      	movs	r6, #1
 8009708:	4635      	mov	r5, r6
 800970a:	e48b      	b.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FmcClockSelection)
 800970c:	2601      	movs	r6, #1
 800970e:	4635      	mov	r5, r6
 8009710:	e430      	b.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009712:	2601      	movs	r6, #1
 8009714:	4635      	mov	r5, r6
 8009716:	e49f      	b.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009718:	58024400 	.word	0x58024400
 800971c:	00ffffcf 	.word	0x00ffffcf

08009720 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8009720:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009722:	f7ff f8df 	bl	80088e4 <HAL_RCC_GetHCLKFreq>
 8009726:	4b05      	ldr	r3, [pc, #20]	; (800973c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8009728:	4a05      	ldr	r2, [pc, #20]	; (8009740 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800972a:	6a1b      	ldr	r3, [r3, #32]
 800972c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009730:	5cd3      	ldrb	r3, [r2, r3]
 8009732:	f003 031f 	and.w	r3, r3, #31
}
 8009736:	40d8      	lsrs	r0, r3
 8009738:	bd08      	pop	{r3, pc}
 800973a:	bf00      	nop
 800973c:	58024400 	.word	0x58024400
 8009740:	08018664 	.word	0x08018664

08009744 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009744:	4b4f      	ldr	r3, [pc, #316]	; (8009884 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8009746:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009748:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800974a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800974c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800974e:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009752:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009756:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 8009758:	d05c      	beq.n	8009814 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800975a:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800975e:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009762:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009766:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 800976a:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800976c:	ee07 4a90 	vmov	s15, r4
 8009770:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009774:	d003      	beq.n	800977e <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 8009776:	2902      	cmp	r1, #2
 8009778:	d075      	beq.n	8009866 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800977a:	2900      	cmp	r1, #0
 800977c:	d04f      	beq.n	800981e <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800977e:	ee07 2a90 	vmov	s15, r2
 8009782:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009888 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8009786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800978a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800978c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009790:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800988c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009798:	ee06 3a90 	vmov	s13, r3
 800979c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80097a0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80097a4:	ee76 6a85 	vadd.f32	s13, s13, s10
 80097a8:	eee7 6a25 	vfma.f32	s13, s14, s11
 80097ac:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80097b0:	4a34      	ldr	r2, [pc, #208]	; (8009884 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 80097b2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80097b6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80097b8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80097bc:	ee07 3a10 	vmov	s14, r3
 80097c0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80097c4:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80097c6:	ee37 7a06 	vadd.f32	s14, s14, s12
 80097ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097d2:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80097d6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80097d8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80097dc:	ee07 3a10 	vmov	s14, r3
 80097e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80097e4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80097e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097f0:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80097f4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80097f6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80097fa:	ee07 3a90 	vmov	s15, r3
 80097fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009802:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800980a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800980e:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009812:	4770      	bx	lr
 8009814:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009816:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800981a:	6082      	str	r2, [r0, #8]
}
 800981c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800981e:	6819      	ldr	r1, [r3, #0]
 8009820:	0689      	lsls	r1, r1, #26
 8009822:	d527      	bpl.n	8009874 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009824:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009826:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800982a:	4a19      	ldr	r2, [pc, #100]	; (8009890 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800982c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009830:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800983a:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800983c:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800988c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009844:	ee06 2a10 	vmov	s12, r2
 8009848:	ee06 3a90 	vmov	s13, r3
 800984c:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009850:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009854:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009858:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800985c:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009860:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009864:	e7a4      	b.n	80097b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009866:	ee07 2a90 	vmov	s15, r2
 800986a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009894 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800986e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009872:	e78a      	b.n	800978a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009874:	ee07 2a90 	vmov	s15, r2
 8009878:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009898 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800987c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009880:	e783      	b.n	800978a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8009882:	bf00      	nop
 8009884:	58024400 	.word	0x58024400
 8009888:	4a742400 	.word	0x4a742400
 800988c:	39000000 	.word	0x39000000
 8009890:	03d09000 	.word	0x03d09000
 8009894:	4bbebc20 	.word	0x4bbebc20
 8009898:	4c742400 	.word	0x4c742400

0800989c <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800989c:	4b4f      	ldr	r3, [pc, #316]	; (80099dc <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800989e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098a0:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80098a2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80098a4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 80098a6:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80098aa:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80098ae:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 80098b0:	d05c      	beq.n	800996c <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80098b2:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80098b6:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098ba:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80098be:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80098c2:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80098c4:	ee07 4a90 	vmov	s15, r4
 80098c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80098cc:	d003      	beq.n	80098d6 <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 80098ce:	2902      	cmp	r1, #2
 80098d0:	d075      	beq.n	80099be <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 80098d2:	2900      	cmp	r1, #0
 80098d4:	d04f      	beq.n	8009976 <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80098d6:	ee07 2a90 	vmov	s15, r2
 80098da:	eddf 6a41 	vldr	s13, [pc, #260]	; 80099e0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80098de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098e4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80098e8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80099e4 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 80098ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098f0:	ee06 3a90 	vmov	s13, r3
 80098f4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80098f8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80098fc:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009900:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009904:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009908:	4a34      	ldr	r2, [pc, #208]	; (80099dc <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800990a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800990e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009910:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009914:	ee07 3a10 	vmov	s14, r3
 8009918:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800991c:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800991e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009922:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800992a:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800992e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009930:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009934:	ee07 3a10 	vmov	s14, r3
 8009938:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800993c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009940:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009948:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800994c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800994e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009952:	ee07 3a90 	vmov	s15, r3
 8009956:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800995a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800995e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009962:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009966:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800996a:	4770      	bx	lr
 800996c:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800996e:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009972:	6082      	str	r2, [r0, #8]
}
 8009974:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009976:	6819      	ldr	r1, [r3, #0]
 8009978:	0689      	lsls	r1, r1, #26
 800997a:	d527      	bpl.n	80099cc <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800997c:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800997e:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009982:	4a19      	ldr	r2, [pc, #100]	; (80099e8 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009984:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009988:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800998c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009992:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009994:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80099e4 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800999c:	ee06 2a10 	vmov	s12, r2
 80099a0:	ee06 3a90 	vmov	s13, r3
 80099a4:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80099a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80099ac:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80099b0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80099b4:	eee7 6a05 	vfma.f32	s13, s14, s10
 80099b8:	ee66 6a26 	vmul.f32	s13, s12, s13
 80099bc:	e7a4      	b.n	8009908 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80099be:	ee07 2a90 	vmov	s15, r2
 80099c2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80099ec <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 80099c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099ca:	e78a      	b.n	80098e2 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80099cc:	ee07 2a90 	vmov	s15, r2
 80099d0:	eddf 6a07 	vldr	s13, [pc, #28]	; 80099f0 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 80099d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099d8:	e783      	b.n	80098e2 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 80099da:	bf00      	nop
 80099dc:	58024400 	.word	0x58024400
 80099e0:	4a742400 	.word	0x4a742400
 80099e4:	39000000 	.word	0x39000000
 80099e8:	03d09000 	.word	0x03d09000
 80099ec:	4bbebc20 	.word	0x4bbebc20
 80099f0:	4c742400 	.word	0x4c742400

080099f4 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80099f4:	4b4f      	ldr	r3, [pc, #316]	; (8009b34 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 80099f6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80099f8:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80099fa:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80099fc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 80099fe:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009a02:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009a06:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 8009a08:	d05c      	beq.n	8009ac4 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009a0a:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009a0e:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a12:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009a16:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009a1a:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009a1c:	ee07 4a90 	vmov	s15, r4
 8009a20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009a24:	d07e      	beq.n	8009b24 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8009a26:	2902      	cmp	r1, #2
 8009a28:	d075      	beq.n	8009b16 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 8009a2a:	2900      	cmp	r1, #0
 8009a2c:	d04f      	beq.n	8009ace <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a2e:	ee07 2a90 	vmov	s15, r2
 8009a32:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8009a36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a3c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009a40:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009b3c <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a48:	ee06 3a90 	vmov	s13, r3
 8009a4c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009a50:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009a54:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009a58:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009a5c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009a60:	4a34      	ldr	r2, [pc, #208]	; (8009b34 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8009a62:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009a66:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009a68:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009a6c:	ee07 3a10 	vmov	s14, r3
 8009a70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009a74:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009a76:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a82:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009a86:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009a88:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009a8c:	ee07 3a10 	vmov	s14, r3
 8009a90:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a94:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009aa0:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009aa4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009aa6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009aaa:	ee07 3a90 	vmov	s15, r3
 8009aae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ab2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009aba:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009abe:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009ac2:	4770      	bx	lr
 8009ac4:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009ac6:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009aca:	6082      	str	r2, [r0, #8]
}
 8009acc:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ace:	6819      	ldr	r1, [r3, #0]
 8009ad0:	0689      	lsls	r1, r1, #26
 8009ad2:	d5ac      	bpl.n	8009a2e <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ad4:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ad6:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ada:	4a19      	ldr	r2, [pc, #100]	; (8009b40 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009adc:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ae0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009aea:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009aec:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009b3c <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009af4:	ee06 2a10 	vmov	s12, r2
 8009af8:	ee06 3a90 	vmov	s13, r3
 8009afc:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009b00:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009b04:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009b08:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009b0c:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009b10:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009b14:	e7a4      	b.n	8009a60 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009b16:	ee07 2a90 	vmov	s15, r2
 8009b1a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009b44 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8009b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b22:	e78a      	b.n	8009a3a <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009b24:	ee07 2a90 	vmov	s15, r2
 8009b28:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009b48 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8009b2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b30:	e783      	b.n	8009a3a <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8009b32:	bf00      	nop
 8009b34:	58024400 	.word	0x58024400
 8009b38:	4c742400 	.word	0x4c742400
 8009b3c:	39000000 	.word	0x39000000
 8009b40:	03d09000 	.word	0x03d09000
 8009b44:	4bbebc20 	.word	0x4bbebc20
 8009b48:	4a742400 	.word	0x4a742400

08009b4c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009b4c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8009b50:	b500      	push	{lr}
 8009b52:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009b54:	d077      	beq.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009b56:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009b5a:	d02e      	beq.n	8009bba <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009b5c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009b60:	f000 80cf 	beq.w	8009d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009b64:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009b68:	f000 8080 	beq.w	8009c6c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009b6c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009b70:	d05a      	beq.n	8009c28 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009b72:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009b76:	f000 8105 	beq.w	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009b7a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009b7e:	f000 8110 	beq.w	8009da2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009b82:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009b86:	f000 80e2 	beq.w	8009d4e <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009b8a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009b8e:	d13a      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009b90:	4ba9      	ldr	r3, [pc, #676]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009b98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009b9c:	f000 808e 	beq.w	8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009ba0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ba4:	f000 812e 	beq.w	8009e04 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009ba8:	bb6b      	cbnz	r3, 8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009baa:	4aa3      	ldr	r2, [pc, #652]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 8009bac:	4ba3      	ldr	r3, [pc, #652]	; (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009bae:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 8009bb0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009bb4:	bf18      	it	ne
 8009bb6:	4618      	movne	r0, r3
 8009bb8:	e042      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8009bba:	4a9f      	ldr	r2, [pc, #636]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009bbc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009bbe:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009bc2:	2b80      	cmp	r3, #128	; 0x80
 8009bc4:	f000 8098 	beq.w	8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009bc8:	d921      	bls.n	8009c0e <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 8009bca:	2bc0      	cmp	r3, #192	; 0xc0
 8009bcc:	d037      	beq.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009bce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009bd2:	d118      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009bd4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bd6:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009bd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bdc:	0749      	lsls	r1, r1, #29
 8009bde:	d502      	bpl.n	8009be6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f000 80ae 	beq.w	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009be6:	4a94      	ldr	r2, [pc, #592]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009be8:	6812      	ldr	r2, [r2, #0]
 8009bea:	05d0      	lsls	r0, r2, #23
 8009bec:	d503      	bpl.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8009bee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009bf2:	f000 80fb 	beq.w	8009dec <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009bf6:	4a90      	ldr	r2, [pc, #576]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009bf8:	6812      	ldr	r2, [r2, #0]
 8009bfa:	0391      	lsls	r1, r2, #14
 8009bfc:	d503      	bpl.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009bfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009c02:	f000 80bd 	beq.w	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 8009c06:	2000      	movs	r0, #0
}
 8009c08:	b005      	add	sp, #20
 8009c0a:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d04b      	beq.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009c12:	2b40      	cmp	r3, #64	; 0x40
 8009c14:	d1f7      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c16:	6810      	ldr	r0, [r2, #0]
 8009c18:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009c1c:	d010      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c1e:	a801      	add	r0, sp, #4
 8009c20:	f7ff fd90 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009c24:	9801      	ldr	r0, [sp, #4]
 8009c26:	e00b      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009c28:	4a83      	ldr	r2, [pc, #524]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009c2a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009c2c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8009c30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c34:	d060      	beq.n	8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009c36:	d936      	bls.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009c38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009c3c:	d178      	bne.n	8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 8009c3e:	4880      	ldr	r0, [pc, #512]	; (8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 8009c40:	b005      	add	sp, #20
 8009c42:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009c46:	4b7c      	ldr	r3, [pc, #496]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c4a:	f003 0307 	and.w	r3, r3, #7
 8009c4e:	2b04      	cmp	r3, #4
 8009c50:	d8d9      	bhi.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009c52:	a201      	add	r2, pc, #4	; (adr r2, 8009c58 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8009c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c58:	08009cbd 	.word	0x08009cbd
 8009c5c:	08009ce1 	.word	0x08009ce1
 8009c60:	08009ccd 	.word	0x08009ccd
 8009c64:	08009c3f 	.word	0x08009c3f
 8009c68:	08009cc9 	.word	0x08009cc9
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009c6c:	4a72      	ldr	r2, [pc, #456]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009c6e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009c70:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009c74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c78:	d03e      	beq.n	8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009c7a:	d937      	bls.n	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009c7c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009c80:	d0dd      	beq.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009c82:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009c86:	d1be      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009c88:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009c8a:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009c8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009c90:	0752      	lsls	r2, r2, #29
 8009c92:	d5a8      	bpl.n	8009be6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d1a6      	bne.n	8009be6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c98:	4b67      	ldr	r3, [pc, #412]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009c9a:	486a      	ldr	r0, [pc, #424]	; (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009ca2:	40d8      	lsrs	r0, r3
 8009ca4:	e7cc      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d146      	bne.n	8009d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009caa:	6810      	ldr	r0, [r2, #0]
 8009cac:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009cb0:	d0c6      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009cb2:	a801      	add	r0, sp, #4
 8009cb4:	f7ff fe9e 	bl	80099f4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009cb8:	9802      	ldr	r0, [sp, #8]
 8009cba:	e7c1      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009cbc:	4b5e      	ldr	r3, [pc, #376]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009cbe:	6818      	ldr	r0, [r3, #0]
 8009cc0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009cc4:	d0bc      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009cc6:	e7f4      	b.n	8009cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009cc8:	4a5b      	ldr	r2, [pc, #364]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009cca:	e783      	b.n	8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ccc:	4b5a      	ldr	r3, [pc, #360]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009cd4:	d0b4      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cd6:	a801      	add	r0, sp, #4
 8009cd8:	f7ff fde0 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009cdc:	9801      	ldr	r0, [sp, #4]
 8009cde:	e7af      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ce0:	4b55      	ldr	r3, [pc, #340]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009ce2:	6818      	ldr	r0, [r3, #0]
 8009ce4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009ce8:	d0aa      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009cea:	e798      	b.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d0dc      	beq.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009cf4:	d08f      	beq.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009cf6:	e786      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cf8:	6810      	ldr	r0, [r2, #0]
 8009cfa:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009cfe:	d09f      	beq.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009d00:	e7e9      	b.n	8009cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009d02:	4a4d      	ldr	r2, [pc, #308]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009d04:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009d06:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8009d0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d0e:	d0f3      	beq.n	8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009d10:	d806      	bhi.n	8009d20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d0c9      	beq.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009d16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009d1a:	f43f af7c 	beq.w	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009d1e:	e772      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009d20:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009d24:	d08b      	beq.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009d26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009d2a:	f43f af53 	beq.w	8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 8009d2e:	e76a      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 8009d30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d34:	d0a8      	beq.n	8009c88 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009d36:	e766      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d3c:	f43f af6b 	beq.w	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009d40:	e761      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d42:	6813      	ldr	r3, [r2, #0]
 8009d44:	483f      	ldr	r0, [pc, #252]	; (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009d46:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009d4a:	40d8      	lsrs	r0, r3
 8009d4c:	e778      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009d4e:	4a3a      	ldr	r2, [pc, #232]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009d50:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009d52:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009d56:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d5a:	d066      	beq.n	8009e2a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009d5c:	d82f      	bhi.n	8009dbe <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009d5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d62:	d04f      	beq.n	8009e04 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009d64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d68:	d131      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009d6a:	4b33      	ldr	r3, [pc, #204]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009d6c:	6818      	ldr	r0, [r3, #0]
 8009d6e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009d72:	f43f af65 	beq.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d76:	a801      	add	r0, sp, #4
 8009d78:	f7ff fd90 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009d7c:	9802      	ldr	r0, [sp, #8]
 8009d7e:	e75f      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 8009d80:	482e      	ldr	r0, [pc, #184]	; (8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009d82:	e75d      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009d84:	4a2c      	ldr	r2, [pc, #176]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009d86:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009d88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d90:	d02e      	beq.n	8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8009d92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d96:	f43f af77 	beq.w	8009c88 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f47f af33 	bne.w	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009da0:	e739      	b.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009da2:	4b25      	ldr	r3, [pc, #148]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009da4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8009da6:	03d2      	lsls	r2, r2, #15
 8009da8:	d589      	bpl.n	8009cbe <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009daa:	6818      	ldr	r0, [r3, #0]
 8009dac:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009db0:	f43f af46 	beq.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009db4:	a801      	add	r0, sp, #4
 8009db6:	f7ff fcc5 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009dba:	9803      	ldr	r0, [sp, #12]
 8009dbc:	e740      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dc2:	d02a      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 8009dc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009dc8:	f43f aeef 	beq.w	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8009dcc:	e71b      	b.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	f47f af19 	bne.w	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009dd4:	f7fe fd86 	bl	80088e4 <HAL_RCC_GetHCLKFreq>
 8009dd8:	4b17      	ldr	r3, [pc, #92]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009dda:	4a1b      	ldr	r2, [pc, #108]	; (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009ddc:	6a1b      	ldr	r3, [r3, #32]
 8009dde:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009de2:	5cd3      	ldrb	r3, [r2, r3]
 8009de4:	f003 031f 	and.w	r3, r3, #31
 8009de8:	40d8      	lsrs	r0, r3
          break;
 8009dea:	e729      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 8009dec:	4817      	ldr	r0, [pc, #92]	; (8009e4c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009dee:	e727      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009df0:	6810      	ldr	r0, [r2, #0]
 8009df2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009df6:	f43f af23 	beq.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009dfa:	a801      	add	r0, sp, #4
 8009dfc:	f7ff fd4e 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009e00:	9803      	ldr	r0, [sp, #12]
 8009e02:	e71d      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e04:	4b0c      	ldr	r3, [pc, #48]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009e0c:	f43f af18 	beq.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e10:	a801      	add	r0, sp, #4
 8009e12:	f7ff fc97 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e16:	9802      	ldr	r0, [sp, #8]
 8009e18:	e712      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009e1a:	4a07      	ldr	r2, [pc, #28]	; (8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 8009e1c:	4b0b      	ldr	r3, [pc, #44]	; (8009e4c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009e1e:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 8009e20:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8009e24:	bf18      	it	ne
 8009e26:	4618      	movne	r0, r3
 8009e28:	e70a      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009e2a:	6810      	ldr	r0, [r2, #0]
 8009e2c:	f010 0004 	ands.w	r0, r0, #4
 8009e30:	f43f af06 	beq.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009e34:	e730      	b.n	8009c98 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8009e36:	bf00      	nop
 8009e38:	58024400 	.word	0x58024400
 8009e3c:	017d7840 	.word	0x017d7840
 8009e40:	00bb8000 	.word	0x00bb8000
 8009e44:	03d09000 	.word	0x03d09000
 8009e48:	08018664 	.word	0x08018664
 8009e4c:	003d0900 	.word	0x003d0900

08009e50 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e50:	2800      	cmp	r0, #0
 8009e52:	f000 809c 	beq.w	8009f8e <HAL_TIM_Base_Init+0x13e>
{
 8009e56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e58:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d075      	beq.n	8009f52 <HAL_TIM_Base_Init+0x102>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e66:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009e68:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e6a:	494a      	ldr	r1, [pc, #296]	; (8009f94 <HAL_TIM_Base_Init+0x144>)
 8009e6c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8009e70:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e74:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8009e78:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e7a:	fab1 f181 	clz	r1, r1
 8009e7e:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8009e82:	d026      	beq.n	8009ed2 <HAL_TIM_Base_Init+0x82>
 8009e84:	bb29      	cbnz	r1, 8009ed2 <HAL_TIM_Base_Init+0x82>
 8009e86:	4844      	ldr	r0, [pc, #272]	; (8009f98 <HAL_TIM_Base_Init+0x148>)
 8009e88:	4282      	cmp	r2, r0
 8009e8a:	d022      	beq.n	8009ed2 <HAL_TIM_Base_Init+0x82>
 8009e8c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009e90:	4282      	cmp	r2, r0
 8009e92:	d01e      	beq.n	8009ed2 <HAL_TIM_Base_Init+0x82>
 8009e94:	4f41      	ldr	r7, [pc, #260]	; (8009f9c <HAL_TIM_Base_Init+0x14c>)
 8009e96:	4d42      	ldr	r5, [pc, #264]	; (8009fa0 <HAL_TIM_Base_Init+0x150>)
 8009e98:	1bd7      	subs	r7, r2, r7
 8009e9a:	42aa      	cmp	r2, r5
 8009e9c:	fab7 f787 	clz	r7, r7
 8009ea0:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8009ea4:	d05a      	beq.n	8009f5c <HAL_TIM_Base_Init+0x10c>
 8009ea6:	2f00      	cmp	r7, #0
 8009ea8:	d158      	bne.n	8009f5c <HAL_TIM_Base_Init+0x10c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009eaa:	483e      	ldr	r0, [pc, #248]	; (8009fa4 <HAL_TIM_Base_Init+0x154>)
 8009eac:	493e      	ldr	r1, [pc, #248]	; (8009fa8 <HAL_TIM_Base_Init+0x158>)
 8009eae:	428a      	cmp	r2, r1
 8009eb0:	bf18      	it	ne
 8009eb2:	4282      	cmpne	r2, r0
 8009eb4:	d05d      	beq.n	8009f72 <HAL_TIM_Base_Init+0x122>
 8009eb6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009eba:	428a      	cmp	r2, r1
 8009ebc:	d059      	beq.n	8009f72 <HAL_TIM_Base_Init+0x122>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ebe:	69a1      	ldr	r1, [r4, #24]
 8009ec0:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ec4:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ec6:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ec8:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009eca:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ecc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009ece:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ed0:	e023      	b.n	8009f1a <HAL_TIM_Base_Init+0xca>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ed2:	4f32      	ldr	r7, [pc, #200]	; (8009f9c <HAL_TIM_Base_Init+0x14c>)
 8009ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009ed8:	68a5      	ldr	r5, [r4, #8]
 8009eda:	1bd7      	subs	r7, r2, r7
 8009edc:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ede:	fab7 f787 	clz	r7, r7
 8009ee2:	097f      	lsrs	r7, r7, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ee4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ee6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009eea:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009eec:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009eee:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009ef0:	6860      	ldr	r0, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ef2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ef6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009ef8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009efa:	62d6      	str	r6, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009efc:	6290      	str	r0, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009efe:	b951      	cbnz	r1, 8009f16 <HAL_TIM_Base_Init+0xc6>
 8009f00:	b94f      	cbnz	r7, 8009f16 <HAL_TIM_Base_Init+0xc6>
 8009f02:	4928      	ldr	r1, [pc, #160]	; (8009fa4 <HAL_TIM_Base_Init+0x154>)
 8009f04:	4b28      	ldr	r3, [pc, #160]	; (8009fa8 <HAL_TIM_Base_Init+0x158>)
 8009f06:	429a      	cmp	r2, r3
 8009f08:	bf18      	it	ne
 8009f0a:	428a      	cmpne	r2, r1
 8009f0c:	d003      	beq.n	8009f16 <HAL_TIM_Base_Init+0xc6>
 8009f0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d101      	bne.n	8009f1a <HAL_TIM_Base_Init+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f16:	6963      	ldr	r3, [r4, #20]
 8009f18:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f1a:	2301      	movs	r3, #1
  return HAL_OK;
 8009f1c:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8009f1e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f20:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f24:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009f28:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009f2c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009f30:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009f34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f3c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009f40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f44:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009f48:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009f4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8009f52:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009f56:	f7f9 fe57 	bl	8003c08 <HAL_TIM_Base_MspInit>
 8009f5a:	e784      	b.n	8009e66 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f5c:	4810      	ldr	r0, [pc, #64]	; (8009fa0 <HAL_TIM_Base_Init+0x150>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009f62:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f64:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8009f66:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f6a:	d0bb      	beq.n	8009ee4 <HAL_TIM_Base_Init+0x94>
 8009f6c:	2f00      	cmp	r7, #0
 8009f6e:	d1b9      	bne.n	8009ee4 <HAL_TIM_Base_Init+0x94>
 8009f70:	e79b      	b.n	8009eaa <HAL_TIM_Base_Init+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f72:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f78:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f7a:	430b      	orrs	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f7c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009f7e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f84:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009f86:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f88:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009f8a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f8c:	e7b9      	b.n	8009f02 <HAL_TIM_Base_Init+0xb2>
    return HAL_ERROR;
 8009f8e:	2001      	movs	r0, #1
}
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	40010000 	.word	0x40010000
 8009f98:	40000400 	.word	0x40000400
 8009f9c:	40010400 	.word	0x40010400
 8009fa0:	40000c00 	.word	0x40000c00
 8009fa4:	40014000 	.word	0x40014000
 8009fa8:	40014400 	.word	0x40014400

08009fac <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009fac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d13e      	bne.n	800a032 <HAL_TIM_Base_Start+0x86>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fb4:	6802      	ldr	r2, [r0, #0]
 8009fb6:	4b24      	ldr	r3, [pc, #144]	; (800a048 <HAL_TIM_Base_Start+0x9c>)
 8009fb8:	4924      	ldr	r1, [pc, #144]	; (800a04c <HAL_TIM_Base_Start+0xa0>)
 8009fba:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009fbe:	bf18      	it	ne
 8009fc0:	429a      	cmpne	r2, r3
{
 8009fc2:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fc4:	bf0c      	ite	eq
 8009fc6:	2301      	moveq	r3, #1
 8009fc8:	2300      	movne	r3, #0
 8009fca:	4c21      	ldr	r4, [pc, #132]	; (800a050 <HAL_TIM_Base_Start+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009fcc:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fce:	42a2      	cmp	r2, r4
 8009fd0:	bf08      	it	eq
 8009fd2:	f043 0301 	orreq.w	r3, r3, #1
 8009fd6:	f504 6400 	add.w	r4, r4, #2048	; 0x800
  htim->State = HAL_TIM_STATE_BUSY;
 8009fda:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fde:	428a      	cmp	r2, r1
 8009fe0:	bf08      	it	eq
 8009fe2:	f043 0301 	orreq.w	r3, r3, #1
 8009fe6:	481b      	ldr	r0, [pc, #108]	; (800a054 <HAL_TIM_Base_Start+0xa8>)
 8009fe8:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8009fec:	42a2      	cmp	r2, r4
 8009fee:	bf08      	it	eq
 8009ff0:	f043 0301 	orreq.w	r3, r3, #1
 8009ff4:	4282      	cmp	r2, r0
 8009ff6:	bf08      	it	eq
 8009ff8:	f043 0301 	orreq.w	r3, r3, #1
 8009ffc:	428a      	cmp	r2, r1
 8009ffe:	bf08      	it	eq
 800a000:	f043 0301 	orreq.w	r3, r3, #1
 800a004:	b933      	cbnz	r3, 800a014 <HAL_TIM_Base_Start+0x68>
 800a006:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800a00a:	1a10      	subs	r0, r2, r0
 800a00c:	fab0 f080 	clz	r0, r0
 800a010:	0940      	lsrs	r0, r0, #5
 800a012:	b198      	cbz	r0, 800a03c <HAL_TIM_Base_Start+0x90>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a014:	6891      	ldr	r1, [r2, #8]
 800a016:	4b10      	ldr	r3, [pc, #64]	; (800a058 <HAL_TIM_Base_Start+0xac>)
 800a018:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a01a:	2b06      	cmp	r3, #6
 800a01c:	d00b      	beq.n	800a036 <HAL_TIM_Base_Start+0x8a>
 800a01e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a022:	d008      	beq.n	800a036 <HAL_TIM_Base_Start+0x8a>
      __HAL_TIM_ENABLE(htim);
 800a024:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a026:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800a028:	f043 0301 	orr.w	r3, r3, #1
 800a02c:	6013      	str	r3, [r2, #0]
}
 800a02e:	bc30      	pop	{r4, r5}
 800a030:	4770      	bx	lr
    return HAL_ERROR;
 800a032:	2001      	movs	r0, #1
}
 800a034:	4770      	bx	lr
  return HAL_OK;
 800a036:	2000      	movs	r0, #0
}
 800a038:	bc30      	pop	{r4, r5}
 800a03a:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800a03c:	6813      	ldr	r3, [r2, #0]
 800a03e:	f043 0301 	orr.w	r3, r3, #1
 800a042:	6013      	str	r3, [r2, #0]
 800a044:	e7f3      	b.n	800a02e <HAL_TIM_Base_Start+0x82>
 800a046:	bf00      	nop
 800a048:	40010000 	.word	0x40010000
 800a04c:	40000800 	.word	0x40000800
 800a050:	40000400 	.word	0x40000400
 800a054:	40010400 	.word	0x40010400
 800a058:	00010007 	.word	0x00010007

0800a05c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800a05c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a060:	2b01      	cmp	r3, #1
 800a062:	d141      	bne.n	800a0e8 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a064:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a066:	4b25      	ldr	r3, [pc, #148]	; (800a0fc <HAL_TIM_Base_Start_IT+0xa0>)
 800a068:	4925      	ldr	r1, [pc, #148]	; (800a100 <HAL_TIM_Base_Start_IT+0xa4>)
 800a06a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800a06e:	bf18      	it	ne
 800a070:	429a      	cmpne	r2, r3
{
 800a072:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a074:	bf0c      	ite	eq
 800a076:	2301      	moveq	r3, #1
 800a078:	2300      	movne	r3, #0
 800a07a:	4c22      	ldr	r4, [pc, #136]	; (800a104 <HAL_TIM_Base_Start_IT+0xa8>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a07c:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a07e:	42a2      	cmp	r2, r4
 800a080:	bf08      	it	eq
 800a082:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800a086:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a08a:	4d1f      	ldr	r5, [pc, #124]	; (800a108 <HAL_TIM_Base_Start_IT+0xac>)
 800a08c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 800a090:	428a      	cmp	r2, r1
 800a092:	bf08      	it	eq
 800a094:	f043 0301 	orreq.w	r3, r3, #1
 800a098:	481c      	ldr	r0, [pc, #112]	; (800a10c <HAL_TIM_Base_Start_IT+0xb0>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a09a:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a09c:	42aa      	cmp	r2, r5
 800a09e:	bf08      	it	eq
 800a0a0:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a0a4:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0a8:	42a2      	cmp	r2, r4
 800a0aa:	bf08      	it	eq
 800a0ac:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a0b0:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0b2:	4282      	cmp	r2, r0
 800a0b4:	bf08      	it	eq
 800a0b6:	f043 0301 	orreq.w	r3, r3, #1
 800a0ba:	b933      	cbnz	r3, 800a0ca <HAL_TIM_Base_Start_IT+0x6e>
 800a0bc:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 800a0c0:	1a10      	subs	r0, r2, r0
 800a0c2:	fab0 f080 	clz	r0, r0
 800a0c6:	0940      	lsrs	r0, r0, #5
 800a0c8:	b198      	cbz	r0, 800a0f2 <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0ca:	6891      	ldr	r1, [r2, #8]
 800a0cc:	4b10      	ldr	r3, [pc, #64]	; (800a110 <HAL_TIM_Base_Start_IT+0xb4>)
 800a0ce:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0d0:	2b06      	cmp	r3, #6
 800a0d2:	d00b      	beq.n	800a0ec <HAL_TIM_Base_Start_IT+0x90>
 800a0d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0d8:	d008      	beq.n	800a0ec <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800a0da:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a0dc:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800a0de:	f043 0301 	orr.w	r3, r3, #1
 800a0e2:	6013      	str	r3, [r2, #0]
}
 800a0e4:	bc30      	pop	{r4, r5}
 800a0e6:	4770      	bx	lr
    return HAL_ERROR;
 800a0e8:	2001      	movs	r0, #1
}
 800a0ea:	4770      	bx	lr
  return HAL_OK;
 800a0ec:	2000      	movs	r0, #0
}
 800a0ee:	bc30      	pop	{r4, r5}
 800a0f0:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800a0f2:	6813      	ldr	r3, [r2, #0]
 800a0f4:	f043 0301 	orr.w	r3, r3, #1
 800a0f8:	6013      	str	r3, [r2, #0]
 800a0fa:	e7f3      	b.n	800a0e4 <HAL_TIM_Base_Start_IT+0x88>
 800a0fc:	40010000 	.word	0x40010000
 800a100:	40000800 	.word	0x40000800
 800a104:	40000400 	.word	0x40000400
 800a108:	40000c00 	.word	0x40000c00
 800a10c:	40001800 	.word	0x40001800
 800a110:	00010007 	.word	0x00010007

0800a114 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800a114:	2800      	cmp	r0, #0
 800a116:	f000 80cf 	beq.w	800a2b8 <HAL_TIM_Encoder_Init+0x1a4>
{
 800a11a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800a11e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a122:	460d      	mov	r5, r1
 800a124:	4604      	mov	r4, r0
 800a126:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f000 80a5 	beq.w	800a27a <HAL_TIM_Encoder_Init+0x166>
  htim->State = HAL_TIM_STATE_BUSY;
 800a130:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	4a61      	ldr	r2, [pc, #388]	; (800a2bc <HAL_TIM_Encoder_Init+0x1a8>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a136:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a13a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a13e:	4960      	ldr	r1, [pc, #384]	; (800a2c0 <HAL_TIM_Encoder_Init+0x1ac>)
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a140:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a142:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a146:	ea02 0200 	and.w	r2, r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a14a:	fab1 f181 	clz	r1, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a14e:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a150:	ea4f 1151 	mov.w	r1, r1, lsr #5
  tmpcr1 = TIMx->CR1;
 800a154:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a156:	d02b      	beq.n	800a1b0 <HAL_TIM_Encoder_Init+0x9c>
 800a158:	bb51      	cbnz	r1, 800a1b0 <HAL_TIM_Encoder_Init+0x9c>
 800a15a:	485a      	ldr	r0, [pc, #360]	; (800a2c4 <HAL_TIM_Encoder_Init+0x1b0>)
 800a15c:	4283      	cmp	r3, r0
 800a15e:	d027      	beq.n	800a1b0 <HAL_TIM_Encoder_Init+0x9c>
 800a160:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800a164:	4283      	cmp	r3, r0
 800a166:	d023      	beq.n	800a1b0 <HAL_TIM_Encoder_Init+0x9c>
 800a168:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800a16c:	4e56      	ldr	r6, [pc, #344]	; (800a2c8 <HAL_TIM_Encoder_Init+0x1b4>)
 800a16e:	eba3 0c00 	sub.w	ip, r3, r0
 800a172:	42b3      	cmp	r3, r6
 800a174:	fabc fc8c 	clz	ip, ip
 800a178:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800a17c:	f000 8082 	beq.w	800a284 <HAL_TIM_Encoder_Init+0x170>
 800a180:	f1bc 0f00 	cmp.w	ip, #0
 800a184:	d17e      	bne.n	800a284 <HAL_TIM_Encoder_Init+0x170>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a186:	4851      	ldr	r0, [pc, #324]	; (800a2cc <HAL_TIM_Encoder_Init+0x1b8>)
 800a188:	4951      	ldr	r1, [pc, #324]	; (800a2d0 <HAL_TIM_Encoder_Init+0x1bc>)
 800a18a:	428b      	cmp	r3, r1
 800a18c:	bf18      	it	ne
 800a18e:	4283      	cmpne	r3, r0
 800a190:	f000 8084 	beq.w	800a29c <HAL_TIM_Encoder_Init+0x188>
 800a194:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a198:	428b      	cmp	r3, r1
 800a19a:	d07f      	beq.n	800a29c <HAL_TIM_Encoder_Init+0x188>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a19c:	69a1      	ldr	r1, [r4, #24]
 800a19e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1a2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1a4:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 800a1a6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800a1a8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1aa:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a1ac:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a1ae:	e027      	b.n	800a200 <HAL_TIM_Encoder_Init+0xec>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1b0:	4848      	ldr	r0, [pc, #288]	; (800a2d4 <HAL_TIM_Encoder_Init+0x1c0>)
 800a1b2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a1b6:	68a6      	ldr	r6, [r4, #8]
 800a1b8:	eba3 0c00 	sub.w	ip, r3, r0
 800a1bc:	4332      	orrs	r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1be:	fabc fc8c 	clz	ip, ip
 800a1c2:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a1c6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a1c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1cc:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a1ce:	4332      	orrs	r2, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1d0:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800a1d2:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a1d8:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800a1da:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1dc:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a1de:	629e      	str	r6, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a1e0:	b961      	cbnz	r1, 800a1fc <HAL_TIM_Encoder_Init+0xe8>
 800a1e2:	f1bc 0f00 	cmp.w	ip, #0
 800a1e6:	d109      	bne.n	800a1fc <HAL_TIM_Encoder_Init+0xe8>
 800a1e8:	4938      	ldr	r1, [pc, #224]	; (800a2cc <HAL_TIM_Encoder_Init+0x1b8>)
 800a1ea:	4a39      	ldr	r2, [pc, #228]	; (800a2d0 <HAL_TIM_Encoder_Init+0x1bc>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	bf18      	it	ne
 800a1f0:	428b      	cmpne	r3, r1
 800a1f2:	d003      	beq.n	800a1fc <HAL_TIM_Encoder_Init+0xe8>
 800a1f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d101      	bne.n	800a200 <HAL_TIM_Encoder_Init+0xec>
    TIMx->RCR = Structure->RepetitionCounter;
 800a1fc:	6962      	ldr	r2, [r4, #20]
 800a1fe:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a200:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800a202:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a204:	69af      	ldr	r7, [r5, #24]
  return HAL_OK;
 800a206:	2000      	movs	r0, #0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a208:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a20c:	68aa      	ldr	r2, [r5, #8]
  TIMx->EGR = TIM_EGR_UG;
 800a20e:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a210:	ea42 2907 	orr.w	r9, r2, r7, lsl #8
  tmpsmcr = htim->Instance->SMCR;
 800a214:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a218:	69ea      	ldr	r2, [r5, #28]
  tmpccmr1 = htim->Instance->CCMR1;
 800a21a:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a21c:	4f2e      	ldr	r7, [pc, #184]	; (800a2d8 <HAL_TIM_Encoder_Init+0x1c4>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a21e:	ea4e 2202 	orr.w	r2, lr, r2, lsl #8
 800a222:	f8d5 a020 	ldr.w	sl, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a226:	400f      	ands	r7, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a228:	68e9      	ldr	r1, [r5, #12]
  tmpsmcr |= sConfig->EncoderMode;
 800a22a:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a22e:	4311      	orrs	r1, r2
  tmpccer = htim->Instance->CCER;
 800a230:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a232:	ea49 0707 	orr.w	r7, r9, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a236:	f8d5 9014 	ldr.w	r9, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a23a:	f022 08aa 	bic.w	r8, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a23e:	686a      	ldr	r2, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a240:	4d26      	ldr	r5, [pc, #152]	; (800a2dc <HAL_TIM_Encoder_Init+0x1c8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a242:	ea41 310a 	orr.w	r1, r1, sl, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a246:	ea42 1209 	orr.w	r2, r2, r9, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800a24a:	ea4c 0c0e 	orr.w	ip, ip, lr
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a24e:	403d      	ands	r5, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a250:	ea42 0208 	orr.w	r2, r2, r8
  htim->Instance->SMCR = tmpsmcr;
 800a254:	f8c3 c008 	str.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a258:	4329      	orrs	r1, r5
  htim->Instance->CCMR1 = tmpccmr1;
 800a25a:	6199      	str	r1, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800a25c:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a25e:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a262:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a266:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a26a:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a26e:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800a272:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800a276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    htim->Lock = HAL_UNLOCKED;
 800a27a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800a27e:	f7f9 fd1f 	bl	8003cc0 <HAL_TIM_Encoder_MspInit>
 800a282:	e755      	b.n	800a130 <HAL_TIM_Encoder_Init+0x1c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a284:	4810      	ldr	r0, [pc, #64]	; (800a2c8 <HAL_TIM_Encoder_Init+0x1b4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a286:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a28a:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a28c:	4283      	cmp	r3, r0
    tmpcr1 |= Structure->CounterMode;
 800a28e:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a292:	d098      	beq.n	800a1c6 <HAL_TIM_Encoder_Init+0xb2>
 800a294:	f1bc 0f00 	cmp.w	ip, #0
 800a298:	d195      	bne.n	800a1c6 <HAL_TIM_Encoder_Init+0xb2>
 800a29a:	e774      	b.n	800a186 <HAL_TIM_Encoder_Init+0x72>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a29c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a29e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2a2:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2a4:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2a6:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800a2a8:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2ae:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800a2b0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2b2:	62de      	str	r6, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a2b4:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2b6:	e797      	b.n	800a1e8 <HAL_TIM_Encoder_Init+0xd4>
    return HAL_ERROR;
 800a2b8:	2001      	movs	r0, #1
}
 800a2ba:	4770      	bx	lr
 800a2bc:	fffebff8 	.word	0xfffebff8
 800a2c0:	40010000 	.word	0x40010000
 800a2c4:	40000400 	.word	0x40000400
 800a2c8:	40000c00 	.word	0x40000c00
 800a2cc:	40014000 	.word	0x40014000
 800a2d0:	40014400 	.word	0x40014400
 800a2d4:	40010400 	.word	0x40010400
 800a2d8:	fffffcfc 	.word	0xfffffcfc
 800a2dc:	ffff0303 	.word	0xffff0303

0800a2e0 <HAL_TIM_Encoder_Start>:
{
 800a2e0:	b430      	push	{r4, r5}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a2e2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a2e6:	f890 403f 	ldrb.w	r4, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a2ea:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a2ee:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a2f0:	f890 5045 	ldrb.w	r5, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a2f4:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800a2f6:	b9c1      	cbnz	r1, 800a32a <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d13d      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
 800a2fc:	2a01      	cmp	r2, #1
 800a2fe:	d13b      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a300:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a302:	2302      	movs	r3, #2
 800a304:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a308:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a30c:	6a13      	ldr	r3, [r2, #32]
 800a30e:	f023 0301 	bic.w	r3, r3, #1
 800a312:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a314:	6a13      	ldr	r3, [r2, #32]
 800a316:	f043 0301 	orr.w	r3, r3, #1
 800a31a:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800a31c:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a31e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800a320:	f043 0301 	orr.w	r3, r3, #1
}
 800a324:	bc30      	pop	{r4, r5}
  __HAL_TIM_ENABLE(htim);
 800a326:	6013      	str	r3, [r2, #0]
}
 800a328:	4770      	bx	lr
  else if (Channel == TIM_CHANNEL_2)
 800a32a:	2904      	cmp	r1, #4
 800a32c:	b2e4      	uxtb	r4, r4
 800a32e:	b2ed      	uxtb	r5, r5
 800a330:	d025      	beq.n	800a37e <HAL_TIM_Encoder_Start+0x9e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a332:	2b01      	cmp	r3, #1
 800a334:	d120      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
 800a336:	2c01      	cmp	r4, #1
 800a338:	d11e      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a33a:	2a01      	cmp	r2, #1
 800a33c:	d11c      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
 800a33e:	2d01      	cmp	r5, #1
 800a340:	d11a      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a342:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a344:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a346:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a34a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a34e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a352:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800a356:	6a13      	ldr	r3, [r2, #32]
 800a358:	f023 0301 	bic.w	r3, r3, #1
 800a35c:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a35e:	6a13      	ldr	r3, [r2, #32]
 800a360:	f043 0301 	orr.w	r3, r3, #1
 800a364:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800a366:	6a13      	ldr	r3, [r2, #32]
 800a368:	f023 0310 	bic.w	r3, r3, #16
 800a36c:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a36e:	6a13      	ldr	r3, [r2, #32]
 800a370:	f043 0310 	orr.w	r3, r3, #16
 800a374:	6213      	str	r3, [r2, #32]
}
 800a376:	e7d1      	b.n	800a31c <HAL_TIM_Encoder_Start+0x3c>
      return HAL_ERROR;
 800a378:	2001      	movs	r0, #1
}
 800a37a:	bc30      	pop	{r4, r5}
 800a37c:	4770      	bx	lr
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a37e:	2c01      	cmp	r4, #1
 800a380:	d1fa      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
 800a382:	2d01      	cmp	r5, #1
 800a384:	d1f8      	bne.n	800a378 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a386:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a388:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a38a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a38e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800a392:	e7e8      	b.n	800a366 <HAL_TIM_Encoder_Start+0x86>

0800a394 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a394:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a398:	2b01      	cmp	r3, #1
 800a39a:	f000 8081 	beq.w	800a4a0 <HAL_TIM_ConfigClockSource+0x10c>
 800a39e:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800a3a0:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800a3a2:	2001      	movs	r0, #1
{
 800a3a4:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 800a3a6:	6815      	ldr	r5, [r2, #0]
  __HAL_LOCK(htim);
 800a3a8:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800a3ac:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3b0:	4c5a      	ldr	r4, [pc, #360]	; (800a51c <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800a3b2:	68ae      	ldr	r6, [r5, #8]
  switch (sClockSourceConfig->ClockSource)
 800a3b4:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3b6:	4034      	ands	r4, r6
  switch (sClockSourceConfig->ClockSource)
 800a3b8:	2b70      	cmp	r3, #112	; 0x70
  htim->Instance->SMCR = tmpsmcr;
 800a3ba:	60ac      	str	r4, [r5, #8]
  switch (sClockSourceConfig->ClockSource)
 800a3bc:	f000 809c 	beq.w	800a4f8 <HAL_TIM_ConfigClockSource+0x164>
 800a3c0:	d825      	bhi.n	800a40e <HAL_TIM_ConfigClockSource+0x7a>
 800a3c2:	2b50      	cmp	r3, #80	; 0x50
 800a3c4:	d06e      	beq.n	800a4a4 <HAL_TIM_ConfigClockSource+0x110>
 800a3c6:	d939      	bls.n	800a43c <HAL_TIM_ConfigClockSource+0xa8>
 800a3c8:	2b60      	cmp	r3, #96	; 0x60
 800a3ca:	d118      	bne.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3cc:	6a2b      	ldr	r3, [r5, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a3ce:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3d0:	684e      	ldr	r6, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3d2:	f023 0310 	bic.w	r3, r3, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3d6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3d8:	622b      	str	r3, [r5, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3da:	69ac      	ldr	r4, [r5, #24]
  tmpccer = TIMx->CCER;
 800a3dc:	6a29      	ldr	r1, [r5, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a3de:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpsmcr &= ~TIM_SMCR_TS;
 800a3e2:	4b4f      	ldr	r3, [pc, #316]	; (800a520 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a3e4:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a3e8:	ea44 3407 	orr.w	r4, r4, r7, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800a3ec:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800a3f0:	61ac      	str	r4, [r5, #24]
  TIMx->CCER = tmpccer;
 800a3f2:	6229      	str	r1, [r5, #32]
  tmpsmcr = TIMx->SMCR;
 800a3f4:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a3f6:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a3f8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800a3fc:	60ab      	str	r3, [r5, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a3fe:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800a400:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a402:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a406:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a40a:	bcf0      	pop	{r4, r5, r6, r7}
 800a40c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800a40e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a412:	d060      	beq.n	800a4d6 <HAL_TIM_ConfigClockSource+0x142>
 800a414:	d933      	bls.n	800a47e <HAL_TIM_ConfigClockSource+0xea>
 800a416:	4943      	ldr	r1, [pc, #268]	; (800a524 <HAL_TIM_ConfigClockSource+0x190>)
 800a418:	428b      	cmp	r3, r1
 800a41a:	d006      	beq.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
 800a41c:	d929      	bls.n	800a472 <HAL_TIM_ConfigClockSource+0xde>
 800a41e:	4942      	ldr	r1, [pc, #264]	; (800a528 <HAL_TIM_ConfigClockSource+0x194>)
 800a420:	428b      	cmp	r3, r1
 800a422:	d002      	beq.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
 800a424:	3110      	adds	r1, #16
 800a426:	428b      	cmp	r3, r1
 800a428:	d1e9      	bne.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800a42a:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a42c:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 800a42e:	493c      	ldr	r1, [pc, #240]	; (800a520 <HAL_TIM_ConfigClockSource+0x18c>)
 800a430:	4021      	ands	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a432:	430b      	orrs	r3, r1
 800a434:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800a438:	60ab      	str	r3, [r5, #8]
}
 800a43a:	e7e0      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a43c:	2b40      	cmp	r3, #64	; 0x40
 800a43e:	d123      	bne.n	800a488 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800a440:	6a2e      	ldr	r6, [r5, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a442:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a444:	6a2b      	ldr	r3, [r5, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a446:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a448:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a44c:	f023 0301 	bic.w	r3, r3, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a450:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800a452:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a454:	622b      	str	r3, [r5, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a456:	69a9      	ldr	r1, [r5, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a458:	4b31      	ldr	r3, [pc, #196]	; (800a520 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a45a:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a45e:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a462:	61a9      	str	r1, [r5, #24]
  TIMx->CCER = tmpccer;
 800a464:	622c      	str	r4, [r5, #32]
  tmpsmcr = TIMx->SMCR;
 800a466:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a468:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a46a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800a46e:	60ab      	str	r3, [r5, #8]
}
 800a470:	e7c5      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a472:	f023 0110 	bic.w	r1, r3, #16
 800a476:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a47a:	d1c0      	bne.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
 800a47c:	e7d5      	b.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800a47e:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800a482:	bf18      	it	ne
 800a484:	2001      	movne	r0, #1
 800a486:	e7ba      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a488:	d8b9      	bhi.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
 800a48a:	2b20      	cmp	r3, #32
 800a48c:	d0cd      	beq.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
 800a48e:	d903      	bls.n	800a498 <HAL_TIM_ConfigClockSource+0x104>
 800a490:	2b30      	cmp	r3, #48	; 0x30
 800a492:	d0ca      	beq.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
 800a494:	2001      	movs	r0, #1
 800a496:	e7b2      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
 800a498:	f033 0110 	bics.w	r1, r3, #16
 800a49c:	d1af      	bne.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
 800a49e:	e7c4      	b.n	800a42a <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800a4a0:	2002      	movs	r0, #2
}
 800a4a2:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800a4a4:	6a2e      	ldr	r6, [r5, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a4a6:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4a8:	6a2b      	ldr	r3, [r5, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4aa:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a4ac:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4b0:	f023 0301 	bic.w	r3, r3, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4b4:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800a4b6:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4b8:	622b      	str	r3, [r5, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4ba:	69a9      	ldr	r1, [r5, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4bc:	4b18      	ldr	r3, [pc, #96]	; (800a520 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a4be:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a4c2:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a4c6:	61a9      	str	r1, [r5, #24]
  TIMx->CCER = tmpccer;
 800a4c8:	622c      	str	r4, [r5, #32]
  tmpsmcr = TIMx->SMCR;
 800a4ca:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4cc:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a4ce:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800a4d2:	60ab      	str	r3, [r5, #8]
}
 800a4d4:	e793      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4d6:	688b      	ldr	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a4d8:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4da:	684e      	ldr	r6, [r1, #4]
 800a4dc:	68cc      	ldr	r4, [r1, #12]
 800a4de:	4333      	orrs	r3, r6
  tmpsmcr = TIMx->SMCR;
 800a4e0:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4e2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4e6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4ea:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a4ec:	60ab      	str	r3, [r5, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a4ee:	68ab      	ldr	r3, [r5, #8]
 800a4f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a4f4:	60ab      	str	r3, [r5, #8]
      break;
 800a4f6:	e782      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4f8:	688b      	ldr	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a4fa:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4fc:	684e      	ldr	r6, [r1, #4]
 800a4fe:	68cc      	ldr	r4, [r1, #12]
 800a500:	4333      	orrs	r3, r6
  tmpsmcr = TIMx->SMCR;
 800a502:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a504:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a508:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a50c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a50e:	60ab      	str	r3, [r5, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a510:	68ab      	ldr	r3, [r5, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a512:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800a516:	60ab      	str	r3, [r5, #8]
      break;
 800a518:	e771      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x6a>
 800a51a:	bf00      	nop
 800a51c:	ffce0088 	.word	0xffce0088
 800a520:	ffcfff8f 	.word	0xffcfff8f
 800a524:	00100020 	.word	0x00100020
 800a528:	00100030 	.word	0x00100030

0800a52c <HAL_TIM_OC_DelayElapsedCallback>:
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop

0800a530 <HAL_TIM_IC_CaptureCallback>:
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop

0800a534 <HAL_TIM_PWM_PulseFinishedCallback>:
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop

0800a538 <HAL_TIM_TriggerCallback>:
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop

0800a53c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a53c:	6803      	ldr	r3, [r0, #0]
 800a53e:	691a      	ldr	r2, [r3, #16]
 800a540:	0791      	lsls	r1, r2, #30
{
 800a542:	b510      	push	{r4, lr}
 800a544:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a546:	d502      	bpl.n	800a54e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a548:	68da      	ldr	r2, [r3, #12]
 800a54a:	0792      	lsls	r2, r2, #30
 800a54c:	d468      	bmi.n	800a620 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a54e:	691a      	ldr	r2, [r3, #16]
 800a550:	0752      	lsls	r2, r2, #29
 800a552:	d502      	bpl.n	800a55a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a554:	68da      	ldr	r2, [r3, #12]
 800a556:	0750      	lsls	r0, r2, #29
 800a558:	d44f      	bmi.n	800a5fa <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a55a:	691a      	ldr	r2, [r3, #16]
 800a55c:	0711      	lsls	r1, r2, #28
 800a55e:	d502      	bpl.n	800a566 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a560:	68da      	ldr	r2, [r3, #12]
 800a562:	0712      	lsls	r2, r2, #28
 800a564:	d437      	bmi.n	800a5d6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a566:	691a      	ldr	r2, [r3, #16]
 800a568:	06d0      	lsls	r0, r2, #27
 800a56a:	d502      	bpl.n	800a572 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a56c:	68da      	ldr	r2, [r3, #12]
 800a56e:	06d1      	lsls	r1, r2, #27
 800a570:	d41e      	bmi.n	800a5b0 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a572:	691a      	ldr	r2, [r3, #16]
 800a574:	07d2      	lsls	r2, r2, #31
 800a576:	d502      	bpl.n	800a57e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a578:	68da      	ldr	r2, [r3, #12]
 800a57a:	07d0      	lsls	r0, r2, #31
 800a57c:	d469      	bmi.n	800a652 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a57e:	691a      	ldr	r2, [r3, #16]
 800a580:	0611      	lsls	r1, r2, #24
 800a582:	d502      	bpl.n	800a58a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a584:	68da      	ldr	r2, [r3, #12]
 800a586:	0612      	lsls	r2, r2, #24
 800a588:	d46b      	bmi.n	800a662 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a58a:	691a      	ldr	r2, [r3, #16]
 800a58c:	05d0      	lsls	r0, r2, #23
 800a58e:	d502      	bpl.n	800a596 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a590:	68da      	ldr	r2, [r3, #12]
 800a592:	0611      	lsls	r1, r2, #24
 800a594:	d46d      	bmi.n	800a672 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a596:	691a      	ldr	r2, [r3, #16]
 800a598:	0652      	lsls	r2, r2, #25
 800a59a:	d502      	bpl.n	800a5a2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a59c:	68da      	ldr	r2, [r3, #12]
 800a59e:	0650      	lsls	r0, r2, #25
 800a5a0:	d46f      	bmi.n	800a682 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5a2:	691a      	ldr	r2, [r3, #16]
 800a5a4:	0691      	lsls	r1, r2, #26
 800a5a6:	d502      	bpl.n	800a5ae <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a5a8:	68da      	ldr	r2, [r3, #12]
 800a5aa:	0692      	lsls	r2, r2, #26
 800a5ac:	d449      	bmi.n	800a642 <HAL_TIM_IRQHandler+0x106>
}
 800a5ae:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a5b0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a5b4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800a5b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a5b8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a5ba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a5bc:	69db      	ldr	r3, [r3, #28]
 800a5be:	f413 7f40 	tst.w	r3, #768	; 0x300
 800a5c2:	d16f      	bne.n	800a6a4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5c4:	f7ff ffb2 	bl	800a52c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f7ff ffb3 	bl	800a534 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	7722      	strb	r2, [r4, #28]
 800a5d4:	e7cd      	b.n	800a572 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a5d6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5da:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800a5dc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a5de:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5e0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a5e2:	69db      	ldr	r3, [r3, #28]
 800a5e4:	079b      	lsls	r3, r3, #30
 800a5e6:	d15a      	bne.n	800a69e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5e8:	f7ff ffa0 	bl	800a52c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f7ff ffa1 	bl	800a534 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	7722      	strb	r2, [r4, #28]
 800a5f8:	e7b5      	b.n	800a566 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a5fa:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5fe:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800a600:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a602:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a604:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a606:	699b      	ldr	r3, [r3, #24]
 800a608:	f413 7f40 	tst.w	r3, #768	; 0x300
 800a60c:	d144      	bne.n	800a698 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a60e:	f7ff ff8d 	bl	800a52c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a612:	4620      	mov	r0, r4
 800a614:	f7ff ff8e 	bl	800a534 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a618:	2200      	movs	r2, #0
 800a61a:	6823      	ldr	r3, [r4, #0]
 800a61c:	7722      	strb	r2, [r4, #28]
 800a61e:	e79c      	b.n	800a55a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a620:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a624:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a626:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a628:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a62a:	699b      	ldr	r3, [r3, #24]
 800a62c:	0799      	lsls	r1, r3, #30
 800a62e:	d130      	bne.n	800a692 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a630:	f7ff ff7c 	bl	800a52c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a634:	4620      	mov	r0, r4
 800a636:	f7ff ff7d 	bl	800a534 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a63a:	2200      	movs	r2, #0
 800a63c:	6823      	ldr	r3, [r4, #0]
 800a63e:	7722      	strb	r2, [r4, #28]
 800a640:	e785      	b.n	800a54e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a642:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800a646:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a648:	611a      	str	r2, [r3, #16]
}
 800a64a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800a64e:	f000 b889 	b.w	800a764 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a652:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800a656:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a658:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800a65a:	f7f6 f823 	bl	80006a4 <HAL_TIM_PeriodElapsedCallback>
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	e78d      	b.n	800a57e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a662:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800a666:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a668:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800a66a:	f000 f87d 	bl	800a768 <HAL_TIMEx_BreakCallback>
 800a66e:	6823      	ldr	r3, [r4, #0]
 800a670:	e78b      	b.n	800a58a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a672:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800a676:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a678:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800a67a:	f000 f877 	bl	800a76c <HAL_TIMEx_Break2Callback>
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	e789      	b.n	800a596 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a682:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800a686:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a688:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800a68a:	f7ff ff55 	bl	800a538 <HAL_TIM_TriggerCallback>
 800a68e:	6823      	ldr	r3, [r4, #0]
 800a690:	e787      	b.n	800a5a2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800a692:	f7ff ff4d 	bl	800a530 <HAL_TIM_IC_CaptureCallback>
 800a696:	e7d0      	b.n	800a63a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800a698:	f7ff ff4a 	bl	800a530 <HAL_TIM_IC_CaptureCallback>
 800a69c:	e7bc      	b.n	800a618 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800a69e:	f7ff ff47 	bl	800a530 <HAL_TIM_IC_CaptureCallback>
 800a6a2:	e7a6      	b.n	800a5f2 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800a6a4:	f7ff ff44 	bl	800a530 <HAL_TIM_IC_CaptureCallback>
 800a6a8:	e791      	b.n	800a5ce <HAL_TIM_IRQHandler+0x92>
 800a6aa:	bf00      	nop

0800a6ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a6ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d048      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0x9a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6b8:	6813      	ldr	r3, [r2, #0]
{
 800a6ba:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6bc:	4d23      	ldr	r5, [pc, #140]	; (800a74c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a6be:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6c2:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800a6c4:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a6c6:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6c8:	d026      	beq.n	800a718 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800a6ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800a6ce:	42ab      	cmp	r3, r5
 800a6d0:	d022      	beq.n	800a718 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6d2:	4d1f      	ldr	r5, [pc, #124]	; (800a750 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6d4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6d8:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6da:	42ab      	cmp	r3, r5
 800a6dc:	bf18      	it	ne
 800a6de:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800a6e2:	4f1c      	ldr	r7, [pc, #112]	; (800a754 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6e4:	ea40 0006 	orr.w	r0, r0, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6e8:	4e1b      	ldr	r6, [pc, #108]	; (800a758 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800a6ea:	bf0c      	ite	eq
 800a6ec:	2501      	moveq	r5, #1
 800a6ee:	2500      	movne	r5, #0
  htim->Instance->CR2 = tmpcr2;
 800a6f0:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6f2:	42bb      	cmp	r3, r7
 800a6f4:	bf08      	it	eq
 800a6f6:	f045 0501 	orreq.w	r5, r5, #1
 800a6fa:	42b3      	cmp	r3, r6
 800a6fc:	bf14      	ite	ne
 800a6fe:	4628      	movne	r0, r5
 800a700:	f045 0001 	orreq.w	r0, r5, #1
 800a704:	4d15      	ldr	r5, [pc, #84]	; (800a75c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a706:	42ab      	cmp	r3, r5
 800a708:	bf08      	it	eq
 800a70a:	f040 0001 	orreq.w	r0, r0, #1
 800a70e:	b960      	cbnz	r0, 800a72a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a710:	4813      	ldr	r0, [pc, #76]	; (800a760 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a712:	4283      	cmp	r3, r0
 800a714:	d009      	beq.n	800a72a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a716:	e00d      	b.n	800a734 <HAL_TIMEx_MasterConfigSynchronization+0x88>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a718:	e9d1 5600 	ldrd	r5, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a71c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a720:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800a722:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a726:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800a728:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a72a:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a72c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a730:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a732:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800a734:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a736:	2101      	movs	r1, #1

  return HAL_OK;
 800a738:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800a73a:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a73e:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a742:	bcf0      	pop	{r4, r5, r6, r7}
 800a744:	4770      	bx	lr
  __HAL_LOCK(htim);
 800a746:	2002      	movs	r0, #2
}
 800a748:	4770      	bx	lr
 800a74a:	bf00      	nop
 800a74c:	40010000 	.word	0x40010000
 800a750:	40000400 	.word	0x40000400
 800a754:	40000800 	.word	0x40000800
 800a758:	40000c00 	.word	0x40000c00
 800a75c:	40001800 	.word	0x40001800
 800a760:	40014000 	.word	0x40014000

0800a764 <HAL_TIMEx_CommutCallback>:
 800a764:	4770      	bx	lr
 800a766:	bf00      	nop

0800a768 <HAL_TIMEx_BreakCallback>:
 800a768:	4770      	bx	lr
 800a76a:	bf00      	nop

0800a76c <HAL_TIMEx_Break2Callback>:
 800a76c:	4770      	bx	lr
 800a76e:	bf00      	nop

0800a770 <HAL_UART_TxCpltCallback>:
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop

0800a774 <HAL_UART_ErrorCallback>:
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop

0800a778 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a778:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a77a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a782:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a786:	f7ff fff5 	bl	800a774 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a78a:	bd08      	pop	{r3, pc}

0800a78c <HAL_UARTEx_RxEventCallback>:
}
 800a78c:	4770      	bx	lr
 800a78e:	bf00      	nop

0800a790 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a790:	6803      	ldr	r3, [r0, #0]
{
 800a792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a796:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a798:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a79c:	681d      	ldr	r5, [r3, #0]
{
 800a79e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800a7a0:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a7a2:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800a7a4:	f000 811b 	beq.w	800a9de <HAL_UART_IRQHandler+0x24e>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a7a8:	48b2      	ldr	r0, [pc, #712]	; (800aa74 <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a7aa:	4eb3      	ldr	r6, [pc, #716]	; (800aa78 <HAL_UART_IRQHandler+0x2e8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a7ac:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a7ae:	402e      	ands	r6, r5
 800a7b0:	4306      	orrs	r6, r0
 800a7b2:	f040 8087 	bne.w	800a8c4 <HAL_UART_IRQHandler+0x134>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7b6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800a7b8:	2801      	cmp	r0, #1
 800a7ba:	d023      	beq.n	800a804 <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a7bc:	02d7      	lsls	r7, r2, #11
 800a7be:	d502      	bpl.n	800a7c6 <HAL_UART_IRQHandler+0x36>
 800a7c0:	024e      	lsls	r6, r1, #9
 800a7c2:	f100 8134 	bmi.w	800aa2e <HAL_UART_IRQHandler+0x29e>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a7c6:	0610      	lsls	r0, r2, #24
 800a7c8:	d506      	bpl.n	800a7d8 <HAL_UART_IRQHandler+0x48>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a7ca:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a7ce:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a7d2:	4301      	orrs	r1, r0
 800a7d4:	f040 8123 	bne.w	800aa1e <HAL_UART_IRQHandler+0x28e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a7d8:	0657      	lsls	r7, r2, #25
 800a7da:	d565      	bpl.n	800a8a8 <HAL_UART_IRQHandler+0x118>
 800a7dc:	066e      	lsls	r6, r5, #25
 800a7de:	d563      	bpl.n	800a8a8 <HAL_UART_IRQHandler+0x118>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e0:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a7e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e8:	e843 2100 	strex	r1, r2, [r3]
 800a7ec:	2900      	cmp	r1, #0
 800a7ee:	d1f7      	bne.n	800a7e0 <HAL_UART_IRQHandler+0x50>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7f0:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a7f2:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7f4:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800a7f6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800a7fa:	6763      	str	r3, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800a7fc:	f7ff ffb8 	bl	800a770 <HAL_UART_TxCpltCallback>
}
 800a800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a804:	06d6      	lsls	r6, r2, #27
 800a806:	d5d9      	bpl.n	800a7bc <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a808:	06e8      	lsls	r0, r5, #27
 800a80a:	d5d7      	bpl.n	800a7bc <HAL_UART_IRQHandler+0x2c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a80c:	2210      	movs	r2, #16
 800a80e:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a810:	689a      	ldr	r2, [r3, #8]
 800a812:	0652      	lsls	r2, r2, #25
 800a814:	f140 8136 	bpl.w	800aa84 <HAL_UART_IRQHandler+0x2f4>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a818:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a81a:	6801      	ldr	r1, [r0, #0]
 800a81c:	684a      	ldr	r2, [r1, #4]
 800a81e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800a820:	2a00      	cmp	r2, #0
 800a822:	d0ed      	beq.n	800a800 <HAL_UART_IRQHandler+0x70>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a824:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800a828:	4291      	cmp	r1, r2
 800a82a:	d9e9      	bls.n	800a800 <HAL_UART_IRQHandler+0x70>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a82c:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 800a82e:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a832:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a836:	d02f      	beq.n	800a898 <HAL_UART_IRQHandler+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a838:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a83c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a840:	e843 2100 	strex	r1, r2, [r3]
 800a844:	2900      	cmp	r1, #0
 800a846:	d1f7      	bne.n	800a838 <HAL_UART_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	f103 0208 	add.w	r2, r3, #8
 800a84c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a850:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a854:	f103 0508 	add.w	r5, r3, #8
 800a858:	e845 2100 	strex	r1, r2, [r5]
 800a85c:	2900      	cmp	r1, #0
 800a85e:	d1f3      	bne.n	800a848 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a860:	f103 0208 	add.w	r2, r3, #8
 800a864:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a868:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86c:	f103 0508 	add.w	r5, r3, #8
 800a870:	e845 2100 	strex	r1, r2, [r5]
 800a874:	2900      	cmp	r1, #0
 800a876:	d1f3      	bne.n	800a860 <HAL_UART_IRQHandler+0xd0>
          huart->RxState = HAL_UART_STATE_READY;
 800a878:	2220      	movs	r2, #32
 800a87a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a87e:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a880:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a884:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a888:	e843 2100 	strex	r1, r2, [r3]
 800a88c:	2900      	cmp	r1, #0
 800a88e:	d1f7      	bne.n	800a880 <HAL_UART_IRQHandler+0xf0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a890:	f7fb fd76 	bl	8006380 <HAL_DMA_Abort>
 800a894:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a898:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a89c:	4620      	mov	r0, r4
 800a89e:	1ac9      	subs	r1, r1, r3
 800a8a0:	b289      	uxth	r1, r1
 800a8a2:	f7ff ff73 	bl	800a78c <HAL_UARTEx_RxEventCallback>
 800a8a6:	e7ab      	b.n	800a800 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a8a8:	0210      	lsls	r0, r2, #8
 800a8aa:	d502      	bpl.n	800a8b2 <HAL_UART_IRQHandler+0x122>
 800a8ac:	0069      	lsls	r1, r5, #1
 800a8ae:	f100 80db 	bmi.w	800aa68 <HAL_UART_IRQHandler+0x2d8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a8b2:	01d3      	lsls	r3, r2, #7
 800a8b4:	d5a4      	bpl.n	800a800 <HAL_UART_IRQHandler+0x70>
 800a8b6:	2d00      	cmp	r5, #0
 800a8b8:	daa2      	bge.n	800a800 <HAL_UART_IRQHandler+0x70>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a8ba:	4620      	mov	r0, r4
}
 800a8bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a8c0:	f000 bcfc 	b.w	800b2bc <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a8c4:	07d6      	lsls	r6, r2, #31
 800a8c6:	d509      	bpl.n	800a8dc <HAL_UART_IRQHandler+0x14c>
 800a8c8:	05ef      	lsls	r7, r5, #23
 800a8ca:	d507      	bpl.n	800a8dc <HAL_UART_IRQHandler+0x14c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a8cc:	2601      	movs	r6, #1
 800a8ce:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8d0:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a8d4:	f046 0601 	orr.w	r6, r6, #1
 800a8d8:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8dc:	0796      	lsls	r6, r2, #30
 800a8de:	f140 808f 	bpl.w	800aa00 <HAL_UART_IRQHandler+0x270>
 800a8e2:	07cf      	lsls	r7, r1, #31
 800a8e4:	d50a      	bpl.n	800a8fc <HAL_UART_IRQHandler+0x16c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a8e6:	2602      	movs	r6, #2
 800a8e8:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a8ea:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a8ee:	f046 0604 	orr.w	r6, r6, #4
 800a8f2:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8f6:	0756      	lsls	r6, r2, #29
 800a8f8:	f100 8088 	bmi.w	800aa0c <HAL_UART_IRQHandler+0x27c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a8fc:	0717      	lsls	r7, r2, #28
 800a8fe:	d50b      	bpl.n	800a918 <HAL_UART_IRQHandler+0x188>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a900:	f005 0620 	and.w	r6, r5, #32
 800a904:	4330      	orrs	r0, r6
 800a906:	d007      	beq.n	800a918 <HAL_UART_IRQHandler+0x188>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a908:	2008      	movs	r0, #8
 800a90a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a90c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a910:	f040 0008 	orr.w	r0, r0, #8
 800a914:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a918:	0516      	lsls	r6, r2, #20
 800a91a:	d50a      	bpl.n	800a932 <HAL_UART_IRQHandler+0x1a2>
 800a91c:	0168      	lsls	r0, r5, #5
 800a91e:	d508      	bpl.n	800a932 <HAL_UART_IRQHandler+0x1a2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a920:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a924:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a926:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a92a:	f040 0020 	orr.w	r0, r0, #32
 800a92e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a932:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a936:	2800      	cmp	r0, #0
 800a938:	f43f af62 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a93c:	0692      	lsls	r2, r2, #26
 800a93e:	d50b      	bpl.n	800a958 <HAL_UART_IRQHandler+0x1c8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a940:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a944:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800a948:	ea55 0201 	orrs.w	r2, r5, r1
 800a94c:	d004      	beq.n	800a958 <HAL_UART_IRQHandler+0x1c8>
        if (huart->RxISR != NULL)
 800a94e:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800a950:	b112      	cbz	r2, 800a958 <HAL_UART_IRQHandler+0x1c8>
          huart->RxISR(huart);
 800a952:	4620      	mov	r0, r4
 800a954:	4790      	blx	r2
 800a956:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800a958:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a95c:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a95e:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a962:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800a966:	4315      	orrs	r5, r2
 800a968:	f000 80c0 	beq.w	800aaec <HAL_UART_IRQHandler+0x35c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a970:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a974:	e843 2100 	strex	r1, r2, [r3]
 800a978:	2900      	cmp	r1, #0
 800a97a:	d1f7      	bne.n	800a96c <HAL_UART_IRQHandler+0x1dc>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a97c:	483f      	ldr	r0, [pc, #252]	; (800aa7c <HAL_UART_IRQHandler+0x2ec>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97e:	f103 0208 	add.w	r2, r3, #8
 800a982:	e852 2f00 	ldrex	r2, [r2]
 800a986:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a988:	f103 0508 	add.w	r5, r3, #8
 800a98c:	e845 2100 	strex	r1, r2, [r5]
 800a990:	2900      	cmp	r1, #0
 800a992:	d1f4      	bne.n	800a97e <HAL_UART_IRQHandler+0x1ee>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a994:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800a996:	2a01      	cmp	r2, #1
 800a998:	d051      	beq.n	800aa3e <HAL_UART_IRQHandler+0x2ae>
  huart->RxState = HAL_UART_STATE_READY;
 800a99a:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a99c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800a99e:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9a2:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9a4:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800a9a6:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9a8:	064f      	lsls	r7, r1, #25
 800a9aa:	d559      	bpl.n	800aa60 <HAL_UART_IRQHandler+0x2d0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ac:	f103 0208 	add.w	r2, r3, #8
 800a9b0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b8:	f103 0008 	add.w	r0, r3, #8
 800a9bc:	e840 2100 	strex	r1, r2, [r0]
 800a9c0:	2900      	cmp	r1, #0
 800a9c2:	d1f3      	bne.n	800a9ac <HAL_UART_IRQHandler+0x21c>
          if (huart->hdmarx != NULL)
 800a9c4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d04a      	beq.n	800aa60 <HAL_UART_IRQHandler+0x2d0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a9ca:	4b2d      	ldr	r3, [pc, #180]	; (800aa80 <HAL_UART_IRQHandler+0x2f0>)
 800a9cc:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a9ce:	f7fb fe57 	bl	8006680 <HAL_DMA_Abort_IT>
 800a9d2:	2800      	cmp	r0, #0
 800a9d4:	f43f af14 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a9d8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a9da:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a9dc:	e00d      	b.n	800a9fa <HAL_UART_IRQHandler+0x26a>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a9de:	0697      	lsls	r7, r2, #26
 800a9e0:	f57f aee9 	bpl.w	800a7b6 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a9e4:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a9e8:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800a9ec:	433e      	orrs	r6, r7
 800a9ee:	f43f aee2 	beq.w	800a7b6 <HAL_UART_IRQHandler+0x26>
      if (huart->RxISR != NULL)
 800a9f2:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f43f af03 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
}
 800a9fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a9fe:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa00:	0757      	lsls	r7, r2, #29
 800aa02:	f57f af7b 	bpl.w	800a8fc <HAL_UART_IRQHandler+0x16c>
 800aa06:	07ce      	lsls	r6, r1, #31
 800aa08:	f57f af78 	bpl.w	800a8fc <HAL_UART_IRQHandler+0x16c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aa0c:	2604      	movs	r6, #4
 800aa0e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aa10:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800aa14:	f046 0602 	orr.w	r6, r6, #2
 800aa18:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800aa1c:	e76e      	b.n	800a8fc <HAL_UART_IRQHandler+0x16c>
    if (huart->TxISR != NULL)
 800aa1e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f43f aeed 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
      huart->TxISR(huart);
 800aa26:	4620      	mov	r0, r4
}
 800aa28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800aa2c:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aa2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800aa32:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aa34:	621a      	str	r2, [r3, #32]
}
 800aa36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800aa3a:	f000 bc3d 	b.w	800b2b8 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa42:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa46:	e843 2100 	strex	r1, r2, [r3]
 800aa4a:	2900      	cmp	r1, #0
 800aa4c:	d0a5      	beq.n	800a99a <HAL_UART_IRQHandler+0x20a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa4e:	e853 2f00 	ldrex	r2, [r3]
 800aa52:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa56:	e843 2100 	strex	r1, r2, [r3]
 800aa5a:	2900      	cmp	r1, #0
 800aa5c:	d1ef      	bne.n	800aa3e <HAL_UART_IRQHandler+0x2ae>
 800aa5e:	e79c      	b.n	800a99a <HAL_UART_IRQHandler+0x20a>
            HAL_UART_ErrorCallback(huart);
 800aa60:	4620      	mov	r0, r4
 800aa62:	f7ff fe87 	bl	800a774 <HAL_UART_ErrorCallback>
 800aa66:	e6cb      	b.n	800a800 <HAL_UART_IRQHandler+0x70>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aa68:	4620      	mov	r0, r4
}
 800aa6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aa6e:	f000 bc27 	b.w	800b2c0 <HAL_UARTEx_TxFifoEmptyCallback>
 800aa72:	bf00      	nop
 800aa74:	10000001 	.word	0x10000001
 800aa78:	04000120 	.word	0x04000120
 800aa7c:	effffffe 	.word	0xeffffffe
 800aa80:	0800a779 	.word	0x0800a779
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa84:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800aa88:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800aa8c:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa90:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800aa92:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa94:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800aa96:	2a00      	cmp	r2, #0
 800aa98:	f43f aeb2 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
 800aa9c:	2900      	cmp	r1, #0
 800aa9e:	f43f aeaf 	beq.w	800a800 <HAL_UART_IRQHandler+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aaa6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaaa:	e843 2000 	strex	r0, r2, [r3]
 800aaae:	2800      	cmp	r0, #0
 800aab0:	d1f7      	bne.n	800aaa2 <HAL_UART_IRQHandler+0x312>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aab2:	4d11      	ldr	r5, [pc, #68]	; (800aaf8 <HAL_UART_IRQHandler+0x368>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab4:	f103 0208 	add.w	r2, r3, #8
 800aab8:	e852 2f00 	ldrex	r2, [r2]
 800aabc:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabe:	f103 0608 	add.w	r6, r3, #8
 800aac2:	e846 2000 	strex	r0, r2, [r6]
 800aac6:	2800      	cmp	r0, #0
 800aac8:	d1f4      	bne.n	800aab4 <HAL_UART_IRQHandler+0x324>
        huart->RxState = HAL_UART_STATE_READY;
 800aaca:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800aacc:	6720      	str	r0, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800aace:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aad2:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aad8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aadc:	e843 2000 	strex	r0, r2, [r3]
 800aae0:	2800      	cmp	r0, #0
 800aae2:	d1f7      	bne.n	800aad4 <HAL_UART_IRQHandler+0x344>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aae4:	4620      	mov	r0, r4
 800aae6:	f7ff fe51 	bl	800a78c <HAL_UARTEx_RxEventCallback>
 800aaea:	e689      	b.n	800a800 <HAL_UART_IRQHandler+0x70>
        HAL_UART_ErrorCallback(huart);
 800aaec:	4620      	mov	r0, r4
 800aaee:	f7ff fe41 	bl	800a774 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaf2:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 800aaf6:	e683      	b.n	800a800 <HAL_UART_IRQHandler+0x70>
 800aaf8:	effffffe 	.word	0xeffffffe

0800aafc <UART_SetConfig>:
{
 800aafc:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aafe:	6883      	ldr	r3, [r0, #8]
{
 800ab00:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab02:	49c9      	ldr	r1, [pc, #804]	; (800ae28 <UART_SetConfig+0x32c>)
{
 800ab04:	b087      	sub	sp, #28
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab06:	68e7      	ldr	r7, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ab08:	4dc8      	ldr	r5, [pc, #800]	; (800ae2c <UART_SetConfig+0x330>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab0a:	e9d0 2604 	ldrd	r2, r6, [r0, #16]
 800ab0e:	431a      	orrs	r2, r3
  if (UART_INSTANCE_LOWPOWER(huart))
 800ab10:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab12:	69c0      	ldr	r0, [r0, #28]
 800ab14:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab16:	681e      	ldr	r6, [r3, #0]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ab18:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab1a:	ea01 0106 	and.w	r1, r1, r6
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab1e:	ea42 0200 	orr.w	r2, r2, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ab22:	69a6      	ldr	r6, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab24:	ea42 0201 	orr.w	r2, r2, r1
 800ab28:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab2a:	685a      	ldr	r2, [r3, #4]
 800ab2c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800ab30:	ea42 0207 	orr.w	r2, r2, r7
 800ab34:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ab36:	f000 80e1 	beq.w	800acfc <UART_SetConfig+0x200>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab3a:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800ab3c:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab3e:	49bc      	ldr	r1, [pc, #752]	; (800ae30 <UART_SetConfig+0x334>)
    tmpreg |= huart->Init.OneBitSampling;
 800ab40:	4332      	orrs	r2, r6
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab42:	4ebc      	ldr	r6, [pc, #752]	; (800ae34 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab44:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ab46:	6a65      	ldr	r5, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab48:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab4a:	ea42 0201 	orr.w	r2, r2, r1
 800ab4e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ab50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab52:	f022 020f 	bic.w	r2, r2, #15
 800ab56:	ea42 0205 	orr.w	r2, r2, r5
 800ab5a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab5c:	d023      	beq.n	800aba6 <UART_SetConfig+0xaa>
 800ab5e:	4ab6      	ldr	r2, [pc, #728]	; (800ae38 <UART_SetConfig+0x33c>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d075      	beq.n	800ac50 <UART_SetConfig+0x154>
 800ab64:	4ab5      	ldr	r2, [pc, #724]	; (800ae3c <UART_SetConfig+0x340>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	f000 81bc 	beq.w	800aee4 <UART_SetConfig+0x3e8>
 800ab6c:	4ab4      	ldr	r2, [pc, #720]	; (800ae40 <UART_SetConfig+0x344>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	f000 81e8 	beq.w	800af44 <UART_SetConfig+0x448>
 800ab74:	4ab3      	ldr	r2, [pc, #716]	; (800ae44 <UART_SetConfig+0x348>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	f000 81a4 	beq.w	800aec4 <UART_SetConfig+0x3c8>
 800ab7c:	4ab2      	ldr	r2, [pc, #712]	; (800ae48 <UART_SetConfig+0x34c>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	f000 81ea 	beq.w	800af58 <UART_SetConfig+0x45c>
 800ab84:	4ab1      	ldr	r2, [pc, #708]	; (800ae4c <UART_SetConfig+0x350>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	f000 8235 	beq.w	800aff6 <UART_SetConfig+0x4fa>
 800ab8c:	4ab0      	ldr	r2, [pc, #704]	; (800ae50 <UART_SetConfig+0x354>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	f000 8227 	beq.w	800afe2 <UART_SetConfig+0x4e6>
        ret = HAL_ERROR;
 800ab94:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 800ab96:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800ab9a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800ab9c:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800ab9e:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 800aba2:	b007      	add	sp, #28
 800aba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aba6:	4bab      	ldr	r3, [pc, #684]	; (800ae54 <UART_SetConfig+0x358>)
 800aba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abaa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800abae:	2b28      	cmp	r3, #40	; 0x28
 800abb0:	d8f0      	bhi.n	800ab94 <UART_SetConfig+0x98>
 800abb2:	4aa9      	ldr	r2, [pc, #676]	; (800ae58 <UART_SetConfig+0x35c>)
 800abb4:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abb6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800abba:	d054      	beq.n	800ac66 <UART_SetConfig+0x16a>
    switch (clocksource)
 800abbc:	2b20      	cmp	r3, #32
 800abbe:	f200 818b 	bhi.w	800aed8 <UART_SetConfig+0x3dc>
 800abc2:	2b20      	cmp	r3, #32
 800abc4:	d8e6      	bhi.n	800ab94 <UART_SetConfig+0x98>
 800abc6:	a201      	add	r2, pc, #4	; (adr r2, 800abcc <UART_SetConfig+0xd0>)
 800abc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abcc:	0800ae23 	.word	0x0800ae23
 800abd0:	0800ae1d 	.word	0x0800ae1d
 800abd4:	0800ab95 	.word	0x0800ab95
 800abd8:	0800ab95 	.word	0x0800ab95
 800abdc:	0800ae0d 	.word	0x0800ae0d
 800abe0:	0800ab95 	.word	0x0800ab95
 800abe4:	0800ab95 	.word	0x0800ab95
 800abe8:	0800ab95 	.word	0x0800ab95
 800abec:	0800adff 	.word	0x0800adff
 800abf0:	0800ab95 	.word	0x0800ab95
 800abf4:	0800ab95 	.word	0x0800ab95
 800abf8:	0800ab95 	.word	0x0800ab95
 800abfc:	0800ab95 	.word	0x0800ab95
 800ac00:	0800ab95 	.word	0x0800ab95
 800ac04:	0800ab95 	.word	0x0800ab95
 800ac08:	0800ab95 	.word	0x0800ab95
 800ac0c:	0800ade9 	.word	0x0800ade9
 800ac10:	0800ab95 	.word	0x0800ab95
 800ac14:	0800ab95 	.word	0x0800ab95
 800ac18:	0800ab95 	.word	0x0800ab95
 800ac1c:	0800ab95 	.word	0x0800ab95
 800ac20:	0800ab95 	.word	0x0800ab95
 800ac24:	0800ab95 	.word	0x0800ab95
 800ac28:	0800ab95 	.word	0x0800ab95
 800ac2c:	0800ab95 	.word	0x0800ab95
 800ac30:	0800ab95 	.word	0x0800ab95
 800ac34:	0800ab95 	.word	0x0800ab95
 800ac38:	0800ab95 	.word	0x0800ab95
 800ac3c:	0800ab95 	.word	0x0800ab95
 800ac40:	0800ab95 	.word	0x0800ab95
 800ac44:	0800ab95 	.word	0x0800ab95
 800ac48:	0800ab95 	.word	0x0800ab95
 800ac4c:	0800adbd 	.word	0x0800adbd
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac50:	4b80      	ldr	r3, [pc, #512]	; (800ae54 <UART_SetConfig+0x358>)
 800ac52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac54:	f003 0307 	and.w	r3, r3, #7
 800ac58:	2b05      	cmp	r3, #5
 800ac5a:	d89b      	bhi.n	800ab94 <UART_SetConfig+0x98>
 800ac5c:	4a7f      	ldr	r2, [pc, #508]	; (800ae5c <UART_SetConfig+0x360>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac5e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800ac62:	5cd3      	ldrb	r3, [r2, r3]
 800ac64:	d1aa      	bne.n	800abbc <UART_SetConfig+0xc0>
    switch (clocksource)
 800ac66:	2b20      	cmp	r3, #32
 800ac68:	f200 8169 	bhi.w	800af3e <UART_SetConfig+0x442>
 800ac6c:	2b20      	cmp	r3, #32
 800ac6e:	d891      	bhi.n	800ab94 <UART_SetConfig+0x98>
 800ac70:	a201      	add	r2, pc, #4	; (adr r2, 800ac78 <UART_SetConfig+0x17c>)
 800ac72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac76:	bf00      	nop
 800ac78:	0800afd9 	.word	0x0800afd9
 800ac7c:	0800afc9 	.word	0x0800afc9
 800ac80:	0800ab95 	.word	0x0800ab95
 800ac84:	0800ab95 	.word	0x0800ab95
 800ac88:	0800afcf 	.word	0x0800afcf
 800ac8c:	0800ab95 	.word	0x0800ab95
 800ac90:	0800ab95 	.word	0x0800ab95
 800ac94:	0800ab95 	.word	0x0800ab95
 800ac98:	0800afb7 	.word	0x0800afb7
 800ac9c:	0800ab95 	.word	0x0800ab95
 800aca0:	0800ab95 	.word	0x0800ab95
 800aca4:	0800ab95 	.word	0x0800ab95
 800aca8:	0800ab95 	.word	0x0800ab95
 800acac:	0800ab95 	.word	0x0800ab95
 800acb0:	0800ab95 	.word	0x0800ab95
 800acb4:	0800ab95 	.word	0x0800ab95
 800acb8:	0800afa3 	.word	0x0800afa3
 800acbc:	0800ab95 	.word	0x0800ab95
 800acc0:	0800ab95 	.word	0x0800ab95
 800acc4:	0800ab95 	.word	0x0800ab95
 800acc8:	0800ab95 	.word	0x0800ab95
 800accc:	0800ab95 	.word	0x0800ab95
 800acd0:	0800ab95 	.word	0x0800ab95
 800acd4:	0800ab95 	.word	0x0800ab95
 800acd8:	0800ab95 	.word	0x0800ab95
 800acdc:	0800ab95 	.word	0x0800ab95
 800ace0:	0800ab95 	.word	0x0800ab95
 800ace4:	0800ab95 	.word	0x0800ab95
 800ace8:	0800ab95 	.word	0x0800ab95
 800acec:	0800ab95 	.word	0x0800ab95
 800acf0:	0800ab95 	.word	0x0800ab95
 800acf4:	0800ab95 	.word	0x0800ab95
 800acf8:	0800af05 	.word	0x0800af05
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800acfc:	6899      	ldr	r1, [r3, #8]
 800acfe:	4a4c      	ldr	r2, [pc, #304]	; (800ae30 <UART_SetConfig+0x334>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad00:	4854      	ldr	r0, [pc, #336]	; (800ae54 <UART_SetConfig+0x358>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad02:	400a      	ands	r2, r1
 800ad04:	4332      	orrs	r2, r6
 800ad06:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad0a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ad0c:	f022 020f 	bic.w	r2, r2, #15
 800ad10:	430a      	orrs	r2, r1
 800ad12:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad14:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800ad16:	f003 0307 	and.w	r3, r3, #7
 800ad1a:	2b05      	cmp	r3, #5
 800ad1c:	f63f af3a 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800ad20:	4a4f      	ldr	r2, [pc, #316]	; (800ae60 <UART_SetConfig+0x364>)
 800ad22:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800ad24:	2b20      	cmp	r3, #32
 800ad26:	f200 80e7 	bhi.w	800aef8 <UART_SetConfig+0x3fc>
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	f67f af32 	bls.w	800ab94 <UART_SetConfig+0x98>
 800ad30:	3b02      	subs	r3, #2
 800ad32:	2b1e      	cmp	r3, #30
 800ad34:	f63f af2e 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800ad38:	a201      	add	r2, pc, #4	; (adr r2, 800ad40 <UART_SetConfig+0x244>)
 800ad3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad3e:	bf00      	nop
 800ad40:	0800af9d 	.word	0x0800af9d
 800ad44:	0800ab95 	.word	0x0800ab95
 800ad48:	0800af93 	.word	0x0800af93
 800ad4c:	0800ab95 	.word	0x0800ab95
 800ad50:	0800ab95 	.word	0x0800ab95
 800ad54:	0800ab95 	.word	0x0800ab95
 800ad58:	0800af81 	.word	0x0800af81
 800ad5c:	0800ab95 	.word	0x0800ab95
 800ad60:	0800ab95 	.word	0x0800ab95
 800ad64:	0800ab95 	.word	0x0800ab95
 800ad68:	0800ab95 	.word	0x0800ab95
 800ad6c:	0800ab95 	.word	0x0800ab95
 800ad70:	0800ab95 	.word	0x0800ab95
 800ad74:	0800ab95 	.word	0x0800ab95
 800ad78:	0800af6d 	.word	0x0800af6d
 800ad7c:	0800ab95 	.word	0x0800ab95
 800ad80:	0800ab95 	.word	0x0800ab95
 800ad84:	0800ab95 	.word	0x0800ab95
 800ad88:	0800ab95 	.word	0x0800ab95
 800ad8c:	0800ab95 	.word	0x0800ab95
 800ad90:	0800ab95 	.word	0x0800ab95
 800ad94:	0800ab95 	.word	0x0800ab95
 800ad98:	0800ab95 	.word	0x0800ab95
 800ad9c:	0800ab95 	.word	0x0800ab95
 800ada0:	0800ab95 	.word	0x0800ab95
 800ada4:	0800ab95 	.word	0x0800ab95
 800ada8:	0800ab95 	.word	0x0800ab95
 800adac:	0800ab95 	.word	0x0800ab95
 800adb0:	0800ab95 	.word	0x0800ab95
 800adb4:	0800ab95 	.word	0x0800ab95
 800adb8:	0800ae71 	.word	0x0800ae71
        pclk = (uint32_t) CSI_VALUE;
 800adbc:	4829      	ldr	r0, [pc, #164]	; (800ae64 <UART_SetConfig+0x368>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adbe:	4b2a      	ldr	r3, [pc, #168]	; (800ae68 <UART_SetConfig+0x36c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800adc0:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adc4:	6862      	ldr	r2, [r4, #4]
 800adc6:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800adca:	fbb0 f3f3 	udiv	r3, r0, r3
 800adce:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800add2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800add6:	f1a3 0210 	sub.w	r2, r3, #16
 800adda:	428a      	cmp	r2, r1
 800addc:	f63f aeda 	bhi.w	800ab94 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ade0:	6822      	ldr	r2, [r4, #0]
 800ade2:	2000      	movs	r0, #0
 800ade4:	60d3      	str	r3, [r2, #12]
 800ade6:	e6d6      	b.n	800ab96 <UART_SetConfig+0x9a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ade8:	4b1a      	ldr	r3, [pc, #104]	; (800ae54 <UART_SetConfig+0x358>)
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	0692      	lsls	r2, r2, #26
 800adee:	f140 80f6 	bpl.w	800afde <UART_SetConfig+0x4e2>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	481d      	ldr	r0, [pc, #116]	; (800ae6c <UART_SetConfig+0x370>)
 800adf6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800adfa:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800adfc:	e7df      	b.n	800adbe <UART_SetConfig+0x2c2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adfe:	a803      	add	r0, sp, #12
 800ae00:	f7fe fd4c 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ae04:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800ae06:	b938      	cbnz	r0, 800ae18 <UART_SetConfig+0x31c>
          pclk = (uint32_t) HSI_VALUE;
 800ae08:	2000      	movs	r0, #0
 800ae0a:	e6c4      	b.n	800ab96 <UART_SetConfig+0x9a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae0c:	4668      	mov	r0, sp
 800ae0e:	f7fe fc99 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ae12:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d0f7      	beq.n	800ae08 <UART_SetConfig+0x30c>
 800ae18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ae1a:	e7d0      	b.n	800adbe <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae1c:	f7fd fdea 	bl	80089f4 <HAL_RCC_GetPCLK2Freq>
        break;
 800ae20:	e7f1      	b.n	800ae06 <UART_SetConfig+0x30a>
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae22:	f7fd fd9f 	bl	8008964 <HAL_RCC_GetPCLK1Freq>
        break;
 800ae26:	e7ee      	b.n	800ae06 <UART_SetConfig+0x30a>
 800ae28:	cfff69f3 	.word	0xcfff69f3
 800ae2c:	58000c00 	.word	0x58000c00
 800ae30:	11fff4ff 	.word	0x11fff4ff
 800ae34:	40011000 	.word	0x40011000
 800ae38:	40004400 	.word	0x40004400
 800ae3c:	40004800 	.word	0x40004800
 800ae40:	40004c00 	.word	0x40004c00
 800ae44:	40005000 	.word	0x40005000
 800ae48:	40011400 	.word	0x40011400
 800ae4c:	40007800 	.word	0x40007800
 800ae50:	40007c00 	.word	0x40007c00
 800ae54:	58024400 	.word	0x58024400
 800ae58:	0801867c 	.word	0x0801867c
 800ae5c:	080186a8 	.word	0x080186a8
 800ae60:	080186b0 	.word	0x080186b0
 800ae64:	003d0900 	.word	0x003d0900
 800ae68:	080186b8 	.word	0x080186b8
 800ae6c:	03d09000 	.word	0x03d09000
        pclk = (uint32_t) CSI_VALUE;
 800ae70:	4868      	ldr	r0, [pc, #416]	; (800b014 <UART_SetConfig+0x518>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ae72:	4b69      	ldr	r3, [pc, #420]	; (800b018 <UART_SetConfig+0x51c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae74:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ae76:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae7a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ae7e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae82:	4299      	cmp	r1, r3
 800ae84:	f63f ae86 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800ae88:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800ae8c:	f63f ae82 	bhi.w	800ab94 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae90:	2300      	movs	r3, #0
 800ae92:	2100      	movs	r1, #0
 800ae94:	f7f5 fa7c 	bl	8000390 <__aeabi_uldivmod>
 800ae98:	462a      	mov	r2, r5
 800ae9a:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800ae9e:	2300      	movs	r3, #0
 800aea0:	020f      	lsls	r7, r1, #8
 800aea2:	0206      	lsls	r6, r0, #8
 800aea4:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800aea8:	eb16 000c 	adds.w	r0, r6, ip
 800aeac:	f147 0100 	adc.w	r1, r7, #0
 800aeb0:	f7f5 fa6e 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aeb4:	4a59      	ldr	r2, [pc, #356]	; (800b01c <UART_SetConfig+0x520>)
 800aeb6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aeba:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aebc:	4291      	cmp	r1, r2
 800aebe:	f63f ae69 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800aec2:	e78d      	b.n	800ade0 <UART_SetConfig+0x2e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aec4:	4b56      	ldr	r3, [pc, #344]	; (800b020 <UART_SetConfig+0x524>)
 800aec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aec8:	f003 0307 	and.w	r3, r3, #7
 800aecc:	2b05      	cmp	r3, #5
 800aece:	f63f ae61 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800aed2:	4a54      	ldr	r2, [pc, #336]	; (800b024 <UART_SetConfig+0x528>)
 800aed4:	5cd3      	ldrb	r3, [r2, r3]
 800aed6:	e66e      	b.n	800abb6 <UART_SetConfig+0xba>
    switch (clocksource)
 800aed8:	2b40      	cmp	r3, #64	; 0x40
 800aeda:	f47f ae5b 	bne.w	800ab94 <UART_SetConfig+0x98>
 800aede:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800aee2:	e76c      	b.n	800adbe <UART_SetConfig+0x2c2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aee4:	4b4e      	ldr	r3, [pc, #312]	; (800b020 <UART_SetConfig+0x524>)
 800aee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aee8:	f003 0307 	and.w	r3, r3, #7
 800aeec:	2b05      	cmp	r3, #5
 800aeee:	f63f ae51 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800aef2:	4a4d      	ldr	r2, [pc, #308]	; (800b028 <UART_SetConfig+0x52c>)
 800aef4:	5cd3      	ldrb	r3, [r2, r3]
 800aef6:	e65e      	b.n	800abb6 <UART_SetConfig+0xba>
    switch (clocksource)
 800aef8:	2b40      	cmp	r3, #64	; 0x40
 800aefa:	f47f ae4b 	bne.w	800ab94 <UART_SetConfig+0x98>
 800aefe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800af02:	e7b6      	b.n	800ae72 <UART_SetConfig+0x376>
        pclk = (uint32_t) CSI_VALUE;
 800af04:	4843      	ldr	r0, [pc, #268]	; (800b014 <UART_SetConfig+0x518>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af06:	4b44      	ldr	r3, [pc, #272]	; (800b018 <UART_SetConfig+0x51c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af08:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af0c:	6862      	ldr	r2, [r4, #4]
 800af0e:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 800af12:	0853      	lsrs	r3, r2, #1
 800af14:	fbb0 f0f5 	udiv	r0, r0, r5
 800af18:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800af1c:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af20:	f1a0 0310 	sub.w	r3, r0, #16
 800af24:	428b      	cmp	r3, r1
 800af26:	f63f ae35 	bhi.w	800ab94 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af2a:	f020 020f 	bic.w	r2, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af2e:	f3c0 0342 	ubfx	r3, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800af32:	6821      	ldr	r1, [r4, #0]
 800af34:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af36:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800af38:	4313      	orrs	r3, r2
 800af3a:	60cb      	str	r3, [r1, #12]
 800af3c:	e62b      	b.n	800ab96 <UART_SetConfig+0x9a>
    switch (clocksource)
 800af3e:	2b40      	cmp	r3, #64	; 0x40
 800af40:	d0e1      	beq.n	800af06 <UART_SetConfig+0x40a>
 800af42:	e627      	b.n	800ab94 <UART_SetConfig+0x98>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af44:	4b36      	ldr	r3, [pc, #216]	; (800b020 <UART_SetConfig+0x524>)
 800af46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af48:	f003 0307 	and.w	r3, r3, #7
 800af4c:	2b05      	cmp	r3, #5
 800af4e:	f63f ae21 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800af52:	4a36      	ldr	r2, [pc, #216]	; (800b02c <UART_SetConfig+0x530>)
 800af54:	5cd3      	ldrb	r3, [r2, r3]
 800af56:	e62e      	b.n	800abb6 <UART_SetConfig+0xba>
 800af58:	4b31      	ldr	r3, [pc, #196]	; (800b020 <UART_SetConfig+0x524>)
 800af5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af60:	2b28      	cmp	r3, #40	; 0x28
 800af62:	f63f ae17 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800af66:	4a32      	ldr	r2, [pc, #200]	; (800b030 <UART_SetConfig+0x534>)
 800af68:	5cd3      	ldrb	r3, [r2, r3]
 800af6a:	e624      	b.n	800abb6 <UART_SetConfig+0xba>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af6c:	4b2c      	ldr	r3, [pc, #176]	; (800b020 <UART_SetConfig+0x524>)
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	0690      	lsls	r0, r2, #26
 800af72:	d54a      	bpl.n	800b00a <UART_SetConfig+0x50e>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	482f      	ldr	r0, [pc, #188]	; (800b034 <UART_SetConfig+0x538>)
 800af78:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800af7c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800af7e:	e778      	b.n	800ae72 <UART_SetConfig+0x376>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af80:	a803      	add	r0, sp, #12
 800af82:	f7fe fc8b 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af86:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800af88:	2800      	cmp	r0, #0
 800af8a:	f43f af3d 	beq.w	800ae08 <UART_SetConfig+0x30c>
 800af8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800af90:	e76f      	b.n	800ae72 <UART_SetConfig+0x376>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af92:	4668      	mov	r0, sp
 800af94:	f7fe fbd6 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af98:	9801      	ldr	r0, [sp, #4]
        break;
 800af9a:	e7f5      	b.n	800af88 <UART_SetConfig+0x48c>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af9c:	f7fe fbc0 	bl	8009720 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800afa0:	e7f2      	b.n	800af88 <UART_SetConfig+0x48c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afa2:	4b1f      	ldr	r3, [pc, #124]	; (800b020 <UART_SetConfig+0x524>)
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	0691      	lsls	r1, r2, #26
 800afa8:	d531      	bpl.n	800b00e <UART_SetConfig+0x512>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4821      	ldr	r0, [pc, #132]	; (800b034 <UART_SetConfig+0x538>)
 800afae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800afb2:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800afb4:	e7a7      	b.n	800af06 <UART_SetConfig+0x40a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afb6:	a803      	add	r0, sp, #12
 800afb8:	f7fe fc70 	bl	800989c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800afbc:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f43f af22 	beq.w	800ae08 <UART_SetConfig+0x30c>
 800afc4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800afc6:	e79e      	b.n	800af06 <UART_SetConfig+0x40a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800afc8:	f7fd fd14 	bl	80089f4 <HAL_RCC_GetPCLK2Freq>
        break;
 800afcc:	e7f7      	b.n	800afbe <UART_SetConfig+0x4c2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afce:	4668      	mov	r0, sp
 800afd0:	f7fe fbb8 	bl	8009744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800afd4:	9801      	ldr	r0, [sp, #4]
        break;
 800afd6:	e7f2      	b.n	800afbe <UART_SetConfig+0x4c2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800afd8:	f7fd fcc4 	bl	8008964 <HAL_RCC_GetPCLK1Freq>
        break;
 800afdc:	e7ef      	b.n	800afbe <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800afde:	4815      	ldr	r0, [pc, #84]	; (800b034 <UART_SetConfig+0x538>)
 800afe0:	e6ed      	b.n	800adbe <UART_SetConfig+0x2c2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800afe2:	4b0f      	ldr	r3, [pc, #60]	; (800b020 <UART_SetConfig+0x524>)
 800afe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afe6:	f003 0307 	and.w	r3, r3, #7
 800afea:	2b05      	cmp	r3, #5
 800afec:	f63f add2 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800aff0:	4a11      	ldr	r2, [pc, #68]	; (800b038 <UART_SetConfig+0x53c>)
 800aff2:	5cd3      	ldrb	r3, [r2, r3]
 800aff4:	e5df      	b.n	800abb6 <UART_SetConfig+0xba>
 800aff6:	4b0a      	ldr	r3, [pc, #40]	; (800b020 <UART_SetConfig+0x524>)
 800aff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800affa:	f003 0307 	and.w	r3, r3, #7
 800affe:	2b05      	cmp	r3, #5
 800b000:	f63f adc8 	bhi.w	800ab94 <UART_SetConfig+0x98>
 800b004:	4a0d      	ldr	r2, [pc, #52]	; (800b03c <UART_SetConfig+0x540>)
 800b006:	5cd3      	ldrb	r3, [r2, r3]
 800b008:	e5d5      	b.n	800abb6 <UART_SetConfig+0xba>
          pclk = (uint32_t) HSI_VALUE;
 800b00a:	480a      	ldr	r0, [pc, #40]	; (800b034 <UART_SetConfig+0x538>)
 800b00c:	e731      	b.n	800ae72 <UART_SetConfig+0x376>
          pclk = (uint32_t) HSI_VALUE;
 800b00e:	4809      	ldr	r0, [pc, #36]	; (800b034 <UART_SetConfig+0x538>)
 800b010:	e779      	b.n	800af06 <UART_SetConfig+0x40a>
 800b012:	bf00      	nop
 800b014:	003d0900 	.word	0x003d0900
 800b018:	080186b8 	.word	0x080186b8
 800b01c:	000ffcff 	.word	0x000ffcff
 800b020:	58024400 	.word	0x58024400
 800b024:	080186a8 	.word	0x080186a8
 800b028:	080186a8 	.word	0x080186a8
 800b02c:	080186a8 	.word	0x080186a8
 800b030:	0801867c 	.word	0x0801867c
 800b034:	03d09000 	.word	0x03d09000
 800b038:	080186a8 	.word	0x080186a8
 800b03c:	080186a8 	.word	0x080186a8

0800b040 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b040:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b042:	07da      	lsls	r2, r3, #31
{
 800b044:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b046:	d506      	bpl.n	800b056 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b048:	6801      	ldr	r1, [r0, #0]
 800b04a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800b04c:	684a      	ldr	r2, [r1, #4]
 800b04e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b052:	4322      	orrs	r2, r4
 800b054:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b056:	079c      	lsls	r4, r3, #30
 800b058:	d506      	bpl.n	800b068 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b05a:	6801      	ldr	r1, [r0, #0]
 800b05c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800b05e:	684a      	ldr	r2, [r1, #4]
 800b060:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b064:	4322      	orrs	r2, r4
 800b066:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b068:	0759      	lsls	r1, r3, #29
 800b06a:	d506      	bpl.n	800b07a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b06c:	6801      	ldr	r1, [r0, #0]
 800b06e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b070:	684a      	ldr	r2, [r1, #4]
 800b072:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b076:	4322      	orrs	r2, r4
 800b078:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b07a:	071a      	lsls	r2, r3, #28
 800b07c:	d506      	bpl.n	800b08c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b07e:	6801      	ldr	r1, [r0, #0]
 800b080:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800b082:	684a      	ldr	r2, [r1, #4]
 800b084:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b088:	4322      	orrs	r2, r4
 800b08a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b08c:	06dc      	lsls	r4, r3, #27
 800b08e:	d506      	bpl.n	800b09e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b090:	6801      	ldr	r1, [r0, #0]
 800b092:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b094:	688a      	ldr	r2, [r1, #8]
 800b096:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b09a:	4322      	orrs	r2, r4
 800b09c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b09e:	0699      	lsls	r1, r3, #26
 800b0a0:	d506      	bpl.n	800b0b0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b0a2:	6801      	ldr	r1, [r0, #0]
 800b0a4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800b0a6:	688a      	ldr	r2, [r1, #8]
 800b0a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0ac:	4322      	orrs	r2, r4
 800b0ae:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b0b0:	065a      	lsls	r2, r3, #25
 800b0b2:	d50a      	bpl.n	800b0ca <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b0b4:	6801      	ldr	r1, [r0, #0]
 800b0b6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b0b8:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b0ba:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b0be:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800b0c2:	ea42 0204 	orr.w	r2, r2, r4
 800b0c6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b0c8:	d00b      	beq.n	800b0e2 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b0ca:	061b      	lsls	r3, r3, #24
 800b0cc:	d506      	bpl.n	800b0dc <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b0ce:	6802      	ldr	r2, [r0, #0]
 800b0d0:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b0d2:	6853      	ldr	r3, [r2, #4]
 800b0d4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b0d8:	430b      	orrs	r3, r1
 800b0da:	6053      	str	r3, [r2, #4]
}
 800b0dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0e0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b0e2:	684a      	ldr	r2, [r1, #4]
 800b0e4:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800b0e6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800b0ea:	4322      	orrs	r2, r4
 800b0ec:	604a      	str	r2, [r1, #4]
 800b0ee:	e7ec      	b.n	800b0ca <UART_AdvFeatureConfig+0x8a>

0800b0f0 <UART_WaitOnFlagUntilTimeout>:
{
 800b0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b0f8:	4607      	mov	r7, r0
 800b0fa:	460e      	mov	r6, r1
 800b0fc:	4615      	mov	r5, r2
 800b0fe:	4699      	mov	r9, r3
 800b100:	6804      	ldr	r4, [r0, #0]
 800b102:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b106:	d10a      	bne.n	800b11e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b108:	69e3      	ldr	r3, [r4, #28]
 800b10a:	ea36 0303 	bics.w	r3, r6, r3
 800b10e:	bf0c      	ite	eq
 800b110:	2301      	moveq	r3, #1
 800b112:	2300      	movne	r3, #0
 800b114:	429d      	cmp	r5, r3
 800b116:	d0f7      	beq.n	800b108 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800b118:	2000      	movs	r0, #0
}
 800b11a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b11e:	69e3      	ldr	r3, [r4, #28]
 800b120:	ea36 0303 	bics.w	r3, r6, r3
 800b124:	bf0c      	ite	eq
 800b126:	2301      	moveq	r3, #1
 800b128:	2300      	movne	r3, #0
 800b12a:	42ab      	cmp	r3, r5
 800b12c:	d1f4      	bne.n	800b118 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b12e:	f7f9 f829 	bl	8004184 <HAL_GetTick>
 800b132:	eba0 0009 	sub.w	r0, r0, r9
 800b136:	4540      	cmp	r0, r8
 800b138:	d833      	bhi.n	800b1a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b13a:	f1b8 0f00 	cmp.w	r8, #0
 800b13e:	d030      	beq.n	800b1a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b140:	683c      	ldr	r4, [r7, #0]
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	4622      	mov	r2, r4
 800b146:	0759      	lsls	r1, r3, #29
 800b148:	d5db      	bpl.n	800b102 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b14a:	69e3      	ldr	r3, [r4, #28]
 800b14c:	051b      	lsls	r3, r3, #20
 800b14e:	d5d8      	bpl.n	800b102 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b150:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b154:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b156:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b15a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b15e:	e844 3100 	strex	r1, r3, [r4]
 800b162:	b139      	cbz	r1, 800b174 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b164:	e852 3f00 	ldrex	r3, [r2]
 800b168:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16c:	e842 3100 	strex	r1, r3, [r2]
 800b170:	2900      	cmp	r1, #0
 800b172:	d1f7      	bne.n	800b164 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b174:	f102 0308 	add.w	r3, r2, #8
 800b178:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b17c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b180:	f102 0008 	add.w	r0, r2, #8
 800b184:	e840 3100 	strex	r1, r3, [r0]
 800b188:	2900      	cmp	r1, #0
 800b18a:	d1f3      	bne.n	800b174 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800b18c:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800b18e:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800b190:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 800b194:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b19c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800b1a0:	e7bb      	b.n	800b11a <UART_WaitOnFlagUntilTimeout+0x2a>
 800b1a2:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b1a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ac:	e842 3100 	strex	r1, r3, [r2]
 800b1b0:	2900      	cmp	r1, #0
 800b1b2:	d1f7      	bne.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b4:	f102 0308 	add.w	r3, r2, #8
 800b1b8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1bc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c0:	f102 0008 	add.w	r0, r2, #8
 800b1c4:	e840 3100 	strex	r1, r3, [r0]
 800b1c8:	2900      	cmp	r1, #0
 800b1ca:	d1f3      	bne.n	800b1b4 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800b1cc:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800b1ce:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800b1d0:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800b1d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b1d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800b1dc:	e79d      	b.n	800b11a <UART_WaitOnFlagUntilTimeout+0x2a>
 800b1de:	bf00      	nop

0800b1e0 <HAL_UART_Init>:
  if (huart == NULL)
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	d066      	beq.n	800b2b2 <HAL_UART_Init+0xd2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800b1e4:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800b1e8:	b570      	push	{r4, r5, r6, lr}
 800b1ea:	4604      	mov	r4, r0
 800b1ec:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_RESET)
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d04c      	beq.n	800b28c <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800b1f2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b1f4:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b1f6:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800b1f8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800b1fc:	6813      	ldr	r3, [r2, #0]
 800b1fe:	f023 0301 	bic.w	r3, r3, #1
 800b202:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b204:	f7ff fc7a 	bl	800aafc <UART_SetConfig>
 800b208:	2801      	cmp	r0, #1
 800b20a:	d03c      	beq.n	800b286 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b20c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d135      	bne.n	800b27e <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b212:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b214:	2600      	movs	r6, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b216:	6859      	ldr	r1, [r3, #4]
 800b218:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800b21c:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b21e:	6899      	ldr	r1, [r3, #8]
 800b220:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800b224:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b226:	6819      	ldr	r1, [r3, #0]
 800b228:	f041 0101 	orr.w	r1, r1, #1
 800b22c:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b22e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800b232:	f7f8 ffa7 	bl	8004184 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b236:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800b238:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	0712      	lsls	r2, r2, #28
 800b23e:	d40e      	bmi.n	800b25e <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	075b      	lsls	r3, r3, #29
 800b244:	d427      	bmi.n	800b296 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b246:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800b248:	2220      	movs	r2, #32
  return HAL_OK;
 800b24a:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800b24c:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b250:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b254:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b258:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800b25a:	b002      	add	sp, #8
 800b25c:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b25e:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800b262:	4632      	mov	r2, r6
 800b264:	462b      	mov	r3, r5
 800b266:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b26a:	9000      	str	r0, [sp, #0]
 800b26c:	4620      	mov	r0, r4
 800b26e:	f7ff ff3f 	bl	800b0f0 <UART_WaitOnFlagUntilTimeout>
 800b272:	b9e0      	cbnz	r0, 800b2ae <HAL_UART_Init+0xce>
 800b274:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	075b      	lsls	r3, r3, #29
 800b27a:	d40c      	bmi.n	800b296 <HAL_UART_Init+0xb6>
 800b27c:	e7e3      	b.n	800b246 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800b27e:	4620      	mov	r0, r4
 800b280:	f7ff fede 	bl	800b040 <UART_AdvFeatureConfig>
 800b284:	e7c5      	b.n	800b212 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800b286:	2001      	movs	r0, #1
}
 800b288:	b002      	add	sp, #8
 800b28a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800b28c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800b290:	f7f8 fd54 	bl	8003d3c <HAL_UART_MspInit>
 800b294:	e7ad      	b.n	800b1f2 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b296:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800b29a:	462b      	mov	r3, r5
 800b29c:	2200      	movs	r2, #0
 800b29e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b2a2:	9000      	str	r0, [sp, #0]
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f7ff ff23 	bl	800b0f0 <UART_WaitOnFlagUntilTimeout>
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d0cb      	beq.n	800b246 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800b2ae:	2003      	movs	r0, #3
 800b2b0:	e7d3      	b.n	800b25a <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800b2b2:	2001      	movs	r0, #1
}
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop

0800b2b8 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b2b8:	4770      	bx	lr
 800b2ba:	bf00      	nop

0800b2bc <HAL_UARTEx_RxFifoFullCallback>:
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop

0800b2c0 <HAL_UARTEx_TxFifoEmptyCallback>:
 800b2c0:	4770      	bx	lr
 800b2c2:	bf00      	nop

0800b2c4 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b2c4:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b2c8:	2a01      	cmp	r2, #1
 800b2ca:	d017      	beq.n	800b2fc <HAL_UARTEx_DisableFifoMode+0x38>
 800b2cc:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800b2ce:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b2d0:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b2d2:	681a      	ldr	r2, [r3, #0]
{
 800b2d4:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800b2d6:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800b2da:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b2dc:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800b2de:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 800b2e0:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b2e2:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800b2e6:	f025 0501 	bic.w	r5, r5, #1
 800b2ea:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b2ec:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2ee:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800b2f0:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800b2f4:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
}
 800b2f8:	bc70      	pop	{r4, r5, r6}
 800b2fa:	4770      	bx	lr
  __HAL_LOCK(huart);
 800b2fc:	2002      	movs	r0, #2
}
 800b2fe:	4770      	bx	lr

0800b300 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b300:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b304:	2a01      	cmp	r2, #1
 800b306:	d033      	beq.n	800b370 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800b308:	4603      	mov	r3, r0
 800b30a:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b30c:	681a      	ldr	r2, [r3, #0]
{
 800b30e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800b310:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b314:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b316:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b318:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800b31a:	f020 0001 	bic.w	r0, r0, #1
 800b31e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b320:	6890      	ldr	r0, [r2, #8]
 800b322:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800b326:	4301      	orrs	r1, r0
 800b328:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b32a:	b1f5      	cbz	r5, 800b36a <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b32c:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b32e:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b330:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b334:	480f      	ldr	r0, [pc, #60]	; (800b374 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b336:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800b338:	4f0f      	ldr	r7, [pc, #60]	; (800b378 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b33a:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b33c:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b33e:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800b340:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b342:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800b344:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b346:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b34a:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800b34e:	2520      	movs	r5, #32
 800b350:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b354:	2100      	movs	r1, #0
 800b356:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b35a:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800b35c:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b35e:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b362:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800b366:	bcf0      	pop	{r4, r5, r6, r7}
 800b368:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800b36a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b36c:	4608      	mov	r0, r1
 800b36e:	e7ee      	b.n	800b34e <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800b370:	2002      	movs	r0, #2
}
 800b372:	4770      	bx	lr
 800b374:	080186d8 	.word	0x080186d8
 800b378:	080186d0 	.word	0x080186d0

0800b37c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800b37c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b380:	2a01      	cmp	r2, #1
 800b382:	d033      	beq.n	800b3ec <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800b384:	4603      	mov	r3, r0
 800b386:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b388:	681a      	ldr	r2, [r3, #0]
{
 800b38a:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800b38c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b390:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800b392:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b394:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800b396:	f020 0001 	bic.w	r0, r0, #1
 800b39a:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b39c:	6890      	ldr	r0, [r2, #8]
 800b39e:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800b3a2:	4301      	orrs	r1, r0
 800b3a4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b3a6:	b1f5      	cbz	r5, 800b3e6 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b3a8:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b3aa:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3ac:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3b0:	480f      	ldr	r0, [pc, #60]	; (800b3f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b3b2:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800b3b4:	4f0f      	ldr	r7, [pc, #60]	; (800b3f4 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3b6:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3b8:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3ba:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800b3bc:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3be:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800b3c0:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b3c2:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b3c6:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800b3ca:	2520      	movs	r5, #32
 800b3cc:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3d6:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800b3d8:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b3da:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b3de:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800b3e2:	bcf0      	pop	{r4, r5, r6, r7}
 800b3e4:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800b3e6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b3e8:	4608      	mov	r0, r1
 800b3ea:	e7ee      	b.n	800b3ca <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800b3ec:	2002      	movs	r0, #2
}
 800b3ee:	4770      	bx	lr
 800b3f0:	080186d8 	.word	0x080186d8
 800b3f4:	080186d0 	.word	0x080186d0

0800b3f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b3f8:	b084      	sub	sp, #16
 800b3fa:	b470      	push	{r4, r5, r6}
 800b3fc:	b083      	sub	sp, #12
 800b3fe:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b400:	9e0c      	ldr	r6, [sp, #48]	; 0x30
{
 800b402:	ad07      	add	r5, sp, #28
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b404:	2e01      	cmp	r6, #1
{
 800b406:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b40a:	d132      	bne.n	800b472 <USB_CoreInit+0x7a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b40c:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b40e:	4b3c      	ldr	r3, [pc, #240]	; (800b500 <USB_CoreInit+0x108>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b410:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800b414:	9913      	ldr	r1, [sp, #76]	; 0x4c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b416:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800b418:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b41a:	68c2      	ldr	r2, [r0, #12]
 800b41c:	ea03 0302 	and.w	r3, r3, r2
 800b420:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b422:	68c3      	ldr	r3, [r0, #12]
 800b424:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b428:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800b42a:	d063      	beq.n	800b4f4 <USB_CoreInit+0xfc>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800b42c:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b42e:	4a35      	ldr	r2, [pc, #212]	; (800b504 <USB_CoreInit+0x10c>)
  __IO uint32_t count = 0U;
 800b430:	9300      	str	r3, [sp, #0]
 800b432:	e002      	b.n	800b43a <USB_CoreInit+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b434:	6923      	ldr	r3, [r4, #16]
 800b436:	2b00      	cmp	r3, #0
 800b438:	db33      	blt.n	800b4a2 <USB_CoreInit+0xaa>
    if (++count > 200000U)
 800b43a:	9b00      	ldr	r3, [sp, #0]
 800b43c:	3301      	adds	r3, #1
 800b43e:	4293      	cmp	r3, r2
 800b440:	9300      	str	r3, [sp, #0]
 800b442:	d9f7      	bls.n	800b434 <USB_CoreInit+0x3c>
      return HAL_TIMEOUT;
 800b444:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800b446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d10e      	bne.n	800b46a <USB_CoreInit+0x72>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b44c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b44e:	4b2e      	ldr	r3, [pc, #184]	; (800b508 <USB_CoreInit+0x110>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b450:	b292      	uxth	r2, r2
 800b452:	65e2      	str	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b454:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800b456:	4313      	orrs	r3, r2
 800b458:	65e3      	str	r3, [r4, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b45a:	68a3      	ldr	r3, [r4, #8]
 800b45c:	f043 0306 	orr.w	r3, r3, #6
 800b460:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b462:	68a3      	ldr	r3, [r4, #8]
 800b464:	f043 0320 	orr.w	r3, r3, #32
 800b468:	60a3      	str	r3, [r4, #8]
}
 800b46a:	b003      	add	sp, #12
 800b46c:	bc70      	pop	{r4, r5, r6}
 800b46e:	b004      	add	sp, #16
 800b470:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b472:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800b474:	2100      	movs	r1, #0
    if (++count > 200000U)
 800b476:	4a23      	ldr	r2, [pc, #140]	; (800b504 <USB_CoreInit+0x10c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b47c:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800b47e:	9101      	str	r1, [sp, #4]
 800b480:	e002      	b.n	800b488 <USB_CoreInit+0x90>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b482:	6923      	ldr	r3, [r4, #16]
 800b484:	2b00      	cmp	r3, #0
 800b486:	db23      	blt.n	800b4d0 <USB_CoreInit+0xd8>
    if (++count > 200000U)
 800b488:	9b01      	ldr	r3, [sp, #4]
 800b48a:	3301      	adds	r3, #1
 800b48c:	4293      	cmp	r3, r2
 800b48e:	9301      	str	r3, [sp, #4]
 800b490:	d9f7      	bls.n	800b482 <USB_CoreInit+0x8a>
      return HAL_TIMEOUT;
 800b492:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800b494:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b496:	b9b3      	cbnz	r3, 800b4c6 <USB_CoreInit+0xce>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b498:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b49a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b49e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4a0:	e7d1      	b.n	800b446 <USB_CoreInit+0x4e>

  /* Core Soft Reset */
  count = 0U;
 800b4a2:	2300      	movs	r3, #0
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;

  do
  {
    if (++count > 200000U)
 800b4a4:	4a17      	ldr	r2, [pc, #92]	; (800b504 <USB_CoreInit+0x10c>)
  count = 0U;
 800b4a6:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b4a8:	6923      	ldr	r3, [r4, #16]
 800b4aa:	f043 0301 	orr.w	r3, r3, #1
 800b4ae:	6123      	str	r3, [r4, #16]
 800b4b0:	e003      	b.n	800b4ba <USB_CoreInit+0xc2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b4b2:	6920      	ldr	r0, [r4, #16]
 800b4b4:	f010 0001 	ands.w	r0, r0, #1
 800b4b8:	d0c5      	beq.n	800b446 <USB_CoreInit+0x4e>
    if (++count > 200000U)
 800b4ba:	9b00      	ldr	r3, [sp, #0]
 800b4bc:	3301      	adds	r3, #1
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	9300      	str	r3, [sp, #0]
 800b4c2:	d9f6      	bls.n	800b4b2 <USB_CoreInit+0xba>
 800b4c4:	e7be      	b.n	800b444 <USB_CoreInit+0x4c>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b4c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b4c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b4cc:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4ce:	e7ba      	b.n	800b446 <USB_CoreInit+0x4e>
  count = 0U;
 800b4d0:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b4d2:	4a0c      	ldr	r2, [pc, #48]	; (800b504 <USB_CoreInit+0x10c>)
  count = 0U;
 800b4d4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b4d6:	6923      	ldr	r3, [r4, #16]
 800b4d8:	f043 0301 	orr.w	r3, r3, #1
 800b4dc:	6123      	str	r3, [r4, #16]
 800b4de:	e003      	b.n	800b4e8 <USB_CoreInit+0xf0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b4e0:	6920      	ldr	r0, [r4, #16]
 800b4e2:	f010 0001 	ands.w	r0, r0, #1
 800b4e6:	d0d5      	beq.n	800b494 <USB_CoreInit+0x9c>
    if (++count > 200000U)
 800b4e8:	9b01      	ldr	r3, [sp, #4]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	9301      	str	r3, [sp, #4]
 800b4f0:	d9f6      	bls.n	800b4e0 <USB_CoreInit+0xe8>
 800b4f2:	e7ce      	b.n	800b492 <USB_CoreInit+0x9a>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b4f4:	68c3      	ldr	r3, [r0, #12]
 800b4f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4fa:	60c3      	str	r3, [r0, #12]
 800b4fc:	e796      	b.n	800b42c <USB_CoreInit+0x34>
 800b4fe:	bf00      	nop
 800b500:	ffbdffbf 	.word	0xffbdffbf
 800b504:	00030d40 	.word	0x00030d40
 800b508:	03ee0000 	.word	0x03ee0000

0800b50c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800b50c:	2a02      	cmp	r2, #2
{
 800b50e:	4603      	mov	r3, r0
 800b510:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800b512:	d00c      	beq.n	800b52e <USB_SetTurnaroundTime+0x22>
 800b514:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b518:	68d9      	ldr	r1, [r3, #12]
}
 800b51a:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b51c:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800b520:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b522:	68da      	ldr	r2, [r3, #12]
 800b524:	4322      	orrs	r2, r4
}
 800b526:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b52a:	60da      	str	r2, [r3, #12]
}
 800b52c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b52e:	4a23      	ldr	r2, [pc, #140]	; (800b5bc <USB_SetTurnaroundTime+0xb0>)
 800b530:	4823      	ldr	r0, [pc, #140]	; (800b5c0 <USB_SetTurnaroundTime+0xb4>)
 800b532:	440a      	add	r2, r1
 800b534:	4282      	cmp	r2, r0
 800b536:	d92c      	bls.n	800b592 <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b538:	4a22      	ldr	r2, [pc, #136]	; (800b5c4 <USB_SetTurnaroundTime+0xb8>)
 800b53a:	4823      	ldr	r0, [pc, #140]	; (800b5c8 <USB_SetTurnaroundTime+0xbc>)
 800b53c:	440a      	add	r2, r1
 800b53e:	4282      	cmp	r2, r0
 800b540:	d92a      	bls.n	800b598 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b542:	4a22      	ldr	r2, [pc, #136]	; (800b5cc <USB_SetTurnaroundTime+0xc0>)
 800b544:	4822      	ldr	r0, [pc, #136]	; (800b5d0 <USB_SetTurnaroundTime+0xc4>)
 800b546:	440a      	add	r2, r1
 800b548:	4282      	cmp	r2, r0
 800b54a:	d928      	bls.n	800b59e <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b54c:	4a21      	ldr	r2, [pc, #132]	; (800b5d4 <USB_SetTurnaroundTime+0xc8>)
 800b54e:	4822      	ldr	r0, [pc, #136]	; (800b5d8 <USB_SetTurnaroundTime+0xcc>)
 800b550:	440a      	add	r2, r1
 800b552:	4282      	cmp	r2, r0
 800b554:	d326      	bcc.n	800b5a4 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b556:	4a21      	ldr	r2, [pc, #132]	; (800b5dc <USB_SetTurnaroundTime+0xd0>)
 800b558:	4821      	ldr	r0, [pc, #132]	; (800b5e0 <USB_SetTurnaroundTime+0xd4>)
 800b55a:	440a      	add	r2, r1
 800b55c:	4282      	cmp	r2, r0
 800b55e:	d924      	bls.n	800b5aa <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b560:	4a20      	ldr	r2, [pc, #128]	; (800b5e4 <USB_SetTurnaroundTime+0xd8>)
 800b562:	4821      	ldr	r0, [pc, #132]	; (800b5e8 <USB_SetTurnaroundTime+0xdc>)
 800b564:	440a      	add	r2, r1
 800b566:	4282      	cmp	r2, r0
 800b568:	d322      	bcc.n	800b5b0 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b56a:	4a20      	ldr	r2, [pc, #128]	; (800b5ec <USB_SetTurnaroundTime+0xe0>)
 800b56c:	4820      	ldr	r0, [pc, #128]	; (800b5f0 <USB_SetTurnaroundTime+0xe4>)
 800b56e:	440a      	add	r2, r1
 800b570:	4282      	cmp	r2, r0
 800b572:	d3cf      	bcc.n	800b514 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b574:	4a1f      	ldr	r2, [pc, #124]	; (800b5f4 <USB_SetTurnaroundTime+0xe8>)
 800b576:	4820      	ldr	r0, [pc, #128]	; (800b5f8 <USB_SetTurnaroundTime+0xec>)
 800b578:	440a      	add	r2, r1
 800b57a:	4282      	cmp	r2, r0
 800b57c:	d31b      	bcc.n	800b5b6 <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b57e:	4a1f      	ldr	r2, [pc, #124]	; (800b5fc <USB_SetTurnaroundTime+0xf0>)
 800b580:	4c1f      	ldr	r4, [pc, #124]	; (800b600 <USB_SetTurnaroundTime+0xf4>)
 800b582:	440a      	add	r2, r1
 800b584:	42a2      	cmp	r2, r4
 800b586:	bf34      	ite	cc
 800b588:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 800b58c:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 800b590:	e7c2      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b592:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800b596:	e7bf      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b598:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800b59c:	e7bc      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b59e:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800b5a2:	e7b9      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b5a4:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800b5a8:	e7b6      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b5aa:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800b5ae:	e7b3      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b5b0:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800b5b4:	e7b0      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b5b6:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800b5ba:	e7ad      	b.n	800b518 <USB_SetTurnaroundTime+0xc>
 800b5bc:	ff275340 	.word	0xff275340
 800b5c0:	000c34ff 	.word	0x000c34ff
 800b5c4:	ff1b1e40 	.word	0xff1b1e40
 800b5c8:	000f423f 	.word	0x000f423f
 800b5cc:	ff0bdc00 	.word	0xff0bdc00
 800b5d0:	00124f7f 	.word	0x00124f7f
 800b5d4:	fef98c80 	.word	0xfef98c80
 800b5d8:	0013d620 	.word	0x0013d620
 800b5dc:	fee5b660 	.word	0xfee5b660
 800b5e0:	0016e35f 	.word	0x0016e35f
 800b5e4:	feced300 	.word	0xfeced300
 800b5e8:	001b7740 	.word	0x001b7740
 800b5ec:	feb35bc0 	.word	0xfeb35bc0
 800b5f0:	002191c0 	.word	0x002191c0
 800b5f4:	fe91ca00 	.word	0xfe91ca00
 800b5f8:	00387520 	.word	0x00387520
 800b5fc:	fe5954e0 	.word	0xfe5954e0
 800b600:	00419ce0 	.word	0x00419ce0

0800b604 <USB_EnableGlobalInt>:
{
 800b604:	4603      	mov	r3, r0
}
 800b606:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b608:	689a      	ldr	r2, [r3, #8]
 800b60a:	f042 0201 	orr.w	r2, r2, #1
 800b60e:	609a      	str	r2, [r3, #8]
}
 800b610:	4770      	bx	lr
 800b612:	bf00      	nop

0800b614 <USB_DisableGlobalInt>:
{
 800b614:	4603      	mov	r3, r0
}
 800b616:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b618:	689a      	ldr	r2, [r3, #8]
 800b61a:	f022 0201 	bic.w	r2, r2, #1
 800b61e:	609a      	str	r2, [r3, #8]
}
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop

0800b624 <USB_SetCurrentMode>:
{
 800b624:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b626:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800b628:	2901      	cmp	r1, #1
{
 800b62a:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b62c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b630:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800b632:	d017      	beq.n	800b664 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800b634:	b9a1      	cbnz	r1, 800b660 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b636:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800b638:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b63a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b63e:	60c3      	str	r3, [r0, #12]
 800b640:	e001      	b.n	800b646 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b642:	2c32      	cmp	r4, #50	; 0x32
 800b644:	d00c      	beq.n	800b660 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800b646:	2001      	movs	r0, #1
      ms++;
 800b648:	4404      	add	r4, r0
      HAL_Delay(1U);
 800b64a:	f7f8 fda1 	bl	8004190 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800b64e:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b650:	07db      	lsls	r3, r3, #31
 800b652:	d4f6      	bmi.n	800b642 <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800b654:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800b658:	fab0 f080 	clz	r0, r0
 800b65c:	0940      	lsrs	r0, r0, #5
}
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b660:	2001      	movs	r0, #1
}
 800b662:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b664:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800b666:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b668:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b66c:	60c3      	str	r3, [r0, #12]
 800b66e:	e001      	b.n	800b674 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b670:	2c32      	cmp	r4, #50	; 0x32
 800b672:	d0f5      	beq.n	800b660 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800b674:	2001      	movs	r0, #1
      ms++;
 800b676:	4404      	add	r4, r0
      HAL_Delay(1U);
 800b678:	f7f8 fd8a 	bl	8004190 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800b67c:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b67e:	07da      	lsls	r2, r3, #31
 800b680:	d5f6      	bpl.n	800b670 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800b682:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800b686:	fab0 f080 	clz	r0, r0
 800b68a:	0940      	lsrs	r0, r0, #5
 800b68c:	e7e7      	b.n	800b65e <USB_SetCurrentMode+0x3a>
 800b68e:	bf00      	nop

0800b690 <USB_DevInit>:
{
 800b690:	b084      	sub	sp, #16
 800b692:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b696:	b083      	sub	sp, #12
    USBx->DIEPTXF[i] = 0U;
 800b698:	2500      	movs	r5, #0
{
 800b69a:	ae0b      	add	r6, sp, #44	; 0x2c
 800b69c:	9c15      	ldr	r4, [sp, #84]	; 0x54
    USBx->DIEPTXF[i] = 0U;
 800b69e:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
 800b6a2:	f8c0 5108 	str.w	r5, [r0, #264]	; 0x108
 800b6a6:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
 800b6aa:	f8c0 5110 	str.w	r5, [r0, #272]	; 0x110
 800b6ae:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114
 800b6b2:	f8c0 5118 	str.w	r5, [r0, #280]	; 0x118
 800b6b6:	f8c0 511c 	str.w	r5, [r0, #284]	; 0x11c
 800b6ba:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
 800b6be:	f8c0 5124 	str.w	r5, [r0, #292]	; 0x124
 800b6c2:	f8c0 5128 	str.w	r5, [r0, #296]	; 0x128
 800b6c6:	f8c0 512c 	str.w	r5, [r0, #300]	; 0x12c
 800b6ca:	f8c0 5130 	str.w	r5, [r0, #304]	; 0x130
 800b6ce:	f8c0 5134 	str.w	r5, [r0, #308]	; 0x134
 800b6d2:	f8c0 5138 	str.w	r5, [r0, #312]	; 0x138
 800b6d6:	f8c0 513c 	str.w	r5, [r0, #316]	; 0x13c
{
 800b6da:	e886 000e 	stmia.w	r6, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 800b6de:	2c00      	cmp	r4, #0
 800b6e0:	f040 80a2 	bne.w	800b828 <USB_DevInit+0x198>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b6e4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800b6e8:	f500 6500 	add.w	r5, r0, #2048	; 0x800
 800b6ec:	f043 0302 	orr.w	r3, r3, #2
 800b6f0:	606b      	str	r3, [r5, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b6f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b6f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b6f8:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b6fa:	6803      	ldr	r3, [r0, #0]
 800b6fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b700:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b702:	6803      	ldr	r3, [r0, #0]
 800b704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b708:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800b70a:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b70c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  USBx_PCGCCTL = 0U;
 800b70e:	f8c0 2e00 	str.w	r2, [r0, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b712:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b714:	682a      	ldr	r2, [r5, #0]
 800b716:	602a      	str	r2, [r5, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b718:	f000 80ae 	beq.w	800b878 <USB_DevInit+0x1e8>
  USBx_DEVICE->DCFG |= speed;
 800b71c:	682b      	ldr	r3, [r5, #0]
 800b71e:	f043 0303 	orr.w	r3, r3, #3
 800b722:	602b      	str	r3, [r5, #0]
  __IO uint32_t count = 0U;
 800b724:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b726:	4a59      	ldr	r2, [pc, #356]	; (800b88c <USB_DevInit+0x1fc>)
  __IO uint32_t count = 0U;
 800b728:	9300      	str	r3, [sp, #0]
 800b72a:	e003      	b.n	800b734 <USB_DevInit+0xa4>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b72c:	6903      	ldr	r3, [r0, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f2c0 8090 	blt.w	800b854 <USB_DevInit+0x1c4>
    if (++count > 200000U)
 800b734:	9b00      	ldr	r3, [sp, #0]
 800b736:	3301      	adds	r3, #1
 800b738:	4293      	cmp	r3, r2
 800b73a:	9300      	str	r3, [sp, #0]
 800b73c:	d9f6      	bls.n	800b72c <USB_DevInit+0x9c>
    ret = HAL_ERROR;
 800b73e:	2601      	movs	r6, #1
  __IO uint32_t count = 0U;
 800b740:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b742:	4a52      	ldr	r2, [pc, #328]	; (800b88c <USB_DevInit+0x1fc>)
  __IO uint32_t count = 0U;
 800b744:	9301      	str	r3, [sp, #4]
 800b746:	e002      	b.n	800b74e <USB_DevInit+0xbe>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b748:	6903      	ldr	r3, [r0, #16]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	db73      	blt.n	800b836 <USB_DevInit+0x1a6>
    if (++count > 200000U)
 800b74e:	9b01      	ldr	r3, [sp, #4]
 800b750:	3301      	adds	r3, #1
 800b752:	4293      	cmp	r3, r2
 800b754:	9301      	str	r3, [sp, #4]
 800b756:	d9f7      	bls.n	800b748 <USB_DevInit+0xb8>
    ret = HAL_ERROR;
 800b758:	2601      	movs	r6, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800b75a:	2200      	movs	r2, #0
 800b75c:	612a      	str	r2, [r5, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b75e:	616a      	str	r2, [r5, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b760:	61ea      	str	r2, [r5, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b762:	b1e9      	cbz	r1, 800b7a0 <USB_DevInit+0x110>
 800b764:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b768:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b76c:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800b770:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b772:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800b776:	e009      	b.n	800b78c <USB_DevInit+0xfc>
      USBx_INEP(i)->DIEPCTL = 0U;
 800b778:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b77c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b77e:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b782:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b786:	3320      	adds	r3, #32
 800b788:	428a      	cmp	r2, r1
 800b78a:	d02e      	beq.n	800b7ea <USB_DevInit+0x15a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b78c:	681f      	ldr	r7, [r3, #0]
 800b78e:	2f00      	cmp	r7, #0
 800b790:	daf2      	bge.n	800b778 <USB_DevInit+0xe8>
      if (i == 0U)
 800b792:	b112      	cbz	r2, 800b79a <USB_DevInit+0x10a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b794:	f8c3 8000 	str.w	r8, [r3]
 800b798:	e7f0      	b.n	800b77c <USB_DevInit+0xec>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b79a:	f8c3 9000 	str.w	r9, [r3]
 800b79e:	e7ed      	b.n	800b77c <USB_DevInit+0xec>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b7a0:	692b      	ldr	r3, [r5, #16]
  USBx->GINTMSK = 0U;
 800b7a2:	2700      	movs	r7, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b7a4:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800b7a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b7aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7ae:	612b      	str	r3, [r5, #16]
  USBx->GINTMSK = 0U;
 800b7b0:	6187      	str	r7, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b7b2:	6141      	str	r1, [r0, #20]
  if (cfg.dma_enable == 0U)
 800b7b4:	b91a      	cbnz	r2, 800b7be <USB_DevInit+0x12e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b7b6:	6983      	ldr	r3, [r0, #24]
 800b7b8:	f043 0310 	orr.w	r3, r3, #16
 800b7bc:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b7be:	6981      	ldr	r1, [r0, #24]
 800b7c0:	4b33      	ldr	r3, [pc, #204]	; (800b890 <USB_DevInit+0x200>)
  if (cfg.Sof_enable != 0U)
 800b7c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b7c4:	430b      	orrs	r3, r1
 800b7c6:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800b7c8:	b11a      	cbz	r2, 800b7d2 <USB_DevInit+0x142>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b7ca:	6983      	ldr	r3, [r0, #24]
 800b7cc:	f043 0308 	orr.w	r3, r3, #8
 800b7d0:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800b7d2:	2c01      	cmp	r4, #1
 800b7d4:	d103      	bne.n	800b7de <USB_DevInit+0x14e>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b7d6:	6982      	ldr	r2, [r0, #24]
 800b7d8:	4b2e      	ldr	r3, [pc, #184]	; (800b894 <USB_DevInit+0x204>)
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	6183      	str	r3, [r0, #24]
}
 800b7de:	4630      	mov	r0, r6
 800b7e0:	b003      	add	sp, #12
 800b7e2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7e6:	b004      	add	sp, #16
 800b7e8:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b7f0:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b7f4:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b7f8:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b7fa:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800b7fe:	e009      	b.n	800b814 <USB_DevInit+0x184>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b800:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b804:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b806:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b80a:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b80e:	3320      	adds	r3, #32
 800b810:	428a      	cmp	r2, r1
 800b812:	d0c5      	beq.n	800b7a0 <USB_DevInit+0x110>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b814:	681f      	ldr	r7, [r3, #0]
 800b816:	2f00      	cmp	r7, #0
 800b818:	daf2      	bge.n	800b800 <USB_DevInit+0x170>
      if (i == 0U)
 800b81a:	b112      	cbz	r2, 800b822 <USB_DevInit+0x192>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b81c:	f8c3 8000 	str.w	r8, [r3]
 800b820:	e7f0      	b.n	800b804 <USB_DevInit+0x174>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b822:	f8c3 9000 	str.w	r9, [r3]
 800b826:	e7ed      	b.n	800b804 <USB_DevInit+0x174>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b828:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b82a:	f500 6500 	add.w	r5, r0, #2048	; 0x800
 800b82e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b832:	6383      	str	r3, [r0, #56]	; 0x38
 800b834:	e769      	b.n	800b70a <USB_DevInit+0x7a>
  count = 0U;
 800b836:	2700      	movs	r7, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b838:	2310      	movs	r3, #16
    if (++count > 200000U)
 800b83a:	4a14      	ldr	r2, [pc, #80]	; (800b88c <USB_DevInit+0x1fc>)
  count = 0U;
 800b83c:	9701      	str	r7, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b83e:	6103      	str	r3, [r0, #16]
 800b840:	e002      	b.n	800b848 <USB_DevInit+0x1b8>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b842:	6903      	ldr	r3, [r0, #16]
 800b844:	06db      	lsls	r3, r3, #27
 800b846:	d588      	bpl.n	800b75a <USB_DevInit+0xca>
    if (++count > 200000U)
 800b848:	9b01      	ldr	r3, [sp, #4]
 800b84a:	3301      	adds	r3, #1
 800b84c:	4293      	cmp	r3, r2
 800b84e:	9301      	str	r3, [sp, #4]
 800b850:	d9f7      	bls.n	800b842 <USB_DevInit+0x1b2>
 800b852:	e781      	b.n	800b758 <USB_DevInit+0xc8>
  count = 0U;
 800b854:	2600      	movs	r6, #0
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b856:	f44f 6384 	mov.w	r3, #1056	; 0x420
    if (++count > 200000U)
 800b85a:	4a0c      	ldr	r2, [pc, #48]	; (800b88c <USB_DevInit+0x1fc>)
  count = 0U;
 800b85c:	9600      	str	r6, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b85e:	6103      	str	r3, [r0, #16]
 800b860:	e004      	b.n	800b86c <USB_DevInit+0x1dc>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b862:	6906      	ldr	r6, [r0, #16]
 800b864:	f016 0620 	ands.w	r6, r6, #32
 800b868:	f43f af6a 	beq.w	800b740 <USB_DevInit+0xb0>
    if (++count > 200000U)
 800b86c:	9b00      	ldr	r3, [sp, #0]
 800b86e:	3301      	adds	r3, #1
 800b870:	4293      	cmp	r3, r2
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	d9f5      	bls.n	800b862 <USB_DevInit+0x1d2>
 800b876:	e762      	b.n	800b73e <USB_DevInit+0xae>
    if (cfg.speed == USBD_HS_SPEED)
 800b878:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b87a:	b913      	cbnz	r3, 800b882 <USB_DevInit+0x1f2>
  USBx_DEVICE->DCFG |= speed;
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	602b      	str	r3, [r5, #0]
  return HAL_OK;
 800b880:	e750      	b.n	800b724 <USB_DevInit+0x94>
  USBx_DEVICE->DCFG |= speed;
 800b882:	682b      	ldr	r3, [r5, #0]
 800b884:	f043 0301 	orr.w	r3, r3, #1
 800b888:	602b      	str	r3, [r5, #0]
  return HAL_OK;
 800b88a:	e74b      	b.n	800b724 <USB_DevInit+0x94>
 800b88c:	00030d40 	.word	0x00030d40
 800b890:	803c3800 	.word	0x803c3800
 800b894:	40000004 	.word	0x40000004

0800b898 <USB_FlushTxFifo>:
{
 800b898:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800b89a:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b89c:	4a11      	ldr	r2, [pc, #68]	; (800b8e4 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 800b89e:	9301      	str	r3, [sp, #4]
 800b8a0:	e002      	b.n	800b8a8 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b8a2:	6903      	ldr	r3, [r0, #16]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	db07      	blt.n	800b8b8 <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 800b8a8:	9b01      	ldr	r3, [sp, #4]
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	9301      	str	r3, [sp, #4]
 800b8b0:	d9f7      	bls.n	800b8a2 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800b8b2:	2003      	movs	r0, #3
}
 800b8b4:	b002      	add	sp, #8
 800b8b6:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b8b8:	0189      	lsls	r1, r1, #6
  count = 0U;
 800b8ba:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b8bc:	4a09      	ldr	r2, [pc, #36]	; (800b8e4 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b8be:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800b8c2:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b8c4:	6101      	str	r1, [r0, #16]
 800b8c6:	e003      	b.n	800b8d0 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b8c8:	6903      	ldr	r3, [r0, #16]
 800b8ca:	f013 0320 	ands.w	r3, r3, #32
 800b8ce:	d005      	beq.n	800b8dc <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 800b8d0:	9b01      	ldr	r3, [sp, #4]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	9301      	str	r3, [sp, #4]
 800b8d8:	d9f6      	bls.n	800b8c8 <USB_FlushTxFifo+0x30>
 800b8da:	e7ea      	b.n	800b8b2 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 800b8dc:	4618      	mov	r0, r3
}
 800b8de:	b002      	add	sp, #8
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	00030d40 	.word	0x00030d40

0800b8e8 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b8e8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b8ec:	f013 0006 	ands.w	r0, r3, #6
 800b8f0:	d004      	beq.n	800b8fc <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b8f2:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800b8f6:	bf14      	ite	ne
 800b8f8:	2002      	movne	r0, #2
 800b8fa:	200f      	moveq	r0, #15
}
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop

0800b900 <USB_ActivateEndpoint>:
{
 800b900:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 800b902:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b904:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800b906:	2b01      	cmp	r3, #1
 800b908:	d01f      	beq.n	800b94a <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b90a:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800b90e:	f002 050f 	and.w	r5, r2, #15
 800b912:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b916:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b91a:	69e2      	ldr	r2, [r4, #28]
 800b91c:	40ab      	lsls	r3, r5
 800b91e:	4313      	orrs	r3, r2
 800b920:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b922:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b926:	041b      	lsls	r3, r3, #16
 800b928:	d40c      	bmi.n	800b944 <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b92a:	688b      	ldr	r3, [r1, #8]
 800b92c:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800b930:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b934:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b936:	4a15      	ldr	r2, [pc, #84]	; (800b98c <USB_ActivateEndpoint+0x8c>)
 800b938:	4323      	orrs	r3, r4
 800b93a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800b93e:	431a      	orrs	r2, r3
 800b940:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800b944:	2000      	movs	r0, #0
 800b946:	bc70      	pop	{r4, r5, r6}
 800b948:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b94a:	f002 040f 	and.w	r4, r2, #15
 800b94e:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 800b952:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b956:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b95a:	40a3      	lsls	r3, r4
 800b95c:	4333      	orrs	r3, r6
 800b95e:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b960:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b964:	041c      	lsls	r4, r3, #16
 800b966:	d4ed      	bmi.n	800b944 <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b968:	688b      	ldr	r3, [r1, #8]
 800b96a:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800b96e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b972:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b974:	4905      	ldr	r1, [pc, #20]	; (800b98c <USB_ActivateEndpoint+0x8c>)
 800b976:	432b      	orrs	r3, r5
 800b978:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800b97c:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800b980:	4311      	orrs	r1, r2
}
 800b982:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b984:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800b988:	2000      	movs	r0, #0
 800b98a:	4770      	bx	lr
 800b98c:	10008000 	.word	0x10008000

0800b990 <USB_DeactivateEndpoint>:
{
 800b990:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800b992:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b994:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b996:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b998:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b99c:	d02b      	beq.n	800b9f6 <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b99e:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b9a2:	2a00      	cmp	r2, #0
 800b9a4:	db1a      	blt.n	800b9dc <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b9a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b9aa:	f003 030f 	and.w	r3, r3, #15
 800b9ae:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800b9b2:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b9b6:	4925      	ldr	r1, [pc, #148]	; (800ba4c <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b9b8:	ea24 0403 	bic.w	r4, r4, r3
 800b9bc:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b9c0:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800b9c4:	ea22 0303 	bic.w	r3, r2, r3
 800b9c8:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800b9cc:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b9ce:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800b9d2:	4019      	ands	r1, r3
 800b9d4:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 800b9d8:	bc30      	pop	{r4, r5}
 800b9da:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b9dc:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b9e0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800b9e4:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b9e8:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b9ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b9f0:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 800b9f4:	e7d7      	b.n	800b9a6 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b9f6:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800b9fa:	2a00      	cmp	r2, #0
 800b9fc:	da0b      	bge.n	800ba16 <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b9fe:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800ba02:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800ba06:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ba0a:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800ba0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ba12:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ba16:	2201      	movs	r2, #1
 800ba18:	f003 030f 	and.w	r3, r3, #15
 800ba1c:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800ba20:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ba24:	490a      	ldr	r1, [pc, #40]	; (800ba50 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ba26:	ea24 0403 	bic.w	r4, r4, r3
 800ba2a:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ba2e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800ba32:	ea22 0303 	bic.w	r3, r2, r3
 800ba36:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800ba3a:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ba3c:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800ba40:	4019      	ands	r1, r3
 800ba42:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 800ba46:	bc30      	pop	{r4, r5}
 800ba48:	4770      	bx	lr
 800ba4a:	bf00      	nop
 800ba4c:	eff37800 	.word	0xeff37800
 800ba50:	ec337800 	.word	0xec337800

0800ba54 <USB_EPStartXfer>:
{
 800ba54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800ba58:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ba5a:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800ba5c:	2d01      	cmp	r5, #1
 800ba5e:	d054      	beq.n	800bb0a <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba60:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800ba64:	4f82      	ldr	r7, [pc, #520]	; (800bc70 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 800ba66:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba68:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 800ba6c:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ba70:	4e80      	ldr	r6, [pc, #512]	; (800bc74 <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba72:	ea0c 0707 	and.w	r7, ip, r7
 800ba76:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ba78:	691f      	ldr	r7, [r3, #16]
 800ba7a:	403e      	ands	r6, r7
 800ba7c:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 800ba7e:	b395      	cbz	r5, 800bae6 <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ba80:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 800ba82:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ba84:	4f7c      	ldr	r7, [pc, #496]	; (800bc78 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ba86:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ba88:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ba8c:	f105 35ff 	add.w	r5, r5, #4294967295
 800ba90:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ba94:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ba98:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ba9c:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800baa0:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800baa4:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800baa8:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800baaa:	691d      	ldr	r5, [r3, #16]
 800baac:	ea46 0605 	orr.w	r6, r6, r5
 800bab0:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 800bab2:	d025      	beq.n	800bb00 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 800bab4:	78cb      	ldrb	r3, [r1, #3]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d10c      	bne.n	800bad4 <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800baba:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800babe:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bac2:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800bac6:	bf0c      	ite	eq
 800bac8:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bacc:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800bad0:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bad4:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800bad8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800badc:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800bae0:	2000      	movs	r0, #0
 800bae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bae6:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800bae8:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800baea:	691e      	ldr	r6, [r3, #16]
 800baec:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800baf0:	ea45 0506 	orr.w	r5, r5, r6
 800baf4:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800baf6:	691d      	ldr	r5, [r3, #16]
 800baf8:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800bafc:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800bafe:	d1d9      	bne.n	800bab4 <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 800bb00:	68ca      	ldr	r2, [r1, #12]
 800bb02:	2a00      	cmp	r2, #0
 800bb04:	d0d6      	beq.n	800bab4 <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bb06:	615a      	str	r2, [r3, #20]
 800bb08:	e7d4      	b.n	800bab4 <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 800bb0a:	694e      	ldr	r6, [r1, #20]
 800bb0c:	2e00      	cmp	r6, #0
 800bb0e:	d040      	beq.n	800bb92 <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb10:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bb14:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb18:	f8df a154 	ldr.w	sl, [pc, #340]	; 800bc70 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bb1c:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb20:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bb24:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb28:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 800bb2c:	ea09 0a0a 	and.w	sl, r9, sl
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bb30:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb34:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800bc74 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb38:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb3c:	f8d3 a010 	ldr.w	sl, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bb40:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb44:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bb48:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800bc78 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb4c:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bb50:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 800bb54:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800bb58:	ea4c 0c08 	orr.w	ip, ip, r8
 800bb5c:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bb60:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800bb64:	ea47 070c 	orr.w	r7, r7, ip
 800bb68:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 800bb6a:	78cf      	ldrb	r7, [r1, #3]
 800bb6c:	2f01      	cmp	r7, #1
 800bb6e:	d04e      	beq.n	800bc0e <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 800bb70:	2a01      	cmp	r2, #1
 800bb72:	d068      	beq.n	800bc46 <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bb74:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bb78:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bb7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bb80:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bb82:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bb86:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800bb8a:	4325      	orrs	r5, r4
 800bb8c:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 800bb90:	e7a6      	b.n	800bae0 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb92:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800bb96:	4f37      	ldr	r7, [pc, #220]	; (800bc74 <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb98:	4d35      	ldr	r5, [pc, #212]	; (800bc70 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 800bb9a:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb9c:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 800bba0:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 800bba4:	ea0e 0707 	and.w	r7, lr, r7
 800bba8:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bbaa:	691f      	ldr	r7, [r3, #16]
 800bbac:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800bbb0:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bbb2:	691f      	ldr	r7, [r3, #16]
 800bbb4:	ea05 0507 	and.w	r5, r5, r7
 800bbb8:	611d      	str	r5, [r3, #16]
 800bbba:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 800bbbc:	d038      	beq.n	800bc30 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bbbe:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bbc2:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bbc4:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800bbc8:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bbcc:	d188      	bne.n	800bae0 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbce:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800bbd2:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bbd6:	681d      	ldr	r5, [r3, #0]
 800bbd8:	bf0c      	ite	eq
 800bbda:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bbde:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800bbe2:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 800bbe4:	2a00      	cmp	r2, #0
 800bbe6:	f47f af7b 	bne.w	800bae0 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800bbea:	b2b6      	uxth	r6, r6
 800bbec:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 800bbee:	08b6      	lsrs	r6, r6, #2
 800bbf0:	f43f af76 	beq.w	800bae0 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bbf4:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bbf6:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800bbfa:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 800bbfe:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800bc02:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800bc06:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bc08:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800bc0a:	d1fa      	bne.n	800bc02 <USB_EPStartXfer+0x1ae>
 800bc0c:	e768      	b.n	800bae0 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bc0e:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 800bc10:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bc12:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800bc16:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bc18:	691d      	ldr	r5, [r3, #16]
 800bc1a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800bc1e:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800bc20:	d016      	beq.n	800bc50 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc22:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 800bc26:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800bc2a:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bc2e:	e7ce      	b.n	800bbce <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 800bc30:	690a      	ldr	r2, [r1, #16]
 800bc32:	b95a      	cbnz	r2, 800bc4c <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 800bc34:	2f01      	cmp	r7, #1
 800bc36:	d00e      	beq.n	800bc56 <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc38:	681a      	ldr	r2, [r3, #0]
}
 800bc3a:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc3c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800bc40:	601a      	str	r2, [r3, #0]
}
 800bc42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800bc46:	690a      	ldr	r2, [r1, #16]
 800bc48:	2a00      	cmp	r2, #0
 800bc4a:	d0f5      	beq.n	800bc38 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bc4c:	615a      	str	r2, [r3, #20]
 800bc4e:	e7f1      	b.n	800bc34 <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 800bc50:	690a      	ldr	r2, [r1, #16]
 800bc52:	2a00      	cmp	r2, #0
 800bc54:	d1fa      	bne.n	800bc4c <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bc56:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800bc5a:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bc5e:	681a      	ldr	r2, [r3, #0]
 800bc60:	bf0c      	ite	eq
 800bc62:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bc66:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800bc6a:	601a      	str	r2, [r3, #0]
 800bc6c:	e7e4      	b.n	800bc38 <USB_EPStartXfer+0x1e4>
 800bc6e:	bf00      	nop
 800bc70:	fff80000 	.word	0xfff80000
 800bc74:	e007ffff 	.word	0xe007ffff
 800bc78:	1ff80000 	.word	0x1ff80000

0800bc7c <USB_EP0StartXfer>:
{
 800bc7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800bc80:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800bc82:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800bc84:	2c01      	cmp	r4, #1
 800bc86:	d02a      	beq.n	800bcde <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bc88:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800bc8c:	4d4d      	ldr	r5, [pc, #308]	; (800bdc4 <USB_EP0StartXfer+0x148>)
    if (ep->xfer_len > 0U)
 800bc8e:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bc90:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 800bc94:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bc98:	4c4b      	ldr	r4, [pc, #300]	; (800bdc8 <USB_EP0StartXfer+0x14c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bc9a:	403d      	ands	r5, r7
 800bc9c:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bc9e:	691d      	ldr	r5, [r3, #16]
 800bca0:	402c      	ands	r4, r5
 800bca2:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 800bca4:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 800bca6:	b106      	cbz	r6, 800bcaa <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800bca8:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bcaa:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800bcac:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800bcb0:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bcb2:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800bcb6:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800bcb8:	691d      	ldr	r5, [r3, #16]
 800bcba:	ea44 0405 	orr.w	r4, r4, r5
 800bcbe:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800bcc0:	d008      	beq.n	800bcd4 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bcc2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800bcc6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bcca:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800bcce:	2000      	movs	r0, #0
 800bcd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800bcd4:	68ca      	ldr	r2, [r1, #12]
 800bcd6:	2a00      	cmp	r2, #0
 800bcd8:	d0f3      	beq.n	800bcc2 <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bcda:	615a      	str	r2, [r3, #20]
 800bcdc:	e7f1      	b.n	800bcc2 <USB_EP0StartXfer+0x46>
    if (ep->xfer_len == 0U)
 800bcde:	694d      	ldr	r5, [r1, #20]
 800bce0:	b3ad      	cbz	r5, 800bd4e <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bce2:	eb00 1e43 	add.w	lr, r0, r3, lsl #5
 800bce6:	4f37      	ldr	r7, [pc, #220]	; (800bdc4 <USB_EP0StartXfer+0x148>)
      if (ep->xfer_len > ep->maxpacket)
 800bce8:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bcec:	f8de 8910 	ldr.w	r8, [lr, #2320]	; 0x910
 800bcf0:	f50e 6410 	add.w	r4, lr, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bcf4:	4e34      	ldr	r6, [pc, #208]	; (800bdc8 <USB_EP0StartXfer+0x14c>)
      if (ep->xfer_len > ep->maxpacket)
 800bcf6:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bcf8:	ea08 0707 	and.w	r7, r8, r7
 800bcfc:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bcfe:	6927      	ldr	r7, [r4, #16]
 800bd00:	ea06 0607 	and.w	r6, r6, r7
 800bd04:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd06:	6926      	ldr	r6, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800bd08:	d94a      	bls.n	800bda0 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd0a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800bd0e:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bd12:	f3cc 0512 	ubfx	r5, ip, #0, #19
    if (dma == 1U)
 800bd16:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd18:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bd1a:	6926      	ldr	r6, [r4, #16]
 800bd1c:	ea45 0506 	orr.w	r5, r5, r6
 800bd20:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800bd22:	d033      	beq.n	800bd8c <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd24:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800bd28:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800bd2c:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800bd30:	f1bc 0f00 	cmp.w	ip, #0
 800bd34:	d0cb      	beq.n	800bcce <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bd36:	f003 010f 	and.w	r1, r3, #15
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800bd40:	408b      	lsls	r3, r1
 800bd42:	4313      	orrs	r3, r2
 800bd44:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800bd48:	2000      	movs	r0, #0
 800bd4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd4e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800bd52:	4e1d      	ldr	r6, [pc, #116]	; (800bdc8 <USB_EP0StartXfer+0x14c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd54:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
    if (dma == 1U)
 800bd58:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd5a:	f8d0 3910 	ldr.w	r3, [r0, #2320]	; 0x910
 800bd5e:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 800bd62:	ea06 0603 	and.w	r6, r6, r3
 800bd66:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd68:	6926      	ldr	r6, [r4, #16]
 800bd6a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800bd6e:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd70:	6923      	ldr	r3, [r4, #16]
 800bd72:	ea05 0503 	and.w	r5, r5, r3
 800bd76:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800bd78:	d008      	beq.n	800bd8c <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd7a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800bd7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bd82:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800bd86:	2000      	movs	r0, #0
 800bd88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800bd8c:	690b      	ldr	r3, [r1, #16]
 800bd8e:	b103      	cbz	r3, 800bd92 <USB_EP0StartXfer+0x116>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bd90:	6163      	str	r3, [r4, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd92:	6823      	ldr	r3, [r4, #0]
}
 800bd94:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd96:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bd9a:	6023      	str	r3, [r4, #0]
}
 800bd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bda0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bda4:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800bda8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bdaa:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bdac:	6926      	ldr	r6, [r4, #16]
 800bdae:	ea45 0506 	orr.w	r5, r5, r6
 800bdb2:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800bdb4:	d0ea      	beq.n	800bd8c <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bdb6:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800bdba:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800bdbe:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800bdc2:	e7b8      	b.n	800bd36 <USB_EP0StartXfer+0xba>
 800bdc4:	fff80000 	.word	0xfff80000
 800bdc8:	e007ffff 	.word	0xe007ffff

0800bdcc <USB_WritePacket>:
{
 800bdcc:	b410      	push	{r4}
 800bdce:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800bdd2:	b964      	cbnz	r4, 800bdee <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800bdd4:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800bdd6:	089b      	lsrs	r3, r3, #2
 800bdd8:	d009      	beq.n	800bdee <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bdda:	3201      	adds	r2, #1
 800bddc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bde0:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800bde4:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800bde8:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bdea:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800bdec:	d1fa      	bne.n	800bde4 <USB_WritePacket+0x18>
}
 800bdee:	2000      	movs	r0, #0
 800bdf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdf4:	4770      	bx	lr
 800bdf6:	bf00      	nop

0800bdf8 <USB_ReadPacket>:
{
 800bdf8:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 800bdfa:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800bdfc:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 800be00:	d00b      	beq.n	800be1a <USB_ReadPacket+0x22>
 800be02:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800be06:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800be08:	2300      	movs	r3, #0
 800be0a:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800be0c:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 800be0e:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800be10:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800be14:	d1f9      	bne.n	800be0a <USB_ReadPacket+0x12>
 800be16:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 800be1a:	b177      	cbz	r7, 800be3a <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800be1c:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800be20:	3f01      	subs	r7, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800be22:	6803      	ldr	r3, [r0, #0]
      remaining_bytes--;
 800be24:	b2bf      	uxth	r7, r7
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be26:	700b      	strb	r3, [r1, #0]
    } while (remaining_bytes != 0U);
 800be28:	b12f      	cbz	r7, 800be36 <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be2a:	0a1a      	lsrs	r2, r3, #8
    } while (remaining_bytes != 0U);
 800be2c:	2f01      	cmp	r7, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be2e:	704a      	strb	r2, [r1, #1]
    } while (remaining_bytes != 0U);
 800be30:	d001      	beq.n	800be36 <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be32:	0c1b      	lsrs	r3, r3, #16
 800be34:	708b      	strb	r3, [r1, #2]
    } while (remaining_bytes != 0U);
 800be36:	3701      	adds	r7, #1
 800be38:	4439      	add	r1, r7
}
 800be3a:	4608      	mov	r0, r1
 800be3c:	bcf0      	pop	{r4, r5, r6, r7}
 800be3e:	4770      	bx	lr

0800be40 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800be40:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800be42:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800be44:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800be46:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800be4a:	d00c      	beq.n	800be66 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800be4c:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800be50:	b10b      	cbz	r3, 800be56 <USB_EPSetStall+0x16>
 800be52:	2a00      	cmp	r2, #0
 800be54:	da14      	bge.n	800be80 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800be56:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800be5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800be5e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800be62:	2000      	movs	r0, #0
 800be64:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800be66:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800be6a:	2a00      	cmp	r2, #0
 800be6c:	db00      	blt.n	800be70 <USB_EPSetStall+0x30>
 800be6e:	b973      	cbnz	r3, 800be8e <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800be70:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800be74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800be78:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800be7c:	2000      	movs	r0, #0
 800be7e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800be80:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800be84:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800be88:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800be8c:	e7e3      	b.n	800be56 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800be8e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800be92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800be96:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800be9a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800be9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bea2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800bea6:	e7e9      	b.n	800be7c <USB_EPSetStall+0x3c>

0800bea8 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800bea8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800beaa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800beac:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800beae:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800beb2:	d013      	beq.n	800bedc <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800beb4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800beb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bebc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bec0:	78cb      	ldrb	r3, [r1, #3]
 800bec2:	3b02      	subs	r3, #2
 800bec4:	2b01      	cmp	r3, #1
 800bec6:	d901      	bls.n	800becc <USB_EPClearStall+0x24>
}
 800bec8:	2000      	movs	r0, #0
 800beca:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800becc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800bed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bed4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800bed8:	2000      	movs	r0, #0
 800beda:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bedc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800bee0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bee4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bee8:	78cb      	ldrb	r3, [r1, #3]
 800beea:	3b02      	subs	r3, #2
 800beec:	2b01      	cmp	r3, #1
 800beee:	d8eb      	bhi.n	800bec8 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bef0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800bef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bef8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800befc:	2000      	movs	r0, #0
 800befe:	4770      	bx	lr

0800bf00 <USB_SetDevAddress>:
{
 800bf00:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bf02:	0109      	lsls	r1, r1, #4
}
 800bf04:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bf06:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bf0a:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bf0e:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800bf12:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bf16:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800bf1a:	4311      	orrs	r1, r2
 800bf1c:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800bf20:	4770      	bx	lr
 800bf22:	bf00      	nop

0800bf24 <USB_DevConnect>:
{
 800bf24:	4603      	mov	r3, r0
}
 800bf26:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bf28:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bf2c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bf30:	f022 0203 	bic.w	r2, r2, #3
 800bf34:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bf38:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800bf3c:	f023 0302 	bic.w	r3, r3, #2
 800bf40:	604b      	str	r3, [r1, #4]
}
 800bf42:	4770      	bx	lr

0800bf44 <USB_DevDisconnect>:
{
 800bf44:	4603      	mov	r3, r0
}
 800bf46:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bf48:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bf4c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bf50:	f022 0203 	bic.w	r2, r2, #3
 800bf54:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bf58:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800bf5c:	f043 0302 	orr.w	r3, r3, #2
 800bf60:	604b      	str	r3, [r1, #4]
}
 800bf62:	4770      	bx	lr

0800bf64 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800bf64:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800bf66:	6980      	ldr	r0, [r0, #24]
}
 800bf68:	4010      	ands	r0, r2
 800bf6a:	4770      	bx	lr

0800bf6c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800bf6c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800bf70:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf74:	69c0      	ldr	r0, [r0, #28]
 800bf76:	4018      	ands	r0, r3
}
 800bf78:	0c00      	lsrs	r0, r0, #16
 800bf7a:	4770      	bx	lr

0800bf7c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800bf7c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800bf80:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf84:	69c0      	ldr	r0, [r0, #28]
 800bf86:	4018      	ands	r0, r3
}
 800bf88:	b280      	uxth	r0, r0
 800bf8a:	4770      	bx	lr

0800bf8c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf8c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf90:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf94:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf98:	6940      	ldr	r0, [r0, #20]
}
 800bf9a:	4010      	ands	r0, r2
 800bf9c:	4770      	bx	lr
 800bf9e:	bf00      	nop

0800bfa0 <USB_ReadDevInEPInterrupt>:
{
 800bfa0:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 800bfa2:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfa6:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bfaa:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfae:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfb2:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfb4:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfb8:	01db      	lsls	r3, r3, #7
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	4323      	orrs	r3, r4
}
 800bfbe:	bc30      	pop	{r4, r5}
 800bfc0:	4018      	ands	r0, r3
 800bfc2:	4770      	bx	lr

0800bfc4 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800bfc4:	6940      	ldr	r0, [r0, #20]
}
 800bfc6:	f000 0001 	and.w	r0, r0, #1
 800bfca:	4770      	bx	lr

0800bfcc <USB_ActivateSetup>:
{
 800bfcc:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bfce:	4a09      	ldr	r2, [pc, #36]	; (800bff4 <USB_ActivateSetup+0x28>)
}
 800bfd0:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bfd2:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800bfd6:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bfd8:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800bfdc:	4022      	ands	r2, r4
}
 800bfde:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bfe2:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bfe6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800bfea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bfee:	604b      	str	r3, [r1, #4]
}
 800bff0:	4770      	bx	lr
 800bff2:	bf00      	nop
 800bff4:	fffff800 	.word	0xfffff800

0800bff8 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bff8:	4b14      	ldr	r3, [pc, #80]	; (800c04c <USB_EP0_OutStart+0x54>)
{
 800bffa:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800bffc:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bffe:	429c      	cmp	r4, r3
 800c000:	d81a      	bhi.n	800c038 <USB_EP0_OutStart+0x40>
 800c002:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c006:	2300      	movs	r3, #0
  if (dma == 1U)
 800c008:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c00a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c00c:	6903      	ldr	r3, [r0, #16]
 800c00e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c012:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c014:	6903      	ldr	r3, [r0, #16]
 800c016:	f043 0318 	orr.w	r3, r3, #24
 800c01a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c01c:	6903      	ldr	r3, [r0, #16]
 800c01e:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c022:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800c024:	d104      	bne.n	800c030 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c026:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c028:	6803      	ldr	r3, [r0, #0]
 800c02a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c02e:	6003      	str	r3, [r0, #0]
}
 800c030:	2000      	movs	r0, #0
 800c032:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c036:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c038:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c03c:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800c040:	2b00      	cmp	r3, #0
 800c042:	dae0      	bge.n	800c006 <USB_EP0_OutStart+0xe>
}
 800c044:	2000      	movs	r0, #0
 800c046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	4f54300a 	.word	0x4f54300a

0800c050 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c050:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c052:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c056:	b194      	cbz	r4, 800c07e <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c058:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800c05c:	b16b      	cbz	r3, 800c07a <USBD_CDC_EP0_RxReady+0x2a>
 800c05e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800c062:	28ff      	cmp	r0, #255	; 0xff
 800c064:	d009      	beq.n	800c07a <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	4621      	mov	r1, r4
 800c06a:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800c06e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800c070:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800c072:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800c074:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800c078:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800c07a:	2000      	movs	r0, #0
}
 800c07c:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800c07e:	2003      	movs	r0, #3
}
 800c080:	bd10      	pop	{r4, pc}
 800c082:	bf00      	nop

0800c084 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c084:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c086:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800c088:	4801      	ldr	r0, [pc, #4]	; (800c090 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c08a:	801a      	strh	r2, [r3, #0]
}
 800c08c:	4770      	bx	lr
 800c08e:	bf00      	nop
 800c090:	24000234 	.word	0x24000234

0800c094 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c094:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c096:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800c098:	4801      	ldr	r0, [pc, #4]	; (800c0a0 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c09a:	801a      	strh	r2, [r3, #0]
}
 800c09c:	4770      	bx	lr
 800c09e:	bf00      	nop
 800c0a0:	24000278 	.word	0x24000278

0800c0a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c0a4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c0a6:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800c0a8:	4801      	ldr	r0, [pc, #4]	; (800c0b0 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c0aa:	801a      	strh	r2, [r3, #0]
}
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	240002c8 	.word	0x240002c8

0800c0b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c0b4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c0b6:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800c0b8:	4801      	ldr	r0, [pc, #4]	; (800c0c0 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c0ba:	801a      	strh	r2, [r3, #0]
}
 800c0bc:	4770      	bx	lr
 800c0be:	bf00      	nop
 800c0c0:	240002bc 	.word	0x240002bc

0800c0c4 <USBD_CDC_DataOut>:
{
 800c0c4:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0c6:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800c0ca:	b175      	cbz	r5, 800c0ea <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	f001 f915 	bl	800d2fc <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c0d2:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800c0d6:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c0da:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c0de:	68db      	ldr	r3, [r3, #12]
 800c0e0:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800c0e4:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800c0e6:	2000      	movs	r0, #0
}
 800c0e8:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800c0ea:	2003      	movs	r0, #3
}
 800c0ec:	bd38      	pop	{r3, r4, r5, pc}
 800c0ee:	bf00      	nop

0800c0f0 <USBD_CDC_DataIn>:
{
 800c0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800c0f2:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800c0f6:	b367      	cbz	r7, 800c152 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c0f8:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	460a      	mov	r2, r1
 800c100:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c104:	69b3      	ldr	r3, [r6, #24]
 800c106:	b96b      	cbnz	r3, 800c124 <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c108:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800c10c:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c10e:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800c110:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c114:	b1db      	cbz	r3, 800c14e <USBD_CDC_DataIn+0x5e>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c116:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800c11a:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800c11e:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800c120:	4620      	mov	r0, r4
}
 800c122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c124:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800c128:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800c12c:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800c130:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800c134:	fbb3 f4fc 	udiv	r4, r3, ip
 800c138:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c13c:	2c00      	cmp	r4, #0
 800c13e:	d1e3      	bne.n	800c108 <USBD_CDC_DataIn+0x18>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c140:	4623      	mov	r3, r4
 800c142:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800c144:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c146:	f001 f8bd 	bl	800d2c4 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800c14a:	4620      	mov	r0, r4
}
 800c14c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 800c14e:	4618      	mov	r0, r3
}
 800c150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800c152:	2003      	movs	r0, #3
}
 800c154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c156:	bf00      	nop

0800c158 <USBD_CDC_Setup>:
{
 800c158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t ifalt = 0U;
 800c15c:	2300      	movs	r3, #0
{
 800c15e:	b082      	sub	sp, #8
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c160:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800c164:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800c168:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800c16c:	2f00      	cmp	r7, #0
 800c16e:	d067      	beq.n	800c240 <USBD_CDC_Setup+0xe8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c170:	780e      	ldrb	r6, [r1, #0]
 800c172:	4680      	mov	r8, r0
 800c174:	460c      	mov	r4, r1
 800c176:	f016 0560 	ands.w	r5, r6, #96	; 0x60
 800c17a:	d01e      	beq.n	800c1ba <USBD_CDC_Setup+0x62>
 800c17c:	2d20      	cmp	r5, #32
 800c17e:	d008      	beq.n	800c192 <USBD_CDC_Setup+0x3a>
          ret = USBD_FAIL;
 800c180:	2503      	movs	r5, #3
          USBD_CtlError(pdev, req);
 800c182:	4621      	mov	r1, r4
 800c184:	4640      	mov	r0, r8
 800c186:	f000 fd4f 	bl	800cc28 <USBD_CtlError>
}
 800c18a:	4628      	mov	r0, r5
 800c18c:	b002      	add	sp, #8
 800c18e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (req->wLength != 0U)
 800c192:	88ca      	ldrh	r2, [r1, #6]
 800c194:	b382      	cbz	r2, 800c1f8 <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800c196:	0631      	lsls	r1, r6, #24
 800c198:	d557      	bpl.n	800c24a <USBD_CDC_Setup+0xf2>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c19a:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
 800c19e:	4639      	mov	r1, r7
 800c1a0:	7860      	ldrb	r0, [r4, #1]
 800c1a2:	68ae      	ldr	r6, [r5, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1a4:	461d      	mov	r5, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c1a6:	47b0      	blx	r6
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c1a8:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c1aa:	4639      	mov	r1, r7
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	2a07      	cmp	r2, #7
 800c1b0:	bf28      	it	cs
 800c1b2:	2207      	movcs	r2, #7
 800c1b4:	f000 fd6a 	bl	800cc8c <USBD_CtlSendData>
 800c1b8:	e7e7      	b.n	800c18a <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800c1ba:	784b      	ldrb	r3, [r1, #1]
 800c1bc:	2b0b      	cmp	r3, #11
 800c1be:	d8df      	bhi.n	800c180 <USBD_CDC_Setup+0x28>
 800c1c0:	a201      	add	r2, pc, #4	; (adr r2, 800c1c8 <USBD_CDC_Setup+0x70>)
 800c1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c6:	bf00      	nop
 800c1c8:	0800c22b 	.word	0x0800c22b
 800c1cc:	0800c18b 	.word	0x0800c18b
 800c1d0:	0800c181 	.word	0x0800c181
 800c1d4:	0800c181 	.word	0x0800c181
 800c1d8:	0800c181 	.word	0x0800c181
 800c1dc:	0800c181 	.word	0x0800c181
 800c1e0:	0800c181 	.word	0x0800c181
 800c1e4:	0800c181 	.word	0x0800c181
 800c1e8:	0800c181 	.word	0x0800c181
 800c1ec:	0800c181 	.word	0x0800c181
 800c1f0:	0800c217 	.word	0x0800c217
 800c1f4:	0800c20d 	.word	0x0800c20d
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c1f8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800c1fc:	4615      	mov	r5, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c1fe:	7848      	ldrb	r0, [r1, #1]
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	4798      	blx	r3
}
 800c204:	4628      	mov	r0, r5
 800c206:	b002      	add	sp, #8
 800c208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c20c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c210:	2b03      	cmp	r3, #3
 800c212:	d0ba      	beq.n	800c18a <USBD_CDC_Setup+0x32>
 800c214:	e7b4      	b.n	800c180 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c216:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c21a:	2b03      	cmp	r3, #3
 800c21c:	d1b0      	bne.n	800c180 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c21e:	2201      	movs	r2, #1
 800c220:	f10d 0105 	add.w	r1, sp, #5
 800c224:	f000 fd32 	bl	800cc8c <USBD_CtlSendData>
 800c228:	e7af      	b.n	800c18a <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c22a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800c22e:	2a03      	cmp	r2, #3
 800c230:	d1a6      	bne.n	800c180 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c232:	2202      	movs	r2, #2
 800c234:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800c238:	461d      	mov	r5, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c23a:	f000 fd27 	bl	800cc8c <USBD_CtlSendData>
 800c23e:	e7a4      	b.n	800c18a <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800c240:	2503      	movs	r5, #3
}
 800c242:	4628      	mov	r0, r5
 800c244:	b002      	add	sp, #8
 800c246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hcdc->CmdOpCode = req->bRequest;
 800c24a:	7864      	ldrb	r4, [r4, #1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c24c:	4639      	mov	r1, r7
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c24e:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800c252:	461d      	mov	r5, r3
          hcdc->CmdOpCode = req->bRequest;
 800c254:	f887 4200 	strb.w	r4, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c258:	f000 fd30 	bl	800ccbc <USBD_CtlPrepareRx>
 800c25c:	e795      	b.n	800c18a <USBD_CDC_Setup+0x32>
 800c25e:	bf00      	nop

0800c260 <USBD_CDC_DeInit>:
{
 800c260:	b538      	push	{r3, r4, r5, lr}
 800c262:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c264:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c266:	2181      	movs	r1, #129	; 0x81
 800c268:	f000 ffe0 	bl	800d22c <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c26c:	2101      	movs	r1, #1
 800c26e:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c270:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c272:	f000 ffdb 	bl	800d22c <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c276:	4620      	mov	r0, r4
 800c278:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c27a:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c27e:	f000 ffd5 	bl	800d22c <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800c282:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c286:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800c288:	b14b      	cbz	r3, 800c29e <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c28a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c292:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800c296:	f001 f839 	bl	800d30c <USBD_static_free>
    pdev->pClassData = NULL;
 800c29a:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800c29e:	2000      	movs	r0, #0
 800c2a0:	bd38      	pop	{r3, r4, r5, pc}
 800c2a2:	bf00      	nop

0800c2a4 <USBD_CDC_Init>:
{
 800c2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2a8:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c2aa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c2ae:	f001 f829 	bl	800d304 <USBD_static_malloc>
  if (hcdc == NULL)
 800c2b2:	4605      	mov	r5, r0
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	d04d      	beq.n	800c354 <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2b8:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c2ba:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800c2bc:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2c0:	b38b      	cbz	r3, 800c326 <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c2c2:	2340      	movs	r3, #64	; 0x40
 800c2c4:	2181      	movs	r1, #129	; 0x81
 800c2c6:	2202      	movs	r2, #2
 800c2c8:	4620      	mov	r0, r4
 800c2ca:	f000 ff9d 	bl	800d208 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c2ce:	4631      	mov	r1, r6
 800c2d0:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c2d2:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c2d4:	2202      	movs	r2, #2
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 ff96 	bl	800d208 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c2dc:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2de:	2203      	movs	r2, #3
 800c2e0:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c2e2:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2e6:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c2e8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2ec:	2308      	movs	r3, #8
 800c2ee:	f000 ff8b 	bl	800d208 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c2f2:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c2f6:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800c2fa:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c2fc:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	4798      	blx	r3
  hcdc->TxState = 0U;
 800c304:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800c308:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c30c:	7c26      	ldrb	r6, [r4, #16]
 800c30e:	b9b6      	cbnz	r6, 800c33e <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c310:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800c314:	4641      	mov	r1, r8
 800c316:	4620      	mov	r0, r4
 800c318:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c31c:	f000 ffe0 	bl	800d2e0 <USBD_LL_PrepareReceive>
}
 800c320:	4630      	mov	r0, r6
 800c322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c326:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c32a:	2181      	movs	r1, #129	; 0x81
 800c32c:	2202      	movs	r2, #2
 800c32e:	4620      	mov	r0, r4
 800c330:	f000 ff6a 	bl	800d208 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c334:	4631      	mov	r1, r6
 800c336:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c33a:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c33c:	e7ca      	b.n	800c2d4 <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 800c33e:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c340:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800c344:	4641      	mov	r1, r8
 800c346:	4620      	mov	r0, r4
 800c348:	2340      	movs	r3, #64	; 0x40
 800c34a:	f000 ffc9 	bl	800d2e0 <USBD_LL_PrepareReceive>
}
 800c34e:	4630      	mov	r0, r6
 800c350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800c354:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800c356:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800c35a:	4630      	mov	r0, r6
 800c35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c360 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800c360:	b119      	cbz	r1, 800c36a <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800c362:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c366:	2000      	movs	r0, #0
 800c368:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c36a:	2003      	movs	r0, #3
}
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop

0800c370 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c370:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c374:	b12b      	cbz	r3, 800c382 <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800c376:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800c378:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c37c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800c380:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c382:	2003      	movs	r0, #3
}
 800c384:	4770      	bx	lr
 800c386:	bf00      	nop

0800c388 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c388:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c38c:	b11b      	cbz	r3, 800c396 <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800c38e:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800c390:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800c394:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c396:	2003      	movs	r0, #3
}
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop

0800c39c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c39c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c39e:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800c3a2:	b18d      	cbz	r5, 800c3c8 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800c3a4:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800c3a8:	b10c      	cbz	r4, 800c3ae <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c3aa:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800c3ac:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c3ae:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    hcdc->TxState = 1U;
 800c3b2:	2101      	movs	r1, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c3b4:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
    hcdc->TxState = 1U;
 800c3b8:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c3bc:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c3be:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c3c0:	f000 ff80 	bl	800d2c4 <USBD_LL_Transmit>
    ret = USBD_OK;
 800c3c4:	4620      	mov	r0, r4
}
 800c3c6:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800c3c8:	2003      	movs	r0, #3
}
 800c3ca:	bd38      	pop	{r3, r4, r5, pc}

0800c3cc <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c3cc:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800c3d0:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800c3d2:	b18a      	cbz	r2, 800c3f8 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3d4:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c3d6:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3da:	b134      	cbz	r4, 800c3ea <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c3dc:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c3de:	2340      	movs	r3, #64	; 0x40
 800c3e0:	2101      	movs	r1, #1
 800c3e2:	f000 ff7d 	bl	800d2e0 <USBD_LL_PrepareReceive>
}
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c3ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	f000 ff76 	bl	800d2e0 <USBD_LL_PrepareReceive>
}
 800c3f4:	4620      	mov	r0, r4
 800c3f6:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800c3f8:	2403      	movs	r4, #3
}
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	bd10      	pop	{r4, pc}
 800c3fe:	bf00      	nop

0800c400 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c400:	b178      	cbz	r0, 800c422 <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c402:	2300      	movs	r3, #0
 800c404:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c408:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c40c:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c410:	b109      	cbz	r1, 800c416 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800c412:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c416:	2301      	movs	r3, #1
  pdev->id = id;
 800c418:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c41a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c41e:	f000 beb1 	b.w	800d184 <USBD_LL_Init>

  return ret;
}
 800c422:	2003      	movs	r0, #3
 800c424:	4770      	bx	lr
 800c426:	bf00      	nop

0800c428 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c428:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800c42a:	2400      	movs	r4, #0
{
 800c42c:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800c42e:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800c432:	b181      	cbz	r1, 800c456 <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c434:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800c436:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800c438:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c43c:	b143      	cbz	r3, 800c450 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c43e:	f10d 0006 	add.w	r0, sp, #6
 800c442:	4798      	blx	r3
 800c444:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c446:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c448:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800c44c:	b003      	add	sp, #12
 800c44e:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800c450:	4618      	mov	r0, r3
}
 800c452:	b003      	add	sp, #12
 800c454:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800c456:	2003      	movs	r0, #3
}
 800c458:	b003      	add	sp, #12
 800c45a:	bd30      	pop	{r4, r5, pc}

0800c45c <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c45c:	f000 bec6 	b.w	800d1ec <USBD_LL_Start>

0800c460 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800c460:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c464:	b10b      	cbz	r3, 800c46a <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4718      	bx	r3
  }

  return ret;
}
 800c46a:	2003      	movs	r0, #3
 800c46c:	4770      	bx	lr
 800c46e:	bf00      	nop

0800c470 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c470:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c472:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c476:	b10b      	cbz	r3, 800c47c <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	4798      	blx	r3
  }

  return USBD_OK;
}
 800c47c:	2000      	movs	r0, #0
 800c47e:	bd08      	pop	{r3, pc}

0800c480 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c480:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c482:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800c486:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c488:	4628      	mov	r0, r5
 800c48a:	f000 fbb9 	bl	800cc00 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800c48e:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800c492:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800c494:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 800c498:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800c49c:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800c4a0:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800c4a2:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800c4a6:	d009      	beq.n	800c4bc <USBD_LL_SetupStage+0x3c>
 800c4a8:	2b02      	cmp	r3, #2
 800c4aa:	d013      	beq.n	800c4d4 <USBD_LL_SetupStage+0x54>
 800c4ac:	b163      	cbz	r3, 800c4c8 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800c4b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c4b8:	f000 bec6 	b.w	800d248 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c4bc:	4629      	mov	r1, r5
 800c4be:	4620      	mov	r0, r4
}
 800c4c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c4c4:	f000 bac8 	b.w	800ca58 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c4c8:	4629      	mov	r1, r5
 800c4ca:	4620      	mov	r0, r4
}
 800c4cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c4d0:	f000 b924 	b.w	800c71c <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	4620      	mov	r0, r4
}
 800c4d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c4dc:	f000 baf4 	b.w	800cac8 <USBD_StdEPReq>

0800c4e0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c4e0:	b570      	push	{r4, r5, r6, lr}
 800c4e2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c4e4:	b929      	cbnz	r1, 800c4f2 <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c4e6:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800c4ea:	2b03      	cmp	r3, #3
 800c4ec:	d00d      	beq.n	800c50a <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800c4ee:	2000      	movs	r0, #0
 800c4f0:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4f2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c4f6:	2b03      	cmp	r3, #3
 800c4f8:	d1f9      	bne.n	800c4ee <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800c4fa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c4fe:	699b      	ldr	r3, [r3, #24]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d0f4      	beq.n	800c4ee <USBD_LL_DataOutStage+0xe>
}
 800c504:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c508:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800c50a:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800c50e:	42ab      	cmp	r3, r5
 800c510:	d808      	bhi.n	800c524 <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c512:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c516:	2b03      	cmp	r3, #3
 800c518:	d00f      	beq.n	800c53a <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800c51a:	4620      	mov	r0, r4
 800c51c:	f000 fbe6 	bl	800ccec <USBD_CtlSendStatus>
}
 800c520:	2000      	movs	r0, #0
 800c522:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800c524:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c526:	4611      	mov	r1, r2
 800c528:	462a      	mov	r2, r5
 800c52a:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800c52c:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c530:	bf28      	it	cs
 800c532:	461a      	movcs	r2, r3
 800c534:	f000 fbd0 	bl	800ccd8 <USBD_CtlContinueRx>
 800c538:	e7d9      	b.n	800c4ee <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800c53a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c53e:	691b      	ldr	r3, [r3, #16]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d0ea      	beq.n	800c51a <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800c544:	4798      	blx	r3
 800c546:	e7e8      	b.n	800c51a <USBD_LL_DataOutStage+0x3a>

0800c548 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c548:	b570      	push	{r4, r5, r6, lr}
 800c54a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c54c:	b949      	cbnz	r1, 800c562 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c54e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800c552:	2b02      	cmp	r3, #2
 800c554:	d011      	beq.n	800c57a <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c556:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800c55a:	2b01      	cmp	r3, #1
 800c55c:	d022      	beq.n	800c5a4 <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800c55e:	2000      	movs	r0, #0
 800c560:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c562:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c566:	2b03      	cmp	r3, #3
 800c568:	d1f9      	bne.n	800c55e <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800c56a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c56e:	695b      	ldr	r3, [r3, #20]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d0f4      	beq.n	800c55e <USBD_LL_DataInStage+0x16>
}
 800c574:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c578:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800c57a:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800c57e:	460d      	mov	r5, r1
 800c580:	42b3      	cmp	r3, r6
 800c582:	d814      	bhi.n	800c5ae <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800c584:	d020      	beq.n	800c5c8 <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c586:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800c58a:	2b03      	cmp	r3, #3
 800c58c:	d029      	beq.n	800c5e2 <USBD_LL_DataInStage+0x9a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c58e:	2180      	movs	r1, #128	; 0x80
 800c590:	4620      	mov	r0, r4
 800c592:	f000 fe59 	bl	800d248 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c596:	4620      	mov	r0, r4
 800c598:	f000 fbb4 	bl	800cd04 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800c59c:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d1dc      	bne.n	800c55e <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800c5a8:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800c5ac:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800c5ae:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c5b0:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800c5b2:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	f000 fb77 	bl	800cca8 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c5ba:	462b      	mov	r3, r5
 800c5bc:	462a      	mov	r2, r5
 800c5be:	4629      	mov	r1, r5
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 fe8d 	bl	800d2e0 <USBD_LL_PrepareReceive>
 800c5c6:	e7c6      	b.n	800c556 <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800c5c8:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d8db      	bhi.n	800c586 <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800c5ce:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d2d7      	bcs.n	800c586 <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c5d6:	460a      	mov	r2, r1
 800c5d8:	f000 fb66 	bl	800cca8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c5dc:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800c5e0:	e7eb      	b.n	800c5ba <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800c5e2:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c5e6:	68db      	ldr	r3, [r3, #12]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d0d0      	beq.n	800c58e <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	4798      	blx	r3
 800c5f0:	e7cd      	b.n	800c58e <USBD_LL_DataInStage+0x46>
 800c5f2:	bf00      	nop

0800c5f4 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5f4:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5f6:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800c5f8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5fc:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800c600:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800c602:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800c606:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800c60a:	b1eb      	cbz	r3, 800c648 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800c60c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800c610:	b570      	push	{r4, r5, r6, lr}
 800c612:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800c614:	b112      	cbz	r2, 800c61c <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	b103      	cbz	r3, 800c61c <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c61a:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c61c:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c61e:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c620:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c622:	4620      	mov	r0, r4
 800c624:	462b      	mov	r3, r5
 800c626:	4611      	mov	r1, r2
 800c628:	f000 fdee 	bl	800d208 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c62c:	462b      	mov	r3, r5
 800c62e:	2200      	movs	r2, #0
 800c630:	2180      	movs	r1, #128	; 0x80
 800c632:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c634:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c638:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c63c:	f000 fde4 	bl	800d208 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800c640:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c642:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c644:	6225      	str	r5, [r4, #32]
}
 800c646:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800c648:	2003      	movs	r0, #3
}
 800c64a:	4770      	bx	lr

0800c64c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c64c:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800c64e:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800c650:	7419      	strb	r1, [r3, #16]
}
 800c652:	4770      	bx	lr

0800c654 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c654:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c656:	2104      	movs	r1, #4

  return USBD_OK;
}
 800c658:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800c65a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c65e:	b2d2      	uxtb	r2, r2
 800c660:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c664:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800c668:	4770      	bx	lr
 800c66a:	bf00      	nop

0800c66c <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c66c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c670:	2b04      	cmp	r3, #4
 800c672:	d104      	bne.n	800c67e <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c674:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800c67e:	2000      	movs	r0, #0
 800c680:	4770      	bx	lr
 800c682:	bf00      	nop

0800c684 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800c684:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c688:	b15a      	cbz	r2, 800c6a2 <USBD_LL_SOF+0x1e>
{
 800c68a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c68c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c690:	2b03      	cmp	r3, #3
 800c692:	d001      	beq.n	800c698 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800c694:	2000      	movs	r0, #0
}
 800c696:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800c698:	69d3      	ldr	r3, [r2, #28]
 800c69a:	b123      	cbz	r3, 800c6a6 <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800c69c:	4798      	blx	r3
  return USBD_OK;
 800c69e:	2000      	movs	r0, #0
}
 800c6a0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c6a2:	2003      	movs	r0, #3
}
 800c6a4:	4770      	bx	lr
  return USBD_OK;
 800c6a6:	4618      	mov	r0, r3
}
 800c6a8:	bd08      	pop	{r3, pc}
 800c6aa:	bf00      	nop

0800c6ac <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800c6ac:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c6b0:	b15a      	cbz	r2, 800c6ca <USBD_LL_IsoINIncomplete+0x1e>
{
 800c6b2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6b4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c6b8:	2b03      	cmp	r3, #3
 800c6ba:	d001      	beq.n	800c6c0 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800c6bc:	2000      	movs	r0, #0
}
 800c6be:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800c6c0:	6a13      	ldr	r3, [r2, #32]
 800c6c2:	b123      	cbz	r3, 800c6ce <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800c6c4:	4798      	blx	r3
  return USBD_OK;
 800c6c6:	2000      	movs	r0, #0
}
 800c6c8:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c6ca:	2003      	movs	r0, #3
}
 800c6cc:	4770      	bx	lr
  return USBD_OK;
 800c6ce:	4618      	mov	r0, r3
}
 800c6d0:	bd08      	pop	{r3, pc}
 800c6d2:	bf00      	nop

0800c6d4 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800c6d4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c6d8:	b15a      	cbz	r2, 800c6f2 <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800c6da:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6dc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c6e0:	2b03      	cmp	r3, #3
 800c6e2:	d001      	beq.n	800c6e8 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800c6e4:	2000      	movs	r0, #0
}
 800c6e6:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800c6e8:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800c6ea:	b123      	cbz	r3, 800c6f6 <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800c6ec:	4798      	blx	r3
  return USBD_OK;
 800c6ee:	2000      	movs	r0, #0
}
 800c6f0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c6f2:	2003      	movs	r0, #3
}
 800c6f4:	4770      	bx	lr
  return USBD_OK;
 800c6f6:	4618      	mov	r0, r3
}
 800c6f8:	bd08      	pop	{r3, pc}
 800c6fa:	bf00      	nop

0800c6fc <USBD_LL_DevConnected>:
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	4770      	bx	lr

0800c700 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c700:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800c702:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c706:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800c70a:	b12a      	cbz	r2, 800c718 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c70c:	6852      	ldr	r2, [r2, #4]
 800c70e:	7901      	ldrb	r1, [r0, #4]
{
 800c710:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c712:	4790      	blx	r2
  }

  return USBD_OK;
}
 800c714:	2000      	movs	r0, #0
 800c716:	bd08      	pop	{r3, pc}
 800c718:	2000      	movs	r0, #0
 800c71a:	4770      	bx	lr

0800c71c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c71c:	b570      	push	{r4, r5, r6, lr}
 800c71e:	780c      	ldrb	r4, [r1, #0]
 800c720:	b082      	sub	sp, #8
 800c722:	460e      	mov	r6, r1
 800c724:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c726:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800c72a:	2c20      	cmp	r4, #32
 800c72c:	d00e      	beq.n	800c74c <USBD_StdDevReq+0x30>
 800c72e:	2c40      	cmp	r4, #64	; 0x40
 800c730:	d00c      	beq.n	800c74c <USBD_StdDevReq+0x30>
 800c732:	b1ac      	cbz	r4, 800c760 <USBD_StdDevReq+0x44>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c734:	2180      	movs	r1, #128	; 0x80
 800c736:	4628      	mov	r0, r5
 800c738:	f000 fd86 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c73c:	2100      	movs	r1, #0
 800c73e:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800c740:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800c742:	f000 fd81 	bl	800d248 <USBD_LL_StallEP>
}
 800c746:	4620      	mov	r0, r4
 800c748:	b002      	add	sp, #8
 800c74a:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c74c:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800c750:	4631      	mov	r1, r6
 800c752:	4628      	mov	r0, r5
 800c754:	689b      	ldr	r3, [r3, #8]
 800c756:	4798      	blx	r3
 800c758:	4604      	mov	r4, r0
}
 800c75a:	4620      	mov	r0, r4
 800c75c:	b002      	add	sp, #8
 800c75e:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800c760:	784b      	ldrb	r3, [r1, #1]
 800c762:	2b09      	cmp	r3, #9
 800c764:	d8e6      	bhi.n	800c734 <USBD_StdDevReq+0x18>
 800c766:	a201      	add	r2, pc, #4	; (adr r2, 800c76c <USBD_StdDevReq+0x50>)
 800c768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c76c:	0800c7cd 	.word	0x0800c7cd
 800c770:	0800c7fb 	.word	0x0800c7fb
 800c774:	0800c735 	.word	0x0800c735
 800c778:	0800c817 	.word	0x0800c817
 800c77c:	0800c735 	.word	0x0800c735
 800c780:	0800c829 	.word	0x0800c829
 800c784:	0800c861 	.word	0x0800c861
 800c788:	0800c735 	.word	0x0800c735
 800c78c:	0800c87d 	.word	0x0800c87d
 800c790:	0800c795 	.word	0x0800c795
  cfgidx = (uint8_t)(req->wValue);
 800c794:	7889      	ldrb	r1, [r1, #2]
 800c796:	4eaf      	ldr	r6, [pc, #700]	; (800ca54 <USBD_StdDevReq+0x338>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c798:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800c79a:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c79c:	f200 813d 	bhi.w	800ca1a <USBD_StdDevReq+0x2fe>
  switch (pdev->dev_state)
 800c7a0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	b2da      	uxtb	r2, r3
 800c7a8:	f000 8125 	beq.w	800c9f6 <USBD_StdDevReq+0x2da>
 800c7ac:	2a03      	cmp	r2, #3
 800c7ae:	f000 80ff 	beq.w	800c9b0 <USBD_StdDevReq+0x294>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7b2:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800c7b4:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7b6:	f000 fd47 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	4628      	mov	r0, r5
 800c7be:	f000 fd43 	bl	800d248 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c7c2:	7831      	ldrb	r1, [r6, #0]
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	f7ff fe53 	bl	800c470 <USBD_ClrClassConfig>
      break;
 800c7ca:	e7bc      	b.n	800c746 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800c7cc:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800c7d0:	3a01      	subs	r2, #1
 800c7d2:	2a02      	cmp	r2, #2
 800c7d4:	d86a      	bhi.n	800c8ac <USBD_StdDevReq+0x190>
      if (req->wLength != 0x2U)
 800c7d6:	88ca      	ldrh	r2, [r1, #6]
 800c7d8:	2a02      	cmp	r2, #2
 800c7da:	d167      	bne.n	800c8ac <USBD_StdDevReq+0x190>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c7dc:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800c7de:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c7e2:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800c7e4:	b10a      	cbz	r2, 800c7ea <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c7e6:	2203      	movs	r2, #3
 800c7e8:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c7ea:	2202      	movs	r2, #2
 800c7ec:	f105 010c 	add.w	r1, r5, #12
 800c7f0:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800c7f2:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c7f4:	f000 fa4a 	bl	800cc8c <USBD_CtlSendData>
      break;
 800c7f8:	e7a5      	b.n	800c746 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800c7fa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c7fe:	3b01      	subs	r3, #1
 800c800:	2b02      	cmp	r3, #2
 800c802:	d853      	bhi.n	800c8ac <USBD_StdDevReq+0x190>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c804:	884b      	ldrh	r3, [r1, #2]
 800c806:	2b01      	cmp	r3, #1
 800c808:	d19d      	bne.n	800c746 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800c80a:	2300      	movs	r3, #0
 800c80c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c810:	f000 fa6c 	bl	800ccec <USBD_CtlSendStatus>
 800c814:	e797      	b.n	800c746 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c816:	884b      	ldrh	r3, [r1, #2]
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d194      	bne.n	800c746 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800c81c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c820:	4628      	mov	r0, r5
 800c822:	f000 fa63 	bl	800ccec <USBD_CtlSendStatus>
 800c826:	e78e      	b.n	800c746 <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c828:	888b      	ldrh	r3, [r1, #4]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d13e      	bne.n	800c8ac <USBD_StdDevReq+0x190>
 800c82e:	88cb      	ldrh	r3, [r1, #6]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d13b      	bne.n	800c8ac <USBD_StdDevReq+0x190>
 800c834:	884e      	ldrh	r6, [r1, #2]
 800c836:	2e7f      	cmp	r6, #127	; 0x7f
 800c838:	d838      	bhi.n	800c8ac <USBD_StdDevReq+0x190>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c83a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c83e:	2b03      	cmp	r3, #3
 800c840:	d034      	beq.n	800c8ac <USBD_StdDevReq+0x190>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c842:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800c844:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c848:	f000 fd2e 	bl	800d2a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c84c:	4628      	mov	r0, r5
 800c84e:	f000 fa4d 	bl	800ccec <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800c852:	2e00      	cmp	r6, #0
 800c854:	f040 80cb 	bne.w	800c9ee <USBD_StdDevReq+0x2d2>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c858:	2301      	movs	r3, #1
 800c85a:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800c85e:	e772      	b.n	800c746 <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 800c860:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800c862:	2100      	movs	r1, #0
 800c864:	0a13      	lsrs	r3, r2, #8
 800c866:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800c86a:	3b01      	subs	r3, #1
 800c86c:	2b06      	cmp	r3, #6
 800c86e:	d81d      	bhi.n	800c8ac <USBD_StdDevReq+0x190>
 800c870:	e8df f003 	tbb	[pc, r3]
 800c874:	1c4d606d 	.word	0x1c4d606d
 800c878:	431c      	.short	0x431c
 800c87a:	27          	.byte	0x27
 800c87b:	00          	.byte	0x00
  if (req->wLength != 1U)
 800c87c:	88ca      	ldrh	r2, [r1, #6]
 800c87e:	2a01      	cmp	r2, #1
 800c880:	d114      	bne.n	800c8ac <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800c882:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800c886:	2902      	cmp	r1, #2
 800c888:	b2cb      	uxtb	r3, r1
 800c88a:	f200 808a 	bhi.w	800c9a2 <USBD_StdDevReq+0x286>
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f43f af50 	beq.w	800c734 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800c894:	2300      	movs	r3, #0
 800c896:	4601      	mov	r1, r0
 800c898:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c89c:	f000 f9f6 	bl	800cc8c <USBD_CtlSendData>
        break;
 800c8a0:	e751      	b.n	800c746 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c8a2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d15d      	bne.n	800c968 <USBD_StdDevReq+0x24c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8ac:	2180      	movs	r1, #128	; 0x80
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	f000 fcca 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	f000 fcc6 	bl	800d248 <USBD_LL_StallEP>
}
 800c8bc:	4620      	mov	r0, r4
 800c8be:	b002      	add	sp, #8
 800c8c0:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8c2:	7c03      	ldrb	r3, [r0, #16]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d1f1      	bne.n	800c8ac <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c8c8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c8cc:	f10d 0006 	add.w	r0, sp, #6
 800c8d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c8d4:	2307      	movs	r3, #7
 800c8d6:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800c8d8:	88f2      	ldrh	r2, [r6, #6]
 800c8da:	2a00      	cmp	r2, #0
 800c8dc:	d0a0      	beq.n	800c820 <USBD_StdDevReq+0x104>
    if (len != 0U)
 800c8de:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d0e2      	beq.n	800c8ac <USBD_StdDevReq+0x190>
      len = MIN(len, req->wLength);
 800c8e6:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c8e8:	4601      	mov	r1, r0
 800c8ea:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800c8ec:	bf28      	it	cs
 800c8ee:	461a      	movcs	r2, r3
 800c8f0:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c8f4:	f000 f9ca 	bl	800cc8c <USBD_CtlSendData>
 800c8f8:	e725      	b.n	800c746 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8fa:	7c03      	ldrb	r3, [r0, #16]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d1d5      	bne.n	800c8ac <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c900:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c904:	f10d 0006 	add.w	r0, sp, #6
 800c908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c90a:	4798      	blx	r3
  if (err != 0U)
 800c90c:	e7e4      	b.n	800c8d8 <USBD_StdDevReq+0x1bc>
      switch ((uint8_t)(req->wValue))
 800c90e:	b2d2      	uxtb	r2, r2
 800c910:	2a05      	cmp	r2, #5
 800c912:	d8cb      	bhi.n	800c8ac <USBD_StdDevReq+0x190>
 800c914:	a301      	add	r3, pc, #4	; (adr r3, 800c91c <USBD_StdDevReq+0x200>)
 800c916:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c91a:	bf00      	nop
 800c91c:	0800c8a3 	.word	0x0800c8a3
 800c920:	0800c997 	.word	0x0800c997
 800c924:	0800c98b 	.word	0x0800c98b
 800c928:	0800c97f 	.word	0x0800c97f
 800c92c:	0800c973 	.word	0x0800c973
 800c930:	0800c95f 	.word	0x0800c95f
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c934:	7c03      	ldrb	r3, [r0, #16]
 800c936:	2b00      	cmp	r3, #0
 800c938:	f040 8083 	bne.w	800ca42 <USBD_StdDevReq+0x326>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c93c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c940:	f10d 0006 	add.w	r0, sp, #6
 800c944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c946:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c948:	2302      	movs	r3, #2
 800c94a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c94c:	e7c4      	b.n	800c8d8 <USBD_StdDevReq+0x1bc>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c94e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c952:	f10d 0106 	add.w	r1, sp, #6
 800c956:	7c00      	ldrb	r0, [r0, #16]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	4798      	blx	r3
  if (err != 0U)
 800c95c:	e7bc      	b.n	800c8d8 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c95e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c962:	699b      	ldr	r3, [r3, #24]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d0a1      	beq.n	800c8ac <USBD_StdDevReq+0x190>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c968:	f10d 0106 	add.w	r1, sp, #6
 800c96c:	7c28      	ldrb	r0, [r5, #16]
 800c96e:	4798      	blx	r3
  if (err != 0U)
 800c970:	e7b2      	b.n	800c8d8 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c972:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c976:	695b      	ldr	r3, [r3, #20]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d1f5      	bne.n	800c968 <USBD_StdDevReq+0x24c>
 800c97c:	e796      	b.n	800c8ac <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c97e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c982:	691b      	ldr	r3, [r3, #16]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1ef      	bne.n	800c968 <USBD_StdDevReq+0x24c>
 800c988:	e790      	b.n	800c8ac <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c98a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d1e9      	bne.n	800c968 <USBD_StdDevReq+0x24c>
 800c994:	e78a      	b.n	800c8ac <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c996:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d1e3      	bne.n	800c968 <USBD_StdDevReq+0x24c>
 800c9a0:	e784      	b.n	800c8ac <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800c9a2:	2b03      	cmp	r3, #3
 800c9a4:	f47f aec6 	bne.w	800c734 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c9a8:	1d01      	adds	r1, r0, #4
 800c9aa:	f000 f96f 	bl	800cc8c <USBD_CtlSendData>
        break;
 800c9ae:	e6ca      	b.n	800c746 <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800c9b0:	2900      	cmp	r1, #0
 800c9b2:	d03b      	beq.n	800ca2c <USBD_StdDevReq+0x310>
      else if (cfgidx != pdev->dev_config)
 800c9b4:	6841      	ldr	r1, [r0, #4]
 800c9b6:	2901      	cmp	r1, #1
 800c9b8:	f43f af32 	beq.w	800c820 <USBD_StdDevReq+0x104>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9bc:	b2c9      	uxtb	r1, r1
 800c9be:	f7ff fd57 	bl	800c470 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c9c2:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c9c4:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800c9c6:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c9c8:	f7ff fd4a 	bl	800c460 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800c9cc:	4606      	mov	r6, r0
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	f43f af26 	beq.w	800c820 <USBD_StdDevReq+0x104>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9d4:	2180      	movs	r1, #128	; 0x80
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	f000 fc36 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c9dc:	2100      	movs	r1, #0
 800c9de:	4628      	mov	r0, r5
 800c9e0:	4634      	mov	r4, r6
 800c9e2:	f000 fc31 	bl	800d248 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c9e6:	7929      	ldrb	r1, [r5, #4]
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	f7ff fd41 	bl	800c470 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c9ee:	2302      	movs	r3, #2
 800c9f0:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800c9f4:	e6a7      	b.n	800c746 <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800c9f6:	2900      	cmp	r1, #0
 800c9f8:	f43f af12 	beq.w	800c820 <USBD_StdDevReq+0x104>
        pdev->dev_config = cfgidx;
 800c9fc:	2101      	movs	r1, #1
 800c9fe:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ca00:	f7ff fd2e 	bl	800c460 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800ca04:	4604      	mov	r4, r0
 800ca06:	2800      	cmp	r0, #0
 800ca08:	f47f af50 	bne.w	800c8ac <USBD_StdDevReq+0x190>
          (void)USBD_CtlSendStatus(pdev);
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	f000 f96d 	bl	800ccec <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ca12:	2303      	movs	r3, #3
 800ca14:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800ca18:	e695      	b.n	800c746 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca1a:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800ca1c:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca1e:	f000 fc13 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ca22:	4628      	mov	r0, r5
 800ca24:	2100      	movs	r1, #0
 800ca26:	f000 fc0f 	bl	800d248 <USBD_LL_StallEP>
    return USBD_FAIL;
 800ca2a:	e68c      	b.n	800c746 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca2c:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800ca2e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca30:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca32:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ca36:	f7ff fd1b 	bl	800c470 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ca3a:	4628      	mov	r0, r5
 800ca3c:	f000 f956 	bl	800ccec <USBD_CtlSendStatus>
 800ca40:	e681      	b.n	800c746 <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ca42:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ca46:	f10d 0006 	add.w	r0, sp, #6
 800ca4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca4c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ca4e:	2302      	movs	r3, #2
 800ca50:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800ca52:	e741      	b.n	800c8d8 <USBD_StdDevReq+0x1bc>
 800ca54:	24000670 	.word	0x24000670

0800ca58 <USBD_StdItfReq>:
{
 800ca58:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca5a:	780b      	ldrb	r3, [r1, #0]
{
 800ca5c:	460d      	mov	r5, r1
 800ca5e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca60:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800ca64:	2a40      	cmp	r2, #64	; 0x40
 800ca66:	d00b      	beq.n	800ca80 <USBD_StdItfReq+0x28>
 800ca68:	065b      	lsls	r3, r3, #25
 800ca6a:	d509      	bpl.n	800ca80 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800ca6c:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca6e:	2180      	movs	r1, #128	; 0x80
 800ca70:	f000 fbea 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ca74:	4620      	mov	r0, r4
 800ca76:	4629      	mov	r1, r5
 800ca78:	f000 fbe6 	bl	800d248 <USBD_LL_StallEP>
}
 800ca7c:	4628      	mov	r0, r5
 800ca7e:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800ca80:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800ca84:	3b01      	subs	r3, #1
 800ca86:	2b02      	cmp	r3, #2
 800ca88:	d812      	bhi.n	800cab0 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ca8a:	792b      	ldrb	r3, [r5, #4]
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d80f      	bhi.n	800cab0 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ca90:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800ca94:	4629      	mov	r1, r5
 800ca96:	4620      	mov	r0, r4
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ca9c:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ca9e:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d1eb      	bne.n	800ca7c <USBD_StdItfReq+0x24>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	d1e9      	bne.n	800ca7c <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800caa8:	4620      	mov	r0, r4
 800caaa:	f000 f91f 	bl	800ccec <USBD_CtlSendStatus>
 800caae:	e7e5      	b.n	800ca7c <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cab0:	2180      	movs	r1, #128	; 0x80
 800cab2:	4620      	mov	r0, r4
 800cab4:	f000 fbc8 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cab8:	2100      	movs	r1, #0
 800caba:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800cabc:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800cabe:	f000 fbc3 	bl	800d248 <USBD_LL_StallEP>
}
 800cac2:	4628      	mov	r0, r5
 800cac4:	bd38      	pop	{r3, r4, r5, pc}
 800cac6:	bf00      	nop

0800cac8 <USBD_StdEPReq>:
{
 800cac8:	b570      	push	{r4, r5, r6, lr}
 800caca:	780b      	ldrb	r3, [r1, #0]
 800cacc:	460d      	mov	r5, r1
 800cace:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cad0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cad4:	2b20      	cmp	r3, #32
 800cad6:	d01b      	beq.n	800cb10 <USBD_StdEPReq+0x48>
 800cad8:	2b40      	cmp	r3, #64	; 0x40
 800cada:	d019      	beq.n	800cb10 <USBD_StdEPReq+0x48>
 800cadc:	b303      	cbz	r3, 800cb20 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cade:	2180      	movs	r1, #128	; 0x80
 800cae0:	4620      	mov	r0, r4
 800cae2:	f000 fbb1 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cae6:	4620      	mov	r0, r4
 800cae8:	2100      	movs	r1, #0
 800caea:	f000 fbad 	bl	800d248 <USBD_LL_StallEP>
}
 800caee:	2000      	movs	r0, #0
 800caf0:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800caf2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800caf6:	2b02      	cmp	r3, #2
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	d04e      	beq.n	800cb9a <USBD_StdEPReq+0xd2>
 800cafc:	2a03      	cmp	r2, #3
 800cafe:	d1ee      	bne.n	800cade <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cb00:	886b      	ldrh	r3, [r5, #2]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d1f3      	bne.n	800caee <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800cb06:	064e      	lsls	r6, r1, #25
 800cb08:	d172      	bne.n	800cbf0 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	f000 f8ee 	bl	800ccec <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cb10:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800cb14:	4629      	mov	r1, r5
 800cb16:	4620      	mov	r0, r4
 800cb18:	689b      	ldr	r3, [r3, #8]
}
 800cb1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cb1e:	4718      	bx	r3
      switch (req->bRequest)
 800cb20:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800cb22:	888a      	ldrh	r2, [r1, #4]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800cb28:	d0e3      	beq.n	800caf2 <USBD_StdEPReq+0x2a>
 800cb2a:	2b03      	cmp	r3, #3
 800cb2c:	d024      	beq.n	800cb78 <USBD_StdEPReq+0xb0>
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1d5      	bne.n	800cade <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800cb32:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800cb36:	2b02      	cmp	r3, #2
 800cb38:	b2d8      	uxtb	r0, r3
 800cb3a:	d037      	beq.n	800cbac <USBD_StdEPReq+0xe4>
 800cb3c:	2803      	cmp	r0, #3
 800cb3e:	d1ce      	bne.n	800cade <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cb40:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800cb44:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cb46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cb4a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800cb4e:	d43e      	bmi.n	800cbce <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cb50:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d0c2      	beq.n	800cade <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb58:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800cb5c:	2514      	movs	r5, #20
 800cb5e:	fb05 4503 	mla	r5, r5, r3, r4
 800cb62:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d13c      	bne.n	800cbe4 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800cb6a:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cb6c:	4629      	mov	r1, r5
 800cb6e:	4620      	mov	r0, r4
 800cb70:	2202      	movs	r2, #2
 800cb72:	f000 f88b 	bl	800cc8c <USBD_CtlSendData>
              break;
 800cb76:	e7ba      	b.n	800caee <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800cb78:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800cb7c:	2b02      	cmp	r3, #2
 800cb7e:	b2da      	uxtb	r2, r3
 800cb80:	d00b      	beq.n	800cb9a <USBD_StdEPReq+0xd2>
 800cb82:	2a03      	cmp	r2, #3
 800cb84:	d1ab      	bne.n	800cade <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cb86:	886b      	ldrh	r3, [r5, #2]
 800cb88:	b91b      	cbnz	r3, 800cb92 <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cb8a:	064a      	lsls	r2, r1, #25
 800cb8c:	d001      	beq.n	800cb92 <USBD_StdEPReq+0xca>
 800cb8e:	88eb      	ldrh	r3, [r5, #6]
 800cb90:	b39b      	cbz	r3, 800cbfa <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800cb92:	4620      	mov	r0, r4
 800cb94:	f000 f8aa 	bl	800ccec <USBD_CtlSendStatus>
              break;
 800cb98:	e7a9      	b.n	800caee <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cb9a:	064b      	lsls	r3, r1, #25
 800cb9c:	d09f      	beq.n	800cade <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cb9e:	f000 fb53 	bl	800d248 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cba2:	4620      	mov	r0, r4
 800cba4:	2180      	movs	r1, #128	; 0x80
 800cba6:	f000 fb4f 	bl	800d248 <USBD_LL_StallEP>
 800cbaa:	e7a0      	b.n	800caee <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cbac:	0648      	lsls	r0, r1, #25
 800cbae:	d196      	bne.n	800cade <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cbb0:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800cbb2:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cbbc:	bf4c      	ite	mi
 800cbbe:	f104 0114 	addmi.w	r1, r4, #20
 800cbc2:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800cbc6:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cbc8:	f000 f860 	bl	800cc8c <USBD_CtlSendData>
              break;
 800cbcc:	e78f      	b.n	800caee <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cbce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d084      	beq.n	800cade <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cbd4:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800cbd8:	1c5d      	adds	r5, r3, #1
 800cbda:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800cbde:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800cbe2:	e7c0      	b.n	800cb66 <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cbe4:	4620      	mov	r0, r4
 800cbe6:	f000 fb4b 	bl	800d280 <USBD_LL_IsStallEP>
 800cbea:	b120      	cbz	r0, 800cbf6 <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800cbec:	2301      	movs	r3, #1
 800cbee:	e7bc      	b.n	800cb6a <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cbf0:	f000 fb38 	bl	800d264 <USBD_LL_ClearStallEP>
 800cbf4:	e789      	b.n	800cb0a <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800cbf6:	6028      	str	r0, [r5, #0]
 800cbf8:	e7b8      	b.n	800cb6c <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cbfa:	f000 fb25 	bl	800d248 <USBD_LL_StallEP>
 800cbfe:	e7c8      	b.n	800cb92 <USBD_StdEPReq+0xca>

0800cc00 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800cc00:	780b      	ldrb	r3, [r1, #0]
 800cc02:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800cc04:	784b      	ldrb	r3, [r1, #1]
 800cc06:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cc08:	78ca      	ldrb	r2, [r1, #3]
 800cc0a:	788b      	ldrb	r3, [r1, #2]
 800cc0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800cc10:	8043      	strh	r3, [r0, #2]
 800cc12:	794a      	ldrb	r2, [r1, #5]
 800cc14:	790b      	ldrb	r3, [r1, #4]
 800cc16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800cc1a:	8083      	strh	r3, [r0, #4]
 800cc1c:	79ca      	ldrb	r2, [r1, #7]
 800cc1e:	798b      	ldrb	r3, [r1, #6]
 800cc20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800cc24:	80c3      	strh	r3, [r0, #6]
}
 800cc26:	4770      	bx	lr

0800cc28 <USBD_CtlError>:
{
 800cc28:	b510      	push	{r4, lr}
 800cc2a:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc2c:	2180      	movs	r1, #128	; 0x80
 800cc2e:	f000 fb0b 	bl	800d248 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc32:	2100      	movs	r1, #0
 800cc34:	4620      	mov	r0, r4
}
 800cc36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc3a:	f000 bb05 	b.w	800d248 <USBD_LL_StallEP>
 800cc3e:	bf00      	nop

0800cc40 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800cc40:	b308      	cbz	r0, 800cc86 <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800cc42:	7803      	ldrb	r3, [r0, #0]
{
 800cc44:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 800cc46:	b1fb      	cbz	r3, 800cc88 <USBD_GetString+0x48>
 800cc48:	4604      	mov	r4, r0
 800cc4a:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 800cc4e:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 800cc50:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800cc54:	b2db      	uxtb	r3, r3
 800cc56:	2d00      	cmp	r5, #0
 800cc58:	d1f9      	bne.n	800cc4e <USBD_GetString+0xe>
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc5e:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cc60:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800cc62:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc64:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800cc66:	7804      	ldrb	r4, [r0, #0]
 800cc68:	b15c      	cbz	r4, 800cc82 <USBD_GetString+0x42>
  idx++;
 800cc6a:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800cc6c:	2500      	movs	r5, #0
    idx++;
 800cc6e:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800cc70:	54cc      	strb	r4, [r1, r3]
    idx++;
 800cc72:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800cc74:	b2d2      	uxtb	r2, r2
    idx++;
 800cc76:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800cc78:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800cc7a:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800cc7e:	2c00      	cmp	r4, #0
 800cc80:	d1f5      	bne.n	800cc6e <USBD_GetString+0x2e>
}
 800cc82:	bc70      	pop	{r4, r5, r6}
 800cc84:	4770      	bx	lr
 800cc86:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800cc88:	2302      	movs	r3, #2
 800cc8a:	e7e8      	b.n	800cc5e <USBD_GetString+0x1e>

0800cc8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cc8c:	b538      	push	{r3, r4, r5, lr}
 800cc8e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cc90:	2502      	movs	r5, #2
{
 800cc92:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc94:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cc96:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800cc9a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc9e:	f000 fb11 	bl	800d2c4 <USBD_LL_Transmit>

  return USBD_OK;
}
 800cca2:	2000      	movs	r0, #0
 800cca4:	bd38      	pop	{r3, r4, r5, pc}
 800cca6:	bf00      	nop

0800cca8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cca8:	b510      	push	{r4, lr}
 800ccaa:	460c      	mov	r4, r1
 800ccac:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ccae:	2100      	movs	r1, #0
 800ccb0:	4622      	mov	r2, r4
 800ccb2:	f000 fb07 	bl	800d2c4 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	bd10      	pop	{r4, pc}
 800ccba:	bf00      	nop

0800ccbc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ccbc:	b538      	push	{r3, r4, r5, lr}
 800ccbe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ccc0:	2503      	movs	r5, #3
{
 800ccc2:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ccc4:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ccc6:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800ccca:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ccce:	f000 fb07 	bl	800d2e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800ccd2:	2000      	movs	r0, #0
 800ccd4:	bd38      	pop	{r3, r4, r5, pc}
 800ccd6:	bf00      	nop

0800ccd8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ccd8:	b510      	push	{r4, lr}
 800ccda:	460c      	mov	r4, r1
 800ccdc:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ccde:	2100      	movs	r1, #0
 800cce0:	4622      	mov	r2, r4
 800cce2:	f000 fafd 	bl	800d2e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800cce6:	2000      	movs	r0, #0
 800cce8:	bd10      	pop	{r4, pc}
 800ccea:	bf00      	nop

0800ccec <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ccec:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ccee:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ccf0:	2504      	movs	r5, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ccf6:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ccfa:	f000 fae3 	bl	800d2c4 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ccfe:	2000      	movs	r0, #0
 800cd00:	bd38      	pop	{r3, r4, r5, pc}
 800cd02:	bf00      	nop

0800cd04 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cd04:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd06:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cd08:	2505      	movs	r5, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cd0e:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd12:	f000 fae5 	bl	800d2e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800cd16:	2000      	movs	r0, #0
 800cd18:	bd38      	pop	{r3, r4, r5, pc}
 800cd1a:	bf00      	nop

0800cd1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cd1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cd1e:	2200      	movs	r2, #0
 800cd20:	4919      	ldr	r1, [pc, #100]	; (800cd88 <MX_USB_DEVICE_Init+0x6c>)
 800cd22:	481a      	ldr	r0, [pc, #104]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd24:	f7ff fb6c 	bl	800c400 <USBD_Init>
 800cd28:	b988      	cbnz	r0, 800cd4e <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cd2a:	4919      	ldr	r1, [pc, #100]	; (800cd90 <MX_USB_DEVICE_Init+0x74>)
 800cd2c:	4817      	ldr	r0, [pc, #92]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd2e:	f7ff fb7b 	bl	800c428 <USBD_RegisterClass>
 800cd32:	b9a0      	cbnz	r0, 800cd5e <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cd34:	4917      	ldr	r1, [pc, #92]	; (800cd94 <MX_USB_DEVICE_Init+0x78>)
 800cd36:	4815      	ldr	r0, [pc, #84]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd38:	f7ff fb12 	bl	800c360 <USBD_CDC_RegisterInterface>
 800cd3c:	b9b8      	cbnz	r0, 800cd6e <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cd3e:	4813      	ldr	r0, [pc, #76]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd40:	f7ff fb8c 	bl	800c45c <USBD_Start>
 800cd44:	b9d0      	cbnz	r0, 800cd7c <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cd46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800cd4a:	f7fb b833 	b.w	8007db4 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800cd4e:	f7f6 f853 	bl	8002df8 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cd52:	490f      	ldr	r1, [pc, #60]	; (800cd90 <MX_USB_DEVICE_Init+0x74>)
 800cd54:	480d      	ldr	r0, [pc, #52]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd56:	f7ff fb67 	bl	800c428 <USBD_RegisterClass>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d0ea      	beq.n	800cd34 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800cd5e:	f7f6 f84b 	bl	8002df8 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cd62:	490c      	ldr	r1, [pc, #48]	; (800cd94 <MX_USB_DEVICE_Init+0x78>)
 800cd64:	4809      	ldr	r0, [pc, #36]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd66:	f7ff fafb 	bl	800c360 <USBD_CDC_RegisterInterface>
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	d0e7      	beq.n	800cd3e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800cd6e:	f7f6 f843 	bl	8002df8 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cd72:	4806      	ldr	r0, [pc, #24]	; (800cd8c <MX_USB_DEVICE_Init+0x70>)
 800cd74:	f7ff fb72 	bl	800c45c <USBD_Start>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	d0e4      	beq.n	800cd46 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800cd7c:	f7f6 f83c 	bl	8002df8 <Error_Handler>
}
 800cd80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800cd84:	f7fb b816 	b.w	8007db4 <HAL_PWREx_EnableUSBVoltageDetector>
 800cd88:	24000328 	.word	0x24000328
 800cd8c:	2400f230 	.word	0x2400f230
 800cd90:	240001fc 	.word	0x240001fc
 800cd94:	2400030c 	.word	0x2400030c

0800cd98 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800cd98:	2000      	movs	r0, #0
 800cd9a:	4770      	bx	lr

0800cd9c <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800cd9c:	2000      	movs	r0, #0
 800cd9e:	4770      	bx	lr

0800cda0 <CDC_Receive_FS>:
{
 800cda0:	b570      	push	{r4, r5, r6, lr}
 800cda2:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cda4:	4e08      	ldr	r6, [pc, #32]	; (800cdc8 <CDC_Receive_FS+0x28>)
{
 800cda6:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cda8:	4630      	mov	r0, r6
 800cdaa:	4621      	mov	r1, r4
 800cdac:	f7ff faec 	bl	800c388 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	f7ff fb0b 	bl	800c3cc <USBD_CDC_ReceivePacket>
 800cdb6:	682a      	ldr	r2, [r5, #0]
 800cdb8:	4b04      	ldr	r3, [pc, #16]	; (800cdcc <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800cdba:	4621      	mov	r1, r4
 800cdbc:	4804      	ldr	r0, [pc, #16]	; (800cdd0 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800cdbe:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800cdc0:	f001 fbfa 	bl	800e5b8 <memcpy>
}
 800cdc4:	2000      	movs	r0, #0
 800cdc6:	bd70      	pop	{r4, r5, r6, pc}
 800cdc8:	2400f230 	.word	0x2400f230
 800cdcc:	2400099c 	.word	0x2400099c
 800cdd0:	2400089c 	.word	0x2400089c

0800cdd4 <CDC_Init_FS>:
{
 800cdd4:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cdd6:	4c06      	ldr	r4, [pc, #24]	; (800cdf0 <CDC_Init_FS+0x1c>)
 800cdd8:	2200      	movs	r2, #0
 800cdda:	4906      	ldr	r1, [pc, #24]	; (800cdf4 <CDC_Init_FS+0x20>)
 800cddc:	4620      	mov	r0, r4
 800cdde:	f7ff fac7 	bl	800c370 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cde2:	4620      	mov	r0, r4
 800cde4:	4904      	ldr	r1, [pc, #16]	; (800cdf8 <CDC_Init_FS+0x24>)
 800cde6:	f7ff facf 	bl	800c388 <USBD_CDC_SetRxBuffer>
}
 800cdea:	2000      	movs	r0, #0
 800cdec:	bd10      	pop	{r4, pc}
 800cdee:	bf00      	nop
 800cdf0:	2400f230 	.word	0x2400f230
 800cdf4:	2400fd00 	.word	0x2400fd00
 800cdf8:	2400f500 	.word	0x2400f500

0800cdfc <CDC_Control_FS>:
  switch(cmd)
 800cdfc:	2820      	cmp	r0, #32
 800cdfe:	d00a      	beq.n	800ce16 <CDC_Control_FS+0x1a>
 800ce00:	2821      	cmp	r0, #33	; 0x21
 800ce02:	d106      	bne.n	800ce12 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800ce04:	4b0a      	ldr	r3, [pc, #40]	; (800ce30 <CDC_Control_FS+0x34>)
 800ce06:	6818      	ldr	r0, [r3, #0]
 800ce08:	889a      	ldrh	r2, [r3, #4]
 800ce0a:	799b      	ldrb	r3, [r3, #6]
 800ce0c:	6008      	str	r0, [r1, #0]
 800ce0e:	808a      	strh	r2, [r1, #4]
 800ce10:	718b      	strb	r3, [r1, #6]
}
 800ce12:	2000      	movs	r0, #0
 800ce14:	4770      	bx	lr
{
 800ce16:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800ce18:	4b05      	ldr	r3, [pc, #20]	; (800ce30 <CDC_Control_FS+0x34>)
 800ce1a:	6808      	ldr	r0, [r1, #0]
 800ce1c:	888c      	ldrh	r4, [r1, #4]
 800ce1e:	798a      	ldrb	r2, [r1, #6]
 800ce20:	6018      	str	r0, [r3, #0]
}
 800ce22:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800ce24:	809c      	strh	r4, [r3, #4]
 800ce26:	719a      	strb	r2, [r3, #6]
}
 800ce28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce2c:	4770      	bx	lr
 800ce2e:	bf00      	nop
 800ce30:	24000320 	.word	0x24000320

0800ce34 <CDC_Transmit_FS>:
{
 800ce34:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ce36:	4c09      	ldr	r4, [pc, #36]	; (800ce5c <CDC_Transmit_FS+0x28>)
 800ce38:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800ce3c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ce40:	b10b      	cbz	r3, 800ce46 <CDC_Transmit_FS+0x12>
}
 800ce42:	2001      	movs	r0, #1
 800ce44:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ce46:	460a      	mov	r2, r1
 800ce48:	4601      	mov	r1, r0
 800ce4a:	4620      	mov	r0, r4
 800ce4c:	f7ff fa90 	bl	800c370 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ce50:	4620      	mov	r0, r4
}
 800ce52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ce56:	f7ff baa1 	b.w	800c39c <USBD_CDC_TransmitPacket>
 800ce5a:	bf00      	nop
 800ce5c:	2400f230 	.word	0x2400f230

0800ce60 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ce60:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800ce62:	4801      	ldr	r0, [pc, #4]	; (800ce68 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800ce64:	800b      	strh	r3, [r1, #0]
}
 800ce66:	4770      	bx	lr
 800ce68:	24000344 	.word	0x24000344

0800ce6c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ce6c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800ce6e:	4801      	ldr	r0, [pc, #4]	; (800ce74 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800ce70:	800b      	strh	r3, [r1, #0]
}
 800ce72:	4770      	bx	lr
 800ce74:	24000358 	.word	0x24000358

0800ce78 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce78:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ce7a:	4c04      	ldr	r4, [pc, #16]	; (800ce8c <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800ce7c:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ce7e:	4804      	ldr	r0, [pc, #16]	; (800ce90 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800ce80:	4621      	mov	r1, r4
 800ce82:	f7ff fedd 	bl	800cc40 <USBD_GetString>
  return USBD_StrDesc;
}
 800ce86:	4620      	mov	r0, r4
 800ce88:	bd10      	pop	{r4, pc}
 800ce8a:	bf00      	nop
 800ce8c:	24010500 	.word	0x24010500
 800ce90:	080186e0 	.word	0x080186e0

0800ce94 <USBD_FS_ProductStrDescriptor>:
{
 800ce94:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ce96:	4c04      	ldr	r4, [pc, #16]	; (800cea8 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800ce98:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ce9a:	4804      	ldr	r0, [pc, #16]	; (800ceac <USBD_FS_ProductStrDescriptor+0x18>)
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	f7ff fecf 	bl	800cc40 <USBD_GetString>
}
 800cea2:	4620      	mov	r0, r4
 800cea4:	bd10      	pop	{r4, pc}
 800cea6:	bf00      	nop
 800cea8:	24010500 	.word	0x24010500
 800ceac:	080186f4 	.word	0x080186f4

0800ceb0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ceb0:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ceb2:	4c04      	ldr	r4, [pc, #16]	; (800cec4 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800ceb4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ceb6:	4804      	ldr	r0, [pc, #16]	; (800cec8 <USBD_FS_ConfigStrDescriptor+0x18>)
 800ceb8:	4621      	mov	r1, r4
 800ceba:	f7ff fec1 	bl	800cc40 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800cebe:	4620      	mov	r0, r4
 800cec0:	bd10      	pop	{r4, pc}
 800cec2:	bf00      	nop
 800cec4:	24010500 	.word	0x24010500
 800cec8:	0801870c 	.word	0x0801870c

0800cecc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cecc:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cece:	4c04      	ldr	r4, [pc, #16]	; (800cee0 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800ced0:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ced2:	4804      	ldr	r0, [pc, #16]	; (800cee4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800ced4:	4621      	mov	r1, r4
 800ced6:	f7ff feb3 	bl	800cc40 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800ceda:	4620      	mov	r0, r4
 800cedc:	bd10      	pop	{r4, pc}
 800cede:	bf00      	nop
 800cee0:	24010500 	.word	0x24010500
 800cee4:	08018718 	.word	0x08018718

0800cee8 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cee8:	4a42      	ldr	r2, [pc, #264]	; (800cff4 <USBD_FS_SerialStrDescriptor+0x10c>)
  *length = USB_SIZ_STRING_SERIAL;
 800ceea:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ceec:	4b42      	ldr	r3, [pc, #264]	; (800cff8 <USBD_FS_SerialStrDescriptor+0x110>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ceee:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800cef0:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800cef2:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800cef4:	18d3      	adds	r3, r2, r3
 800cef6:	d101      	bne.n	800cefc <USBD_FS_SerialStrDescriptor+0x14>
}
 800cef8:	4840      	ldr	r0, [pc, #256]	; (800cffc <USBD_FS_SerialStrDescriptor+0x114>)
 800cefa:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800cefc:	0f1a      	lsrs	r2, r3, #28
 800cefe:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cf02:	493f      	ldr	r1, [pc, #252]	; (800d000 <USBD_FS_SerialStrDescriptor+0x118>)
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf04:	bf2c      	ite	cs
 800cf06:	f102 0037 	addcs.w	r0, r2, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf0a:	f102 0030 	addcc.w	r0, r2, #48	; 0x30
 800cf0e:	4a3b      	ldr	r2, [pc, #236]	; (800cffc <USBD_FS_SerialStrDescriptor+0x114>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cf10:	6809      	ldr	r1, [r1, #0]
{
 800cf12:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf14:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800cf16:	f3c3 6003 	ubfx	r0, r3, #24, #4
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800cf1a:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800cf1c:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800cf1e:	70d4      	strb	r4, [r2, #3]
 800cf20:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf24:	bf8c      	ite	hi
 800cf26:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf28:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800cf2a:	7154      	strb	r4, [r2, #5]
 800cf2c:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf2e:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800cf30:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800cf34:	71d4      	strb	r4, [r2, #7]
 800cf36:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800cf38:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800cf3a:	7254      	strb	r4, [r2, #9]
 800cf3c:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf40:	bf8c      	ite	hi
 800cf42:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf44:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800cf46:	72d4      	strb	r4, [r2, #11]
 800cf48:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf4a:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800cf4c:	f3c3 4003 	ubfx	r0, r3, #16, #4
    pbuf[2 * idx + 1] = 0;
 800cf50:	7354      	strb	r4, [r2, #13]
    if (((value >> 28)) < 0xA)
 800cf52:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf54:	bf8c      	ite	hi
 800cf56:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf58:	3030      	addls	r0, #48	; 0x30
 800cf5a:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800cf5c:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800cf60:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf62:	bf8c      	ite	hi
 800cf64:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf66:	3030      	addls	r0, #48	; 0x30
 800cf68:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800cf6a:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800cf6e:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf70:	bf8c      	ite	hi
 800cf72:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf74:	3030      	addls	r0, #48	; 0x30
 800cf76:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800cf78:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800cf7c:	f003 030f 	and.w	r3, r3, #15
 800cf80:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf82:	bf8c      	ite	hi
 800cf84:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf86:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800cf88:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf8a:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800cf8c:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf90:	bf94      	ite	ls
 800cf92:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf94:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800cf96:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800cf9a:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf9c:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800cf9e:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800cfa2:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cfa6:	bf2c      	ite	cs
 800cfa8:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfaa:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800cfac:	7450      	strb	r0, [r2, #17]
 800cfae:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfb0:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800cfb2:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800cfb6:	74d0      	strb	r0, [r2, #19]
 800cfb8:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800cfba:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800cfbc:	7550      	strb	r0, [r2, #21]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cfbe:	bf8c      	ite	hi
 800cfc0:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfc2:	3330      	addls	r3, #48	; 0x30
}
 800cfc4:	480d      	ldr	r0, [pc, #52]	; (800cffc <USBD_FS_SerialStrDescriptor+0x114>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfc6:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800cfc8:	f3c1 5303 	ubfx	r3, r1, #20, #4
 800cfcc:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cfce:	bf8c      	ite	hi
 800cfd0:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfd2:	3330      	addls	r3, #48	; 0x30
 800cfd4:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800cfd6:	f3c1 4303 	ubfx	r3, r1, #16, #4
    pbuf[2 * idx + 1] = 0;
 800cfda:	2100      	movs	r1, #0
    if (((value >> 28)) < 0xA)
 800cfdc:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800cfde:	75d1      	strb	r1, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800cfe0:	bf94      	ite	ls
 800cfe2:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cfe4:	3337      	addhi	r3, #55	; 0x37
 800cfe6:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800cfe8:	2300      	movs	r3, #0
 800cfea:	7653      	strb	r3, [r2, #25]
}
 800cfec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cff0:	4770      	bx	lr
 800cff2:	bf00      	nop
 800cff4:	1ff1e800 	.word	0x1ff1e800
 800cff8:	1ff1e808 	.word	0x1ff1e808
 800cffc:	2400035c 	.word	0x2400035c
 800d000:	1ff1e804 	.word	0x1ff1e804

0800d004 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d004:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800d008:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d00a:	2100      	movs	r1, #0
{
 800d00c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d00e:	22bc      	movs	r2, #188	; 0xbc
 800d010:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d012:	9106      	str	r1, [sp, #24]
 800d014:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800d018:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d01c:	f001 fada 	bl	800e5d4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d020:	6822      	ldr	r2, [r4, #0]
 800d022:	4b25      	ldr	r3, [pc, #148]	; (800d0b8 <HAL_PCD_MspInit+0xb4>)
 800d024:	429a      	cmp	r2, r3
 800d026:	d002      	beq.n	800d02e <HAL_PCD_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d028:	b036      	add	sp, #216	; 0xd8
 800d02a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d02e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d032:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d036:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d038:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d03a:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d03c:	f7fb fe1a 	bl	8008c74 <HAL_RCCEx_PeriphCLKConfig>
 800d040:	bbb0      	cbnz	r0, 800d0b0 <HAL_PCD_MspInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d042:	4c1e      	ldr	r4, [pc, #120]	; (800d0bc <HAL_PCD_MspInit+0xb8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800d044:	f7fa feb6 	bl	8007db4 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d048:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800d04c:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d04e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d052:	2702      	movs	r7, #2
 800d054:	f04f 0800 	mov.w	r8, #0
 800d058:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d05c:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d060:	a902      	add	r1, sp, #8
 800d062:	4817      	ldr	r0, [pc, #92]	; (800d0c0 <HAL_PCD_MspInit+0xbc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d064:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800d068:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800d06c:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d06e:	f003 0301 	and.w	r3, r3, #1
 800d072:	9300      	str	r3, [sp, #0]
 800d074:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d076:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d07a:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d07e:	f7f9 ff2b 	bl	8006ed8 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d082:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d086:	2200      	movs	r2, #0
 800d088:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d08a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d08e:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d090:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800d094:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800d098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d09c:	9301      	str	r3, [sp, #4]
 800d09e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d0a0:	f7f8 f9fa 	bl	8005498 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d0a4:	2065      	movs	r0, #101	; 0x65
 800d0a6:	f7f8 fa31 	bl	800550c <HAL_NVIC_EnableIRQ>
}
 800d0aa:	b036      	add	sp, #216	; 0xd8
 800d0ac:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
      Error_Handler();
 800d0b0:	f7f5 fea2 	bl	8002df8 <Error_Handler>
 800d0b4:	e7c5      	b.n	800d042 <HAL_PCD_MspInit+0x3e>
 800d0b6:	bf00      	nop
 800d0b8:	40080000 	.word	0x40080000
 800d0bc:	58024400 	.word	0x58024400
 800d0c0:	58020000 	.word	0x58020000

0800d0c4 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d0c4:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800d0c8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d0cc:	f7ff b9d8 	b.w	800c480 <USBD_LL_SetupStage>

0800d0d0 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d0d0:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800d0d4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800d0d8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d0dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d0e0:	f7ff b9fe 	b.w	800c4e0 <USBD_LL_DataOutStage>

0800d0e4 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d0e4:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800d0e8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800d0ec:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d0f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d0f2:	f7ff ba29 	b.w	800c548 <USBD_LL_DataInStage>
 800d0f6:	bf00      	nop

0800d0f8 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d0f8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d0fc:	f7ff bac2 	b.w	800c684 <USBD_LL_SOF>

0800d100 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d100:	68c1      	ldr	r1, [r0, #12]
{
 800d102:	b510      	push	{r4, lr}
 800d104:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d106:	b111      	cbz	r1, 800d10e <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d108:	2902      	cmp	r1, #2
 800d10a:	d10a      	bne.n	800d122 <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800d10c:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d10e:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800d112:	f7ff fa9b 	bl	800c64c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d116:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800d11a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d11e:	f7ff ba69 	b.w	800c5f4 <USBD_LL_Reset>
    Error_Handler();
 800d122:	f7f5 fe69 	bl	8002df8 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d126:	2101      	movs	r1, #1
 800d128:	e7f1      	b.n	800d10e <HAL_PCD_ResetCallback+0xe>
 800d12a:	bf00      	nop

0800d12c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d12c:	b510      	push	{r4, lr}
 800d12e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d130:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d134:	f7ff fa8e 	bl	800c654 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d138:	6822      	ldr	r2, [r4, #0]
 800d13a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800d13e:	f043 0301 	orr.w	r3, r3, #1
 800d142:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d146:	6a23      	ldr	r3, [r4, #32]
 800d148:	b123      	cbz	r3, 800d154 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d14a:	4a03      	ldr	r2, [pc, #12]	; (800d158 <HAL_PCD_SuspendCallback+0x2c>)
 800d14c:	6913      	ldr	r3, [r2, #16]
 800d14e:	f043 0306 	orr.w	r3, r3, #6
 800d152:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d154:	bd10      	pop	{r4, pc}
 800d156:	bf00      	nop
 800d158:	e000ed00 	.word	0xe000ed00

0800d15c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d15c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d160:	f7ff ba84 	b.w	800c66c <USBD_LL_Resume>

0800d164 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d164:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d168:	f7ff bab4 	b.w	800c6d4 <USBD_LL_IsoOUTIncomplete>

0800d16c <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d16c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d170:	f7ff ba9c 	b.w	800c6ac <USBD_LL_IsoINIncomplete>

0800d174 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d174:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d178:	f7ff bac0 	b.w	800c6fc <USBD_LL_DevConnected>

0800d17c <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d17c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d180:	f7ff babe 	b.w	800c700 <USBD_LL_DevDisconnected>

0800d184 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d184:	7802      	ldrb	r2, [r0, #0]
 800d186:	b10a      	cbz	r2, 800d18c <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800d188:	2000      	movs	r0, #0
 800d18a:	4770      	bx	lr
{
 800d18c:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800d18e:	4b15      	ldr	r3, [pc, #84]	; (800d1e4 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d190:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800d192:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d194:	4d14      	ldr	r5, [pc, #80]	; (800d1e8 <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800d196:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d19a:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d19e:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d1a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d1a2:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d1a4:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d1a6:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800d1aa:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d1ae:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800d1b2:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d1b6:	f7fa f857 	bl	8007268 <HAL_PCD_Init>
 800d1ba:	b978      	cbnz	r0, 800d1dc <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d1bc:	2180      	movs	r1, #128	; 0x80
 800d1be:	4809      	ldr	r0, [pc, #36]	; (800d1e4 <USBD_LL_Init+0x60>)
 800d1c0:	f7fa fdb4 	bl	8007d2c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d1c4:	2240      	movs	r2, #64	; 0x40
 800d1c6:	2100      	movs	r1, #0
 800d1c8:	4806      	ldr	r0, [pc, #24]	; (800d1e4 <USBD_LL_Init+0x60>)
 800d1ca:	f7fa fd8b 	bl	8007ce4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d1ce:	2280      	movs	r2, #128	; 0x80
 800d1d0:	2101      	movs	r1, #1
 800d1d2:	4804      	ldr	r0, [pc, #16]	; (800d1e4 <USBD_LL_Init+0x60>)
 800d1d4:	f7fa fd86 	bl	8007ce4 <HAL_PCDEx_SetTxFiFo>
}
 800d1d8:	2000      	movs	r0, #0
 800d1da:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800d1dc:	f7f5 fe0c 	bl	8002df8 <Error_Handler>
 800d1e0:	e7ec      	b.n	800d1bc <USBD_LL_Init+0x38>
 800d1e2:	bf00      	nop
 800d1e4:	24010700 	.word	0x24010700
 800d1e8:	40080000 	.word	0x40080000

0800d1ec <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800d1ec:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d1f0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800d1f2:	f7fa f8cf 	bl	8007394 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800d1f6:	2803      	cmp	r0, #3
 800d1f8:	d802      	bhi.n	800d200 <USBD_LL_Start+0x14>
 800d1fa:	4b02      	ldr	r3, [pc, #8]	; (800d204 <USBD_LL_Start+0x18>)
 800d1fc:	5c18      	ldrb	r0, [r3, r0]
}
 800d1fe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800d200:	2003      	movs	r0, #3
}
 800d202:	bd08      	pop	{r3, pc}
 800d204:	08018728 	.word	0x08018728

0800d208 <USBD_LL_OpenEP>:
{
 800d208:	b510      	push	{r4, lr}
 800d20a:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d20c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d210:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d212:	4623      	mov	r3, r4
 800d214:	f7fa fc22 	bl	8007a5c <HAL_PCD_EP_Open>
  switch (hal_status)
 800d218:	2803      	cmp	r0, #3
 800d21a:	d802      	bhi.n	800d222 <USBD_LL_OpenEP+0x1a>
 800d21c:	4b02      	ldr	r3, [pc, #8]	; (800d228 <USBD_LL_OpenEP+0x20>)
 800d21e:	5c18      	ldrb	r0, [r3, r0]
}
 800d220:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d222:	2003      	movs	r0, #3
}
 800d224:	bd10      	pop	{r4, pc}
 800d226:	bf00      	nop
 800d228:	08018728 	.word	0x08018728

0800d22c <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d22c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d230:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d232:	f7fa fc4d 	bl	8007ad0 <HAL_PCD_EP_Close>
  switch (hal_status)
 800d236:	2803      	cmp	r0, #3
 800d238:	d802      	bhi.n	800d240 <USBD_LL_CloseEP+0x14>
 800d23a:	4b02      	ldr	r3, [pc, #8]	; (800d244 <USBD_LL_CloseEP+0x18>)
 800d23c:	5c18      	ldrb	r0, [r3, r0]
}
 800d23e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d240:	2003      	movs	r0, #3
}
 800d242:	bd08      	pop	{r3, pc}
 800d244:	08018728 	.word	0x08018728

0800d248 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d248:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d24c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d24e:	f7fa fcc9 	bl	8007be4 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800d252:	2803      	cmp	r0, #3
 800d254:	d802      	bhi.n	800d25c <USBD_LL_StallEP+0x14>
 800d256:	4b02      	ldr	r3, [pc, #8]	; (800d260 <USBD_LL_StallEP+0x18>)
 800d258:	5c18      	ldrb	r0, [r3, r0]
}
 800d25a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d25c:	2003      	movs	r0, #3
}
 800d25e:	bd08      	pop	{r3, pc}
 800d260:	08018728 	.word	0x08018728

0800d264 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d264:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d268:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d26a:	f7fa fcff 	bl	8007c6c <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800d26e:	2803      	cmp	r0, #3
 800d270:	d802      	bhi.n	800d278 <USBD_LL_ClearStallEP+0x14>
 800d272:	4b02      	ldr	r3, [pc, #8]	; (800d27c <USBD_LL_ClearStallEP+0x18>)
 800d274:	5c18      	ldrb	r0, [r3, r0]
}
 800d276:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d278:	2003      	movs	r0, #3
}
 800d27a:	bd08      	pop	{r3, pc}
 800d27c:	08018728 	.word	0x08018728

0800d280 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800d280:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d282:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800d286:	d406      	bmi.n	800d296 <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d288:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800d28c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d290:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800d294:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d296:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800d29a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800d29e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d2a2:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800d2a6:	4770      	bx	lr

0800d2a8 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d2a8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d2ac:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d2ae:	f7fa fbc1 	bl	8007a34 <HAL_PCD_SetAddress>
  switch (hal_status)
 800d2b2:	2803      	cmp	r0, #3
 800d2b4:	d802      	bhi.n	800d2bc <USBD_LL_SetUSBAddress+0x14>
 800d2b6:	4b02      	ldr	r3, [pc, #8]	; (800d2c0 <USBD_LL_SetUSBAddress+0x18>)
 800d2b8:	5c18      	ldrb	r0, [r3, r0]
}
 800d2ba:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d2bc:	2003      	movs	r0, #3
}
 800d2be:	bd08      	pop	{r3, pc}
 800d2c0:	08018728 	.word	0x08018728

0800d2c4 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2c4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d2c8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2ca:	f7fa fc67 	bl	8007b9c <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800d2ce:	2803      	cmp	r0, #3
 800d2d0:	d802      	bhi.n	800d2d8 <USBD_LL_Transmit+0x14>
 800d2d2:	4b02      	ldr	r3, [pc, #8]	; (800d2dc <USBD_LL_Transmit+0x18>)
 800d2d4:	5c18      	ldrb	r0, [r3, r0]
}
 800d2d6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2d8:	2003      	movs	r0, #3
}
 800d2da:	bd08      	pop	{r3, pc}
 800d2dc:	08018728 	.word	0x08018728

0800d2e0 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d2e0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d2e4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d2e6:	f7fa fc27 	bl	8007b38 <HAL_PCD_EP_Receive>
  switch (hal_status)
 800d2ea:	2803      	cmp	r0, #3
 800d2ec:	d802      	bhi.n	800d2f4 <USBD_LL_PrepareReceive+0x14>
 800d2ee:	4b02      	ldr	r3, [pc, #8]	; (800d2f8 <USBD_LL_PrepareReceive+0x18>)
 800d2f0:	5c18      	ldrb	r0, [r3, r0]
}
 800d2f2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d2f4:	2003      	movs	r0, #3
}
 800d2f6:	bd08      	pop	{r3, pc}
 800d2f8:	08018728 	.word	0x08018728

0800d2fc <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d2fc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800d300:	f7fa bc42 	b.w	8007b88 <HAL_PCD_EP_GetRxCount>

0800d304 <USBD_static_malloc>:
}
 800d304:	4800      	ldr	r0, [pc, #0]	; (800d308 <USBD_static_malloc+0x4>)
 800d306:	4770      	bx	lr
 800d308:	24000674 	.word	0x24000674

0800d30c <USBD_static_free>:
}
 800d30c:	4770      	bx	lr
 800d30e:	bf00      	nop

0800d310 <arm_cfft_radix8by2_f32>:
 800d310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d314:	4607      	mov	r7, r0
 800d316:	4608      	mov	r0, r1
 800d318:	ed2d 8b06 	vpush	{d8-d10}
 800d31c:	f8b7 c000 	ldrh.w	ip, [r7]
 800d320:	687a      	ldr	r2, [r7, #4]
 800d322:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800d326:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800d32a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d32e:	f000 80ac 	beq.w	800d48a <arm_cfft_radix8by2_f32+0x17a>
 800d332:	008c      	lsls	r4, r1, #2
 800d334:	f100 0310 	add.w	r3, r0, #16
 800d338:	3210      	adds	r2, #16
 800d33a:	f108 0610 	add.w	r6, r8, #16
 800d33e:	3410      	adds	r4, #16
 800d340:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800d344:	1905      	adds	r5, r0, r4
 800d346:	4444      	add	r4, r8
 800d348:	ed16 7a04 	vldr	s14, [r6, #-16]
 800d34c:	3310      	adds	r3, #16
 800d34e:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800d352:	3510      	adds	r5, #16
 800d354:	ed56 0a03 	vldr	s1, [r6, #-12]
 800d358:	3210      	adds	r2, #16
 800d35a:	ee74 9a87 	vadd.f32	s19, s9, s14
 800d35e:	ed56 7a02 	vldr	s15, [r6, #-8]
 800d362:	ed56 2a01 	vldr	s5, [r6, #-4]
 800d366:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800d36a:	ed54 5a04 	vldr	s11, [r4, #-16]
 800d36e:	3610      	adds	r6, #16
 800d370:	ed14 5a03 	vldr	s10, [r4, #-12]
 800d374:	3410      	adds	r4, #16
 800d376:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800d37a:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800d37e:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800d382:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800d386:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800d38a:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800d38e:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800d392:	ee33 8a83 	vadd.f32	s16, s7, s6
 800d396:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800d39a:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800d39e:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800d3a2:	ee34 0a06 	vadd.f32	s0, s8, s12
 800d3a6:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800d3aa:	ee77 aa20 	vadd.f32	s21, s14, s1
 800d3ae:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800d3b2:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800d3b6:	ee72 9a22 	vadd.f32	s19, s4, s5
 800d3ba:	ee71 8a05 	vadd.f32	s17, s2, s10
 800d3be:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800d3c2:	ee37 7a60 	vsub.f32	s14, s14, s1
 800d3c6:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800d3ca:	ee35 5a41 	vsub.f32	s10, s10, s2
 800d3ce:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800d3d2:	ee36 6a44 	vsub.f32	s12, s12, s8
 800d3d6:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800d3da:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800d3de:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800d3e2:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800d3e6:	ee72 7a62 	vsub.f32	s15, s4, s5
 800d3ea:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800d3ee:	ee73 2a63 	vsub.f32	s5, s6, s7
 800d3f2:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800d3f6:	4563      	cmp	r3, ip
 800d3f8:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800d3fc:	ee24 3a84 	vmul.f32	s6, s9, s8
 800d400:	ee27 2a26 	vmul.f32	s4, s14, s13
 800d404:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800d408:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800d40c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d410:	ee65 5a84 	vmul.f32	s11, s11, s8
 800d414:	ee65 6a26 	vmul.f32	s13, s10, s13
 800d418:	ee25 5a04 	vmul.f32	s10, s10, s8
 800d41c:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d420:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800d424:	ee33 4a02 	vadd.f32	s8, s6, s4
 800d428:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800d42c:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800d430:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800d434:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800d438:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800d43c:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800d440:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800d444:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800d448:	ee27 4a87 	vmul.f32	s8, s15, s14
 800d44c:	ee61 5a87 	vmul.f32	s11, s3, s14
 800d450:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d454:	ee22 5a87 	vmul.f32	s10, s5, s14
 800d458:	ee26 7a07 	vmul.f32	s14, s12, s14
 800d45c:	ee26 6a26 	vmul.f32	s12, s12, s13
 800d460:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800d464:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d468:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d46c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d470:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d474:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800d478:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800d47c:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800d480:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800d484:	f47f af60 	bne.w	800d348 <arm_cfft_radix8by2_f32+0x38>
 800d488:	687a      	ldr	r2, [r7, #4]
 800d48a:	b28c      	uxth	r4, r1
 800d48c:	2302      	movs	r3, #2
 800d48e:	4621      	mov	r1, r4
 800d490:	f000 fda6 	bl	800dfe0 <arm_radix8_butterfly_f32>
 800d494:	4621      	mov	r1, r4
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	4640      	mov	r0, r8
 800d49a:	2302      	movs	r3, #2
 800d49c:	ecbd 8b06 	vpop	{d8-d10}
 800d4a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4a4:	f000 bd9c 	b.w	800dfe0 <arm_radix8_butterfly_f32>

0800d4a8 <arm_cfft_radix8by4_f32>:
 800d4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ac:	ed2d 8b04 	vpush	{d8-d9}
 800d4b0:	8804      	ldrh	r4, [r0, #0]
 800d4b2:	b08d      	sub	sp, #52	; 0x34
 800d4b4:	6842      	ldr	r2, [r0, #4]
 800d4b6:	460d      	mov	r5, r1
 800d4b8:	0864      	lsrs	r4, r4, #1
 800d4ba:	edd1 7a00 	vldr	s15, [r1]
 800d4be:	edd1 5a01 	vldr	s11, [r1, #4]
 800d4c2:	00a3      	lsls	r3, r4, #2
 800d4c4:	18ce      	adds	r6, r1, r3
 800d4c6:	18f7      	adds	r7, r6, r3
 800d4c8:	ed96 7a00 	vldr	s14, [r6]
 800d4cc:	ed96 4a01 	vldr	s8, [r6, #4]
 800d4d0:	ed97 6a00 	vldr	s12, [r7]
 800d4d4:	edd7 4a01 	vldr	s9, [r7, #4]
 800d4d8:	ee77 6a86 	vadd.f32	s13, s15, s12
 800d4dc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d4e0:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800d4e4:	ee77 2a26 	vadd.f32	s5, s14, s13
 800d4e8:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800d4ec:	ee74 3a27 	vadd.f32	s7, s8, s15
 800d4f0:	ee76 4a44 	vsub.f32	s9, s12, s8
 800d4f4:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800d4f8:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800d4fc:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800d500:	ee37 7a25 	vadd.f32	s14, s14, s11
 800d504:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d508:	0860      	lsrs	r0, r4, #1
 800d50a:	f102 0408 	add.w	r4, r2, #8
 800d50e:	9405      	str	r4, [sp, #20]
 800d510:	f102 0410 	add.w	r4, r2, #16
 800d514:	9009      	str	r0, [sp, #36]	; 0x24
 800d516:	f1a0 0902 	sub.w	r9, r0, #2
 800d51a:	9403      	str	r4, [sp, #12]
 800d51c:	18fc      	adds	r4, r7, r3
 800d51e:	f102 0018 	add.w	r0, r2, #24
 800d522:	ed94 5a00 	vldr	s10, [r4]
 800d526:	ed94 3a01 	vldr	s6, [r4, #4]
 800d52a:	ee72 2a85 	vadd.f32	s5, s5, s10
 800d52e:	9004      	str	r0, [sp, #16]
 800d530:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800d534:	4620      	mov	r0, r4
 800d536:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800d53a:	9408      	str	r4, [sp, #32]
 800d53c:	ee12 ca90 	vmov	ip, s5
 800d540:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800d544:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d548:	f845 cb08 	str.w	ip, [r5], #8
 800d54c:	ee13 ca90 	vmov	ip, s7
 800d550:	ed96 2a01 	vldr	s4, [r6, #4]
 800d554:	ee74 4a05 	vadd.f32	s9, s8, s10
 800d558:	edd4 2a01 	vldr	s5, [r4, #4]
 800d55c:	ee37 7a45 	vsub.f32	s14, s14, s10
 800d560:	ee36 6a02 	vadd.f32	s12, s12, s4
 800d564:	9500      	str	r5, [sp, #0]
 800d566:	460d      	mov	r5, r1
 800d568:	ee36 6a22 	vadd.f32	s12, s12, s5
 800d56c:	ed81 6a01 	vstr	s12, [r1, #4]
 800d570:	4631      	mov	r1, r6
 800d572:	f841 cb08 	str.w	ip, [r1], #8
 800d576:	ee16 ca90 	vmov	ip, s13
 800d57a:	9106      	str	r1, [sp, #24]
 800d57c:	4639      	mov	r1, r7
 800d57e:	edc6 4a01 	vstr	s9, [r6, #4]
 800d582:	f841 cb08 	str.w	ip, [r1], #8
 800d586:	9102      	str	r1, [sp, #8]
 800d588:	ee17 1a90 	vmov	r1, s15
 800d58c:	edc7 5a01 	vstr	s11, [r7, #4]
 800d590:	f840 1b08 	str.w	r1, [r0], #8
 800d594:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800d598:	9001      	str	r0, [sp, #4]
 800d59a:	ed84 7a01 	vstr	s14, [r4, #4]
 800d59e:	9107      	str	r1, [sp, #28]
 800d5a0:	f000 8135 	beq.w	800d80e <arm_cfft_radix8by4_f32+0x366>
 800d5a4:	3b0c      	subs	r3, #12
 800d5a6:	f102 0920 	add.w	r9, r2, #32
 800d5aa:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800d5ae:	4622      	mov	r2, r4
 800d5b0:	468b      	mov	fp, r1
 800d5b2:	f105 0e10 	add.w	lr, r5, #16
 800d5b6:	4423      	add	r3, r4
 800d5b8:	f1a6 0c0c 	sub.w	ip, r6, #12
 800d5bc:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800d5c0:	f106 0010 	add.w	r0, r6, #16
 800d5c4:	f1a7 010c 	sub.w	r1, r7, #12
 800d5c8:	f107 0510 	add.w	r5, r7, #16
 800d5cc:	3c0c      	subs	r4, #12
 800d5ce:	3210      	adds	r2, #16
 800d5d0:	ed15 7a02 	vldr	s14, [r5, #-8]
 800d5d4:	f1bb 0b01 	subs.w	fp, fp, #1
 800d5d8:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800d5dc:	f1ac 0c08 	sub.w	ip, ip, #8
 800d5e0:	ed50 6a02 	vldr	s13, [r0, #-8]
 800d5e4:	f10e 0e08 	add.w	lr, lr, #8
 800d5e8:	ee77 1a87 	vadd.f32	s3, s15, s14
 800d5ec:	ed52 4a02 	vldr	s9, [r2, #-8]
 800d5f0:	ed55 5a01 	vldr	s11, [r5, #-4]
 800d5f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5f8:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800d5fc:	f10a 0a08 	add.w	sl, sl, #8
 800d600:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800d604:	ed10 3a01 	vldr	s6, [r0, #-4]
 800d608:	ee37 4a25 	vadd.f32	s8, s14, s11
 800d60c:	ed52 3a01 	vldr	s7, [r2, #-4]
 800d610:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d614:	f100 0008 	add.w	r0, r0, #8
 800d618:	ee36 6a24 	vadd.f32	s12, s12, s9
 800d61c:	f1a1 0108 	sub.w	r1, r1, #8
 800d620:	ee73 2a27 	vadd.f32	s5, s6, s15
 800d624:	f109 0910 	add.w	r9, r9, #16
 800d628:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800d62c:	f105 0508 	add.w	r5, r5, #8
 800d630:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800d634:	ee37 5a66 	vsub.f32	s10, s14, s13
 800d638:	ed50 5a03 	vldr	s11, [r0, #-12]
 800d63c:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800d640:	ed12 6a01 	vldr	s12, [r2, #-4]
 800d644:	ee36 7a87 	vadd.f32	s14, s13, s14
 800d648:	ee74 5a25 	vadd.f32	s11, s8, s11
 800d64c:	f1a4 0408 	sub.w	r4, r4, #8
 800d650:	ee34 4a43 	vsub.f32	s8, s8, s6
 800d654:	f108 0818 	add.w	r8, r8, #24
 800d658:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800d65c:	f102 0208 	add.w	r2, r2, #8
 800d660:	ee75 5a86 	vadd.f32	s11, s11, s12
 800d664:	f1a3 0308 	sub.w	r3, r3, #8
 800d668:	ee34 6a63 	vsub.f32	s12, s8, s7
 800d66c:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800d670:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800d674:	ee35 5a24 	vadd.f32	s10, s10, s9
 800d678:	ed94 4a04 	vldr	s8, [r4, #16]
 800d67c:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800d680:	ed9c 3a04 	vldr	s6, [ip, #16]
 800d684:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d688:	edd1 7a04 	vldr	s15, [r1, #16]
 800d68c:	ee73 6a04 	vadd.f32	s13, s6, s8
 800d690:	ed93 8a04 	vldr	s16, [r3, #16]
 800d694:	edd4 5a03 	vldr	s11, [r4, #12]
 800d698:	ee33 3a44 	vsub.f32	s6, s6, s8
 800d69c:	ed9c 2a03 	vldr	s4, [ip, #12]
 800d6a0:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800d6a4:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800d6a8:	ed91 1a03 	vldr	s2, [r1, #12]
 800d6ac:	ee32 4a25 	vadd.f32	s8, s4, s11
 800d6b0:	edd3 2a03 	vldr	s5, [r3, #12]
 800d6b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d6b8:	ee70 0a88 	vadd.f32	s1, s1, s16
 800d6bc:	ee73 4a41 	vsub.f32	s9, s6, s2
 800d6c0:	ee32 2a65 	vsub.f32	s4, s4, s11
 800d6c4:	edcc 0a04 	vstr	s1, [ip, #16]
 800d6c8:	ee74 0a41 	vsub.f32	s1, s8, s2
 800d6cc:	edd1 6a03 	vldr	s13, [r1, #12]
 800d6d0:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800d6d4:	ed93 9a03 	vldr	s18, [r3, #12]
 800d6d8:	ee78 5a82 	vadd.f32	s11, s17, s4
 800d6dc:	ee34 4a26 	vadd.f32	s8, s8, s13
 800d6e0:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800d6e4:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800d6e8:	ee34 4a09 	vadd.f32	s8, s8, s18
 800d6ec:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800d6f0:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800d6f4:	ed8c 4a03 	vstr	s8, [ip, #12]
 800d6f8:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800d6fc:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800d700:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800d704:	ee60 2a01 	vmul.f32	s5, s0, s2
 800d708:	ee64 6a81 	vmul.f32	s13, s9, s2
 800d70c:	ee20 8a04 	vmul.f32	s16, s0, s8
 800d710:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d714:	ee25 0a01 	vmul.f32	s0, s10, s2
 800d718:	ee25 5a04 	vmul.f32	s10, s10, s8
 800d71c:	ee25 4a84 	vmul.f32	s8, s11, s8
 800d720:	ee65 5a81 	vmul.f32	s11, s11, s2
 800d724:	ee35 5a62 	vsub.f32	s10, s10, s5
 800d728:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800d72c:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800d730:	ee38 1a00 	vadd.f32	s2, s16, s0
 800d734:	ed00 5a03 	vstr	s10, [r0, #-12]
 800d738:	ed00 1a04 	vstr	s2, [r0, #-16]
 800d73c:	ed81 4a04 	vstr	s8, [r1, #16]
 800d740:	edc1 5a03 	vstr	s11, [r1, #12]
 800d744:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800d748:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800d74c:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800d750:	ee66 2a25 	vmul.f32	s5, s12, s11
 800d754:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800d758:	ee21 4a85 	vmul.f32	s8, s3, s10
 800d75c:	ee60 7a85 	vmul.f32	s15, s1, s10
 800d760:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800d764:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d768:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800d76c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800d770:	ee34 5a22 	vadd.f32	s10, s8, s5
 800d774:	ee36 6a61 	vsub.f32	s12, s12, s3
 800d778:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800d77c:	ed05 5a04 	vstr	s10, [r5, #-16]
 800d780:	ed05 6a03 	vstr	s12, [r5, #-12]
 800d784:	edc4 5a04 	vstr	s11, [r4, #16]
 800d788:	edc4 6a03 	vstr	s13, [r4, #12]
 800d78c:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800d790:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800d794:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800d798:	ee67 5a27 	vmul.f32	s11, s14, s15
 800d79c:	ee63 6a27 	vmul.f32	s13, s6, s15
 800d7a0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800d7a4:	ee27 7a22 	vmul.f32	s14, s14, s5
 800d7a8:	ee62 7a27 	vmul.f32	s15, s4, s15
 800d7ac:	ee23 3a22 	vmul.f32	s6, s6, s5
 800d7b0:	ee22 2a22 	vmul.f32	s4, s4, s5
 800d7b4:	ee36 6a25 	vadd.f32	s12, s12, s11
 800d7b8:	ee37 7a63 	vsub.f32	s14, s14, s7
 800d7bc:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800d7c0:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d7c4:	ed02 6a04 	vstr	s12, [r2, #-16]
 800d7c8:	ed02 7a03 	vstr	s14, [r2, #-12]
 800d7cc:	ed83 2a04 	vstr	s4, [r3, #16]
 800d7d0:	edc3 7a03 	vstr	s15, [r3, #12]
 800d7d4:	f47f aefc 	bne.w	800d5d0 <arm_cfft_radix8by4_f32+0x128>
 800d7d8:	9907      	ldr	r1, [sp, #28]
 800d7da:	9803      	ldr	r0, [sp, #12]
 800d7dc:	00cb      	lsls	r3, r1, #3
 800d7de:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800d7e2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800d7e6:	9103      	str	r1, [sp, #12]
 800d7e8:	9900      	ldr	r1, [sp, #0]
 800d7ea:	4419      	add	r1, r3
 800d7ec:	9100      	str	r1, [sp, #0]
 800d7ee:	9905      	ldr	r1, [sp, #20]
 800d7f0:	4419      	add	r1, r3
 800d7f2:	9105      	str	r1, [sp, #20]
 800d7f4:	9906      	ldr	r1, [sp, #24]
 800d7f6:	4419      	add	r1, r3
 800d7f8:	9106      	str	r1, [sp, #24]
 800d7fa:	9902      	ldr	r1, [sp, #8]
 800d7fc:	4419      	add	r1, r3
 800d7fe:	9102      	str	r1, [sp, #8]
 800d800:	9901      	ldr	r1, [sp, #4]
 800d802:	4419      	add	r1, r3
 800d804:	9b04      	ldr	r3, [sp, #16]
 800d806:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d80a:	9101      	str	r1, [sp, #4]
 800d80c:	9304      	str	r3, [sp, #16]
 800d80e:	9b00      	ldr	r3, [sp, #0]
 800d810:	9902      	ldr	r1, [sp, #8]
 800d812:	ed93 7a00 	vldr	s14, [r3]
 800d816:	edd1 7a00 	vldr	s15, [r1]
 800d81a:	9a06      	ldr	r2, [sp, #24]
 800d81c:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d820:	9d01      	ldr	r5, [sp, #4]
 800d822:	edd2 6a00 	vldr	s13, [r2]
 800d826:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d82a:	9b02      	ldr	r3, [sp, #8]
 800d82c:	ee76 3a86 	vadd.f32	s7, s13, s12
 800d830:	ed95 3a00 	vldr	s6, [r5]
 800d834:	ed93 5a01 	vldr	s10, [r3, #4]
 800d838:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d83c:	9b00      	ldr	r3, [sp, #0]
 800d83e:	ee73 3a83 	vadd.f32	s7, s7, s6
 800d842:	edd5 2a01 	vldr	s5, [r5, #4]
 800d846:	ed93 4a01 	vldr	s8, [r3, #4]
 800d84a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800d84e:	9b00      	ldr	r3, [sp, #0]
 800d850:	ee74 5a05 	vadd.f32	s11, s8, s10
 800d854:	edd2 7a01 	vldr	s15, [r2, #4]
 800d858:	edc3 3a00 	vstr	s7, [r3]
 800d85c:	ee34 4a45 	vsub.f32	s8, s8, s10
 800d860:	edd2 3a01 	vldr	s7, [r2, #4]
 800d864:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d868:	ed95 2a01 	vldr	s4, [r5, #4]
 800d86c:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800d870:	9d05      	ldr	r5, [sp, #20]
 800d872:	ee34 5a66 	vsub.f32	s10, s8, s13
 800d876:	9b00      	ldr	r3, [sp, #0]
 800d878:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800d87c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800d880:	ee73 3a82 	vadd.f32	s7, s7, s4
 800d884:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d886:	ee35 5a03 	vadd.f32	s10, s10, s6
 800d88a:	4621      	mov	r1, r4
 800d88c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800d890:	edc3 3a01 	vstr	s7, [r3, #4]
 800d894:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d898:	edd5 3a00 	vldr	s7, [r5]
 800d89c:	ee76 6a84 	vadd.f32	s13, s13, s8
 800d8a0:	ed95 7a01 	vldr	s14, [r5, #4]
 800d8a4:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800d8a8:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800d8ac:	2304      	movs	r3, #4
 800d8ae:	ee64 4a87 	vmul.f32	s9, s9, s14
 800d8b2:	ee25 7a07 	vmul.f32	s14, s10, s14
 800d8b6:	ee25 5a23 	vmul.f32	s10, s10, s7
 800d8ba:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800d8be:	ee34 7a07 	vadd.f32	s14, s8, s14
 800d8c2:	ee35 5a64 	vsub.f32	s10, s10, s9
 800d8c6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800d8ca:	ed82 7a00 	vstr	s14, [r2]
 800d8ce:	ed82 5a01 	vstr	s10, [r2, #4]
 800d8d2:	9a03      	ldr	r2, [sp, #12]
 800d8d4:	edd2 4a01 	vldr	s9, [r2, #4]
 800d8d8:	ed92 7a00 	vldr	s14, [r2]
 800d8dc:	9a02      	ldr	r2, [sp, #8]
 800d8de:	ee26 5a07 	vmul.f32	s10, s12, s14
 800d8e2:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d8e6:	ee25 7a87 	vmul.f32	s14, s11, s14
 800d8ea:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800d8ee:	ee37 6a46 	vsub.f32	s12, s14, s12
 800d8f2:	ee75 5a25 	vadd.f32	s11, s10, s11
 800d8f6:	edc2 5a00 	vstr	s11, [r2]
 800d8fa:	ed82 6a01 	vstr	s12, [r2, #4]
 800d8fe:	9a04      	ldr	r2, [sp, #16]
 800d900:	9d01      	ldr	r5, [sp, #4]
 800d902:	edd2 5a01 	vldr	s11, [r2, #4]
 800d906:	ed92 7a00 	vldr	s14, [r2]
 800d90a:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d90e:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d912:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d916:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d91a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d91e:	ee76 6a26 	vadd.f32	s13, s12, s13
 800d922:	edc5 7a01 	vstr	s15, [r5, #4]
 800d926:	edc5 6a00 	vstr	s13, [r5]
 800d92a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d92c:	686a      	ldr	r2, [r5, #4]
 800d92e:	f000 fb57 	bl	800dfe0 <arm_radix8_butterfly_f32>
 800d932:	4630      	mov	r0, r6
 800d934:	4621      	mov	r1, r4
 800d936:	686a      	ldr	r2, [r5, #4]
 800d938:	2304      	movs	r3, #4
 800d93a:	f000 fb51 	bl	800dfe0 <arm_radix8_butterfly_f32>
 800d93e:	4638      	mov	r0, r7
 800d940:	4621      	mov	r1, r4
 800d942:	686a      	ldr	r2, [r5, #4]
 800d944:	2304      	movs	r3, #4
 800d946:	f000 fb4b 	bl	800dfe0 <arm_radix8_butterfly_f32>
 800d94a:	4621      	mov	r1, r4
 800d94c:	686a      	ldr	r2, [r5, #4]
 800d94e:	2304      	movs	r3, #4
 800d950:	9808      	ldr	r0, [sp, #32]
 800d952:	b00d      	add	sp, #52	; 0x34
 800d954:	ecbd 8b04 	vpop	{d8-d9}
 800d958:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d95c:	f000 bb40 	b.w	800dfe0 <arm_radix8_butterfly_f32>

0800d960 <arm_cfft_f32>:
 800d960:	2a01      	cmp	r2, #1
 800d962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d966:	4606      	mov	r6, r0
 800d968:	4617      	mov	r7, r2
 800d96a:	460c      	mov	r4, r1
 800d96c:	4698      	mov	r8, r3
 800d96e:	8805      	ldrh	r5, [r0, #0]
 800d970:	d055      	beq.n	800da1e <arm_cfft_f32+0xbe>
 800d972:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800d976:	d061      	beq.n	800da3c <arm_cfft_f32+0xdc>
 800d978:	d916      	bls.n	800d9a8 <arm_cfft_f32+0x48>
 800d97a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800d97e:	d01a      	beq.n	800d9b6 <arm_cfft_f32+0x56>
 800d980:	d946      	bls.n	800da10 <arm_cfft_f32+0xb0>
 800d982:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800d986:	d059      	beq.n	800da3c <arm_cfft_f32+0xdc>
 800d988:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800d98c:	d105      	bne.n	800d99a <arm_cfft_f32+0x3a>
 800d98e:	2301      	movs	r3, #1
 800d990:	6872      	ldr	r2, [r6, #4]
 800d992:	4629      	mov	r1, r5
 800d994:	4620      	mov	r0, r4
 800d996:	f000 fb23 	bl	800dfe0 <arm_radix8_butterfly_f32>
 800d99a:	f1b8 0f00 	cmp.w	r8, #0
 800d99e:	d111      	bne.n	800d9c4 <arm_cfft_f32+0x64>
 800d9a0:	2f01      	cmp	r7, #1
 800d9a2:	d016      	beq.n	800d9d2 <arm_cfft_f32+0x72>
 800d9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9a8:	2d20      	cmp	r5, #32
 800d9aa:	d047      	beq.n	800da3c <arm_cfft_f32+0xdc>
 800d9ac:	d934      	bls.n	800da18 <arm_cfft_f32+0xb8>
 800d9ae:	2d40      	cmp	r5, #64	; 0x40
 800d9b0:	d0ed      	beq.n	800d98e <arm_cfft_f32+0x2e>
 800d9b2:	2d80      	cmp	r5, #128	; 0x80
 800d9b4:	d1f1      	bne.n	800d99a <arm_cfft_f32+0x3a>
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	4630      	mov	r0, r6
 800d9ba:	f7ff fca9 	bl	800d310 <arm_cfft_radix8by2_f32>
 800d9be:	f1b8 0f00 	cmp.w	r8, #0
 800d9c2:	d0ed      	beq.n	800d9a0 <arm_cfft_f32+0x40>
 800d9c4:	68b2      	ldr	r2, [r6, #8]
 800d9c6:	4620      	mov	r0, r4
 800d9c8:	89b1      	ldrh	r1, [r6, #12]
 800d9ca:	f000 f83f 	bl	800da4c <arm_bitreversal_32>
 800d9ce:	2f01      	cmp	r7, #1
 800d9d0:	d1e8      	bne.n	800d9a4 <arm_cfft_f32+0x44>
 800d9d2:	ee07 5a90 	vmov	s15, r5
 800d9d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9de:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800d9e2:	2d00      	cmp	r5, #0
 800d9e4:	d0de      	beq.n	800d9a4 <arm_cfft_f32+0x44>
 800d9e6:	f104 0108 	add.w	r1, r4, #8
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	ed11 7a02 	vldr	s14, [r1, #-8]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d9f6:	3108      	adds	r1, #8
 800d9f8:	429d      	cmp	r5, r3
 800d9fa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d9fe:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800da02:	ed01 7a04 	vstr	s14, [r1, #-16]
 800da06:	ed41 7a03 	vstr	s15, [r1, #-12]
 800da0a:	d1ef      	bne.n	800d9ec <arm_cfft_f32+0x8c>
 800da0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da10:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800da14:	d0bb      	beq.n	800d98e <arm_cfft_f32+0x2e>
 800da16:	e7c0      	b.n	800d99a <arm_cfft_f32+0x3a>
 800da18:	2d10      	cmp	r5, #16
 800da1a:	d0cc      	beq.n	800d9b6 <arm_cfft_f32+0x56>
 800da1c:	e7bd      	b.n	800d99a <arm_cfft_f32+0x3a>
 800da1e:	b195      	cbz	r5, 800da46 <arm_cfft_f32+0xe6>
 800da20:	f101 030c 	add.w	r3, r1, #12
 800da24:	2200      	movs	r2, #0
 800da26:	ed53 7a02 	vldr	s15, [r3, #-8]
 800da2a:	3201      	adds	r2, #1
 800da2c:	3308      	adds	r3, #8
 800da2e:	eef1 7a67 	vneg.f32	s15, s15
 800da32:	4295      	cmp	r5, r2
 800da34:	ed43 7a04 	vstr	s15, [r3, #-16]
 800da38:	d1f5      	bne.n	800da26 <arm_cfft_f32+0xc6>
 800da3a:	e79a      	b.n	800d972 <arm_cfft_f32+0x12>
 800da3c:	4621      	mov	r1, r4
 800da3e:	4630      	mov	r0, r6
 800da40:	f7ff fd32 	bl	800d4a8 <arm_cfft_radix8by4_f32>
 800da44:	e7a9      	b.n	800d99a <arm_cfft_f32+0x3a>
 800da46:	2b00      	cmp	r3, #0
 800da48:	d0ac      	beq.n	800d9a4 <arm_cfft_f32+0x44>
 800da4a:	e7bb      	b.n	800d9c4 <arm_cfft_f32+0x64>

0800da4c <arm_bitreversal_32>:
 800da4c:	b321      	cbz	r1, 800da98 <arm_bitreversal_32+0x4c>
 800da4e:	f102 0c02 	add.w	ip, r2, #2
 800da52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da56:	4690      	mov	r8, r2
 800da58:	2500      	movs	r5, #0
 800da5a:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800da5e:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800da62:	3502      	adds	r5, #2
 800da64:	08a4      	lsrs	r4, r4, #2
 800da66:	089b      	lsrs	r3, r3, #2
 800da68:	428d      	cmp	r5, r1
 800da6a:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800da6e:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800da72:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800da76:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800da7a:	f107 0704 	add.w	r7, r7, #4
 800da7e:	f106 0604 	add.w	r6, r6, #4
 800da82:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800da86:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800da8a:	59c4      	ldr	r4, [r0, r7]
 800da8c:	5983      	ldr	r3, [r0, r6]
 800da8e:	51c3      	str	r3, [r0, r7]
 800da90:	5184      	str	r4, [r0, r6]
 800da92:	d3e2      	bcc.n	800da5a <arm_bitreversal_32+0xe>
 800da94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da98:	4770      	bx	lr
 800da9a:	bf00      	nop

0800da9c <arm_fir_decimate_init_f32>:
 800da9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa0:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800daa4:	fbbc f4f2 	udiv	r4, ip, r2
 800daa8:	fb02 c414 	mls	r4, r2, r4, ip
 800daac:	b99c      	cbnz	r4, 800dad6 <arm_fir_decimate_init_f32+0x3a>
 800daae:	460f      	mov	r7, r1
 800dab0:	4616      	mov	r6, r2
 800dab2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800dab6:	4605      	mov	r5, r0
 800dab8:	443a      	add	r2, r7
 800daba:	8069      	strh	r1, [r5, #2]
 800dabc:	6043      	str	r3, [r0, #4]
 800dabe:	4621      	mov	r1, r4
 800dac0:	4462      	add	r2, ip
 800dac2:	4640      	mov	r0, r8
 800dac4:	0092      	lsls	r2, r2, #2
 800dac6:	f000 fd85 	bl	800e5d4 <memset>
 800daca:	4620      	mov	r0, r4
 800dacc:	f8c5 8008 	str.w	r8, [r5, #8]
 800dad0:	702e      	strb	r6, [r5, #0]
 800dad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dad6:	f06f 0001 	mvn.w	r0, #1
 800dada:	e7fa      	b.n	800dad2 <arm_fir_decimate_init_f32+0x36>

0800dadc <arm_fir_decimate_f32>:
 800dadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dae0:	4605      	mov	r5, r0
 800dae2:	b08d      	sub	sp, #52	; 0x34
 800dae4:	4694      	mov	ip, r2
 800dae6:	782c      	ldrb	r4, [r5, #0]
 800dae8:	886f      	ldrh	r7, [r5, #2]
 800daea:	9001      	str	r0, [sp, #4]
 800daec:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800daf0:	68ae      	ldr	r6, [r5, #8]
 800daf2:	4438      	add	r0, r7
 800daf4:	686d      	ldr	r5, [r5, #4]
 800daf6:	9207      	str	r2, [sp, #28]
 800daf8:	970a      	str	r7, [sp, #40]	; 0x28
 800dafa:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800dafe:	9508      	str	r5, [sp, #32]
 800db00:	fbb3 f3f4 	udiv	r3, r3, r4
 800db04:	930b      	str	r3, [sp, #44]	; 0x2c
 800db06:	089b      	lsrs	r3, r3, #2
 800db08:	9309      	str	r3, [sp, #36]	; 0x24
 800db0a:	f000 80ef 	beq.w	800dcec <arm_fir_decimate_f32+0x210>
 800db0e:	08ba      	lsrs	r2, r7, #2
 800db10:	462b      	mov	r3, r5
 800db12:	3510      	adds	r5, #16
 800db14:	f007 0703 	and.w	r7, r7, #3
 800db18:	9205      	str	r2, [sp, #20]
 800db1a:	0112      	lsls	r2, r2, #4
 800db1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db1e:	f10c 0910 	add.w	r9, ip, #16
 800db22:	4413      	add	r3, r2
 800db24:	9100      	str	r1, [sp, #0]
 800db26:	eb05 0e02 	add.w	lr, r5, r2
 800db2a:	4611      	mov	r1, r2
 800db2c:	9503      	str	r5, [sp, #12]
 800db2e:	9704      	str	r7, [sp, #16]
 800db30:	9002      	str	r0, [sp, #8]
 800db32:	9306      	str	r3, [sp, #24]
 800db34:	00a4      	lsls	r4, r4, #2
 800db36:	4658      	mov	r0, fp
 800db38:	9a00      	ldr	r2, [sp, #0]
 800db3a:	4623      	mov	r3, r4
 800db3c:	f852 5b04 	ldr.w	r5, [r2], #4
 800db40:	3b01      	subs	r3, #1
 800db42:	f840 5b04 	str.w	r5, [r0], #4
 800db46:	d1f9      	bne.n	800db3c <arm_fir_decimate_f32+0x60>
 800db48:	9b01      	ldr	r3, [sp, #4]
 800db4a:	00a4      	lsls	r4, r4, #2
 800db4c:	eddf 0abe 	vldr	s1, [pc, #760]	; 800de48 <arm_fir_decimate_f32+0x36c>
 800db50:	f893 8000 	ldrb.w	r8, [r3]
 800db54:	44a3      	add	fp, r4
 800db56:	9b00      	ldr	r3, [sp, #0]
 800db58:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800db5c:	4423      	add	r3, r4
 800db5e:	eb06 0708 	add.w	r7, r6, r8
 800db62:	9300      	str	r3, [sp, #0]
 800db64:	eb07 0c08 	add.w	ip, r7, r8
 800db68:	9b05      	ldr	r3, [sp, #20]
 800db6a:	eb0c 0a08 	add.w	sl, ip, r8
 800db6e:	2b00      	cmp	r3, #0
 800db70:	f000 815c 	beq.w	800de2c <arm_fir_decimate_f32+0x350>
 800db74:	eef0 4a60 	vmov.f32	s9, s1
 800db78:	9b03      	ldr	r3, [sp, #12]
 800db7a:	eef0 7a60 	vmov.f32	s15, s1
 800db7e:	f106 0510 	add.w	r5, r6, #16
 800db82:	eeb0 7a60 	vmov.f32	s14, s1
 800db86:	f107 0410 	add.w	r4, r7, #16
 800db8a:	f10c 0010 	add.w	r0, ip, #16
 800db8e:	f10a 0210 	add.w	r2, sl, #16
 800db92:	ed53 5a04 	vldr	s11, [r3, #-16]
 800db96:	3310      	adds	r3, #16
 800db98:	ed12 5a04 	vldr	s10, [r2, #-16]
 800db9c:	3510      	adds	r5, #16
 800db9e:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800dba2:	3410      	adds	r4, #16
 800dba4:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800dba8:	3010      	adds	r0, #16
 800dbaa:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800dbae:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800dbb2:	ee25 1a81 	vmul.f32	s2, s11, s2
 800dbb6:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800dbba:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800dbbe:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800dbc2:	ee65 5a85 	vmul.f32	s11, s11, s10
 800dbc6:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800dbca:	ed12 5a03 	vldr	s10, [r2, #-12]
 800dbce:	ee36 7a87 	vadd.f32	s14, s13, s14
 800dbd2:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800dbd6:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800dbda:	ee26 2a02 	vmul.f32	s4, s12, s4
 800dbde:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800dbe2:	ee31 1a27 	vadd.f32	s2, s2, s15
 800dbe6:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800dbea:	ee66 7a22 	vmul.f32	s15, s12, s5
 800dbee:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800dbf2:	ee26 3a03 	vmul.f32	s6, s12, s6
 800dbf6:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800dbfa:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800dbfe:	ed52 0a02 	vldr	s1, [r2, #-8]
 800dc02:	ee26 6a05 	vmul.f32	s12, s12, s10
 800dc06:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800dc0a:	ee72 2a07 	vadd.f32	s5, s4, s14
 800dc0e:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800dc12:	ee77 7a81 	vadd.f32	s15, s15, s2
 800dc16:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800dc1a:	ee33 3a21 	vadd.f32	s6, s6, s3
 800dc1e:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800dc22:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800dc26:	ed52 1a01 	vldr	s3, [r2, #-4]
 800dc2a:	ee26 4a84 	vmul.f32	s8, s13, s8
 800dc2e:	459e      	cmp	lr, r3
 800dc30:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800dc34:	f102 0210 	add.w	r2, r2, #16
 800dc38:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800dc3c:	ee36 6a25 	vadd.f32	s12, s12, s11
 800dc40:	ee25 7a07 	vmul.f32	s14, s10, s14
 800dc44:	ee34 4a27 	vadd.f32	s8, s8, s15
 800dc48:	ee74 4a83 	vadd.f32	s9, s9, s6
 800dc4c:	ee65 7a01 	vmul.f32	s15, s10, s2
 800dc50:	ee25 3a02 	vmul.f32	s6, s10, s4
 800dc54:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800dc58:	ee76 6a86 	vadd.f32	s13, s13, s12
 800dc5c:	ee25 5a21 	vmul.f32	s10, s10, s3
 800dc60:	ee37 7a23 	vadd.f32	s14, s14, s7
 800dc64:	ee77 7a84 	vadd.f32	s15, s15, s8
 800dc68:	ee73 4a24 	vadd.f32	s9, s6, s9
 800dc6c:	ee75 0a26 	vadd.f32	s1, s10, s13
 800dc70:	d18f      	bne.n	800db92 <arm_fir_decimate_f32+0xb6>
 800dc72:	440e      	add	r6, r1
 800dc74:	440f      	add	r7, r1
 800dc76:	448c      	add	ip, r1
 800dc78:	eb0a 0001 	add.w	r0, sl, r1
 800dc7c:	9a06      	ldr	r2, [sp, #24]
 800dc7e:	9b04      	ldr	r3, [sp, #16]
 800dc80:	b1db      	cbz	r3, 800dcba <arm_fir_decimate_f32+0x1de>
 800dc82:	ecb2 5a01 	vldmia	r2!, {s10}
 800dc86:	3b01      	subs	r3, #1
 800dc88:	ecf6 2a01 	vldmia	r6!, {s5}
 800dc8c:	ecf7 3a01 	vldmia	r7!, {s7}
 800dc90:	ecbc 4a01 	vldmia	ip!, {s8}
 800dc94:	ee65 2a22 	vmul.f32	s5, s10, s5
 800dc98:	ecf0 6a01 	vldmia	r0!, {s13}
 800dc9c:	ee65 3a23 	vmul.f32	s7, s10, s7
 800dca0:	ee25 4a04 	vmul.f32	s8, s10, s8
 800dca4:	ee25 5a26 	vmul.f32	s10, s10, s13
 800dca8:	ee37 7a22 	vadd.f32	s14, s14, s5
 800dcac:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800dcb0:	ee74 4a84 	vadd.f32	s9, s9, s8
 800dcb4:	ee70 0a85 	vadd.f32	s1, s1, s10
 800dcb8:	d1e3      	bne.n	800dc82 <arm_fir_decimate_f32+0x1a6>
 800dcba:	9b02      	ldr	r3, [sp, #8]
 800dcbc:	eb0a 0608 	add.w	r6, sl, r8
 800dcc0:	ed09 7a04 	vstr	s14, [r9, #-16]
 800dcc4:	f109 0910 	add.w	r9, r9, #16
 800dcc8:	3b01      	subs	r3, #1
 800dcca:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800dcce:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800dcd2:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800dcd6:	9302      	str	r3, [sp, #8]
 800dcd8:	d002      	beq.n	800dce0 <arm_fir_decimate_f32+0x204>
 800dcda:	9b01      	ldr	r3, [sp, #4]
 800dcdc:	781c      	ldrb	r4, [r3, #0]
 800dcde:	e729      	b.n	800db34 <arm_fir_decimate_f32+0x58>
 800dce0:	9b07      	ldr	r3, [sp, #28]
 800dce2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dce4:	9900      	ldr	r1, [sp, #0]
 800dce6:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800dcea:	9307      	str	r3, [sp, #28]
 800dcec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcee:	f013 0803 	ands.w	r8, r3, #3
 800dcf2:	d067      	beq.n	800ddc4 <arm_fir_decimate_f32+0x2e8>
 800dcf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcf6:	9808      	ldr	r0, [sp, #32]
 800dcf8:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800dcfc:	9d07      	ldr	r5, [sp, #28]
 800dcfe:	4602      	mov	r2, r0
 800dd00:	f003 0703 	and.w	r7, r3, #3
 800dd04:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800dd08:	f8cd e000 	str.w	lr, [sp]
 800dd0c:	3210      	adds	r2, #16
 800dd0e:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800dd12:	eb00 090c 	add.w	r9, r0, ip
 800dd16:	f8dd e004 	ldr.w	lr, [sp, #4]
 800dd1a:	eb02 040c 	add.w	r4, r2, ip
 800dd1e:	46aa      	mov	sl, r5
 800dd20:	9203      	str	r2, [sp, #12]
 800dd22:	f89e 5000 	ldrb.w	r5, [lr]
 800dd26:	4658      	mov	r0, fp
 800dd28:	460a      	mov	r2, r1
 800dd2a:	462b      	mov	r3, r5
 800dd2c:	ecf2 7a01 	vldmia	r2!, {s15}
 800dd30:	3b01      	subs	r3, #1
 800dd32:	ece0 7a01 	vstmia	r0!, {s15}
 800dd36:	d1f9      	bne.n	800dd2c <arm_fir_decimate_f32+0x250>
 800dd38:	00ad      	lsls	r5, r5, #2
 800dd3a:	9b00      	ldr	r3, [sp, #0]
 800dd3c:	4429      	add	r1, r5
 800dd3e:	44ab      	add	fp, r5
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d07c      	beq.n	800de3e <arm_fir_decimate_f32+0x362>
 800dd44:	9b03      	ldr	r3, [sp, #12]
 800dd46:	f106 0210 	add.w	r2, r6, #16
 800dd4a:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800de48 <arm_fir_decimate_f32+0x36c>
 800dd4e:	ed13 7a04 	vldr	s14, [r3, #-16]
 800dd52:	3310      	adds	r3, #16
 800dd54:	ed52 6a04 	vldr	s13, [r2, #-16]
 800dd58:	3210      	adds	r2, #16
 800dd5a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800dd5e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dd62:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800dd66:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800dd6a:	ee26 6a25 	vmul.f32	s12, s12, s11
 800dd6e:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800dd72:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd76:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800dd7a:	ee26 7a85 	vmul.f32	s14, s13, s10
 800dd7e:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800dd82:	429c      	cmp	r4, r3
 800dd84:	ee76 7a27 	vadd.f32	s15, s12, s15
 800dd88:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800dd8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd94:	d1db      	bne.n	800dd4e <arm_fir_decimate_f32+0x272>
 800dd96:	eb06 000c 	add.w	r0, r6, ip
 800dd9a:	464a      	mov	r2, r9
 800dd9c:	b157      	cbz	r7, 800ddb4 <arm_fir_decimate_f32+0x2d8>
 800dd9e:	463b      	mov	r3, r7
 800dda0:	ecb2 7a01 	vldmia	r2!, {s14}
 800dda4:	3b01      	subs	r3, #1
 800dda6:	ecf0 6a01 	vldmia	r0!, {s13}
 800ddaa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ddae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ddb2:	d1f5      	bne.n	800dda0 <arm_fir_decimate_f32+0x2c4>
 800ddb4:	f89e 3000 	ldrb.w	r3, [lr]
 800ddb8:	ecea 7a01 	vstmia	sl!, {s15}
 800ddbc:	45c2      	cmp	sl, r8
 800ddbe:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800ddc2:	d1ae      	bne.n	800dd22 <arm_fir_decimate_f32+0x246>
 800ddc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddc6:	1e5c      	subs	r4, r3, #1
 800ddc8:	9b01      	ldr	r3, [sp, #4]
 800ddca:	08a5      	lsrs	r5, r4, #2
 800ddcc:	689f      	ldr	r7, [r3, #8]
 800ddce:	d01d      	beq.n	800de0c <arm_fir_decimate_f32+0x330>
 800ddd0:	f106 0210 	add.w	r2, r6, #16
 800ddd4:	f107 0310 	add.w	r3, r7, #16
 800ddd8:	4629      	mov	r1, r5
 800ddda:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800ddde:	3901      	subs	r1, #1
 800dde0:	f102 0210 	add.w	r2, r2, #16
 800dde4:	f103 0310 	add.w	r3, r3, #16
 800dde8:	f843 0c20 	str.w	r0, [r3, #-32]
 800ddec:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800ddf0:	f843 0c1c 	str.w	r0, [r3, #-28]
 800ddf4:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800ddf8:	f843 0c18 	str.w	r0, [r3, #-24]
 800ddfc:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800de00:	f843 0c14 	str.w	r0, [r3, #-20]
 800de04:	d1e9      	bne.n	800ddda <arm_fir_decimate_f32+0x2fe>
 800de06:	012d      	lsls	r5, r5, #4
 800de08:	442e      	add	r6, r5
 800de0a:	442f      	add	r7, r5
 800de0c:	f014 0403 	ands.w	r4, r4, #3
 800de10:	d009      	beq.n	800de26 <arm_fir_decimate_f32+0x34a>
 800de12:	6833      	ldr	r3, [r6, #0]
 800de14:	3c01      	subs	r4, #1
 800de16:	603b      	str	r3, [r7, #0]
 800de18:	d005      	beq.n	800de26 <arm_fir_decimate_f32+0x34a>
 800de1a:	6873      	ldr	r3, [r6, #4]
 800de1c:	2c01      	cmp	r4, #1
 800de1e:	607b      	str	r3, [r7, #4]
 800de20:	d001      	beq.n	800de26 <arm_fir_decimate_f32+0x34a>
 800de22:	68b3      	ldr	r3, [r6, #8]
 800de24:	60bb      	str	r3, [r7, #8]
 800de26:	b00d      	add	sp, #52	; 0x34
 800de28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de2c:	4650      	mov	r0, sl
 800de2e:	9a08      	ldr	r2, [sp, #32]
 800de30:	eef0 4a60 	vmov.f32	s9, s1
 800de34:	eef0 7a60 	vmov.f32	s15, s1
 800de38:	eeb0 7a60 	vmov.f32	s14, s1
 800de3c:	e71f      	b.n	800dc7e <arm_fir_decimate_f32+0x1a2>
 800de3e:	9a08      	ldr	r2, [sp, #32]
 800de40:	4630      	mov	r0, r6
 800de42:	eddf 7a01 	vldr	s15, [pc, #4]	; 800de48 <arm_fir_decimate_f32+0x36c>
 800de46:	e7a9      	b.n	800dd9c <arm_fir_decimate_f32+0x2c0>
 800de48:	00000000 	.word	0x00000000

0800de4c <arm_cmplx_mult_cmplx_f32>:
 800de4c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800de50:	b4f0      	push	{r4, r5, r6, r7}
 800de52:	d073      	beq.n	800df3c <arm_cmplx_mult_cmplx_f32+0xf0>
 800de54:	f100 0620 	add.w	r6, r0, #32
 800de58:	f101 0520 	add.w	r5, r1, #32
 800de5c:	f102 0420 	add.w	r4, r2, #32
 800de60:	4667      	mov	r7, ip
 800de62:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800de66:	3f01      	subs	r7, #1
 800de68:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800de6c:	f105 0520 	add.w	r5, r5, #32
 800de70:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800de74:	f106 0620 	add.w	r6, r6, #32
 800de78:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800de7c:	f104 0420 	add.w	r4, r4, #32
 800de80:	ee27 6a87 	vmul.f32	s12, s15, s14
 800de84:	ee26 7a87 	vmul.f32	s14, s13, s14
 800de88:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800de8c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800de90:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de94:	ee76 6a66 	vsub.f32	s13, s12, s13
 800de98:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800de9c:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800dea0:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800dea4:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800dea8:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800deac:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800deb0:	ee27 6a87 	vmul.f32	s12, s15, s14
 800deb4:	ee26 7a87 	vmul.f32	s14, s13, s14
 800deb8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800debc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800dec0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dec4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800dec8:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800decc:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800ded0:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800ded4:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800ded8:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800dedc:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800dee0:	ee27 6a87 	vmul.f32	s12, s15, s14
 800dee4:	ee26 7a87 	vmul.f32	s14, s13, s14
 800dee8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800deec:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800def0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800def4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800def8:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800defc:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800df00:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800df04:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800df08:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800df0c:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800df10:	ee27 6a87 	vmul.f32	s12, s15, s14
 800df14:	ee26 7a87 	vmul.f32	s14, s13, s14
 800df18:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800df1c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800df20:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df24:	ee76 6a66 	vsub.f32	s13, s12, s13
 800df28:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800df2c:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800df30:	d197      	bne.n	800de62 <arm_cmplx_mult_cmplx_f32+0x16>
 800df32:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800df36:	4420      	add	r0, r4
 800df38:	4421      	add	r1, r4
 800df3a:	4422      	add	r2, r4
 800df3c:	f013 0303 	ands.w	r3, r3, #3
 800df40:	d04b      	beq.n	800dfda <arm_cmplx_mult_cmplx_f32+0x18e>
 800df42:	edd0 5a00 	vldr	s11, [r0]
 800df46:	3b01      	subs	r3, #1
 800df48:	edd1 7a00 	vldr	s15, [r1]
 800df4c:	edd0 6a01 	vldr	s13, [r0, #4]
 800df50:	ed91 7a01 	vldr	s14, [r1, #4]
 800df54:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800df58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800df5c:	ee67 6a26 	vmul.f32	s13, s14, s13
 800df60:	ee27 7a25 	vmul.f32	s14, s14, s11
 800df64:	ee76 6a66 	vsub.f32	s13, s12, s13
 800df68:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df6c:	edc2 6a00 	vstr	s13, [r2]
 800df70:	edc2 7a01 	vstr	s15, [r2, #4]
 800df74:	d031      	beq.n	800dfda <arm_cmplx_mult_cmplx_f32+0x18e>
 800df76:	edd0 7a02 	vldr	s15, [r0, #8]
 800df7a:	2b01      	cmp	r3, #1
 800df7c:	ed91 7a02 	vldr	s14, [r1, #8]
 800df80:	edd0 6a03 	vldr	s13, [r0, #12]
 800df84:	edd1 5a03 	vldr	s11, [r1, #12]
 800df88:	ee27 6a87 	vmul.f32	s12, s15, s14
 800df8c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800df90:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800df94:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800df98:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df9c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800dfa0:	edc2 7a03 	vstr	s15, [r2, #12]
 800dfa4:	edc2 6a02 	vstr	s13, [r2, #8]
 800dfa8:	d017      	beq.n	800dfda <arm_cmplx_mult_cmplx_f32+0x18e>
 800dfaa:	edd0 7a04 	vldr	s15, [r0, #16]
 800dfae:	ed91 7a04 	vldr	s14, [r1, #16]
 800dfb2:	edd0 6a05 	vldr	s13, [r0, #20]
 800dfb6:	edd1 5a05 	vldr	s11, [r1, #20]
 800dfba:	ee27 6a87 	vmul.f32	s12, s15, s14
 800dfbe:	ee26 7a87 	vmul.f32	s14, s13, s14
 800dfc2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800dfc6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800dfca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfce:	ee76 6a66 	vsub.f32	s13, s12, s13
 800dfd2:	edc2 7a05 	vstr	s15, [r2, #20]
 800dfd6:	edc2 6a04 	vstr	s13, [r2, #16]
 800dfda:	bcf0      	pop	{r4, r5, r6, r7}
 800dfdc:	4770      	bx	lr
 800dfde:	bf00      	nop

0800dfe0 <arm_radix8_butterfly_f32>:
 800dfe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe4:	ed2d 8b10 	vpush	{d8-d15}
 800dfe8:	b095      	sub	sp, #84	; 0x54
 800dfea:	468a      	mov	sl, r1
 800dfec:	468b      	mov	fp, r1
 800dfee:	eddf 8abb 	vldr	s17, [pc, #748]	; 800e2dc <arm_radix8_butterfly_f32+0x2fc>
 800dff2:	9012      	str	r0, [sp, #72]	; 0x48
 800dff4:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800dff8:	4603      	mov	r3, r0
 800dffa:	3304      	adds	r3, #4
 800dffc:	9313      	str	r3, [sp, #76]	; 0x4c
 800dffe:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800e002:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e004:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e008:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800e00c:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800e010:	920f      	str	r2, [sp, #60]	; 0x3c
 800e012:	9303      	str	r3, [sp, #12]
 800e014:	0153      	lsls	r3, r2, #5
 800e016:	0114      	lsls	r4, r2, #4
 800e018:	eba9 0002 	sub.w	r0, r9, r2
 800e01c:	18ce      	adds	r6, r1, r3
 800e01e:	9302      	str	r3, [sp, #8]
 800e020:	0097      	lsls	r7, r2, #2
 800e022:	4613      	mov	r3, r2
 800e024:	eb06 0509 	add.w	r5, r6, r9
 800e028:	9004      	str	r0, [sp, #16]
 800e02a:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800e02e:	1bd2      	subs	r2, r2, r7
 800e030:	eb05 0109 	add.w	r1, r5, r9
 800e034:	441f      	add	r7, r3
 800e036:	9405      	str	r4, [sp, #20]
 800e038:	f109 0004 	add.w	r0, r9, #4
 800e03c:	9101      	str	r1, [sp, #4]
 800e03e:	1d21      	adds	r1, r4, #4
 800e040:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e042:	f04f 0e00 	mov.w	lr, #0
 800e046:	9c01      	ldr	r4, [sp, #4]
 800e048:	4418      	add	r0, r3
 800e04a:	4419      	add	r1, r3
 800e04c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800e050:	9b02      	ldr	r3, [sp, #8]
 800e052:	00fc      	lsls	r4, r7, #3
 800e054:	18d7      	adds	r7, r2, r3
 800e056:	9b04      	ldr	r3, [sp, #16]
 800e058:	9406      	str	r4, [sp, #24]
 800e05a:	00db      	lsls	r3, r3, #3
 800e05c:	9c01      	ldr	r4, [sp, #4]
 800e05e:	9307      	str	r3, [sp, #28]
 800e060:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800e064:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800e068:	9304      	str	r3, [sp, #16]
 800e06a:	9b03      	ldr	r3, [sp, #12]
 800e06c:	edd6 6a00 	vldr	s13, [r6]
 800e070:	44de      	add	lr, fp
 800e072:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800e076:	ed94 7a00 	vldr	s14, [r4]
 800e07a:	45f2      	cmp	sl, lr
 800e07c:	ed10 6a01 	vldr	s12, [r0, #-4]
 800e080:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800e084:	edd5 2a00 	vldr	s5, [r5]
 800e088:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e08c:	edd7 3a00 	vldr	s7, [r7]
 800e090:	ed11 5a01 	vldr	s10, [r1, #-4]
 800e094:	ee36 3a22 	vadd.f32	s6, s12, s5
 800e098:	edd2 6a00 	vldr	s13, [r2]
 800e09c:	ee75 5a07 	vadd.f32	s11, s10, s14
 800e0a0:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800e0a4:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800e0a8:	ee72 4a25 	vadd.f32	s9, s4, s11
 800e0ac:	ee73 3a04 	vadd.f32	s7, s6, s8
 800e0b0:	ee35 5a47 	vsub.f32	s10, s10, s14
 800e0b4:	ee36 7a62 	vsub.f32	s14, s12, s5
 800e0b8:	ee32 2a65 	vsub.f32	s4, s4, s11
 800e0bc:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800e0c0:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800e0c4:	ee37 6a66 	vsub.f32	s12, s14, s13
 800e0c8:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800e0cc:	ee33 3a44 	vsub.f32	s6, s6, s8
 800e0d0:	edc6 4a00 	vstr	s9, [r6]
 800e0d4:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e0d8:	ed97 4a01 	vldr	s8, [r7, #4]
 800e0dc:	ee66 6a28 	vmul.f32	s13, s12, s17
 800e0e0:	edd0 5a00 	vldr	s11, [r0]
 800e0e4:	ed95 6a01 	vldr	s12, [r5, #4]
 800e0e8:	ee27 7a28 	vmul.f32	s14, s14, s17
 800e0ec:	edd2 3a01 	vldr	s7, [r2, #4]
 800e0f0:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800e0f4:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800e0f8:	ed96 1a01 	vldr	s2, [r6, #4]
 800e0fc:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800e100:	edd4 0a01 	vldr	s1, [r4, #4]
 800e104:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e108:	eddc 6a00 	vldr	s13, [ip]
 800e10c:	ee75 5a86 	vadd.f32	s11, s11, s12
 800e110:	ed91 6a00 	vldr	s12, [r1]
 800e114:	ee73 3a84 	vadd.f32	s7, s7, s8
 800e118:	ee74 1a80 	vadd.f32	s3, s9, s0
 800e11c:	ee36 4a81 	vadd.f32	s8, s13, s2
 800e120:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e124:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800e128:	ee36 1a20 	vadd.f32	s2, s12, s1
 800e12c:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800e130:	ee36 6a60 	vsub.f32	s12, s12, s1
 800e134:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800e138:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800e13c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800e140:	ee74 3a01 	vadd.f32	s7, s8, s2
 800e144:	ee34 4a41 	vsub.f32	s8, s8, s2
 800e148:	ee36 1a21 	vadd.f32	s2, s12, s3
 800e14c:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800e150:	ee36 6a61 	vsub.f32	s12, s12, s3
 800e154:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800e158:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800e15c:	ed8c 0a00 	vstr	s0, [ip]
 800e160:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800e164:	449c      	add	ip, r3
 800e166:	ee75 4a07 	vadd.f32	s9, s10, s14
 800e16a:	edc6 3a01 	vstr	s7, [r6, #4]
 800e16e:	ee35 7a47 	vsub.f32	s14, s10, s14
 800e172:	441e      	add	r6, r3
 800e174:	ee32 5a25 	vadd.f32	s10, s4, s11
 800e178:	ee72 5a65 	vsub.f32	s11, s4, s11
 800e17c:	ee72 3a81 	vadd.f32	s7, s5, s2
 800e180:	ed01 5a01 	vstr	s10, [r1, #-4]
 800e184:	ee34 2a43 	vsub.f32	s4, s8, s6
 800e188:	edc4 5a00 	vstr	s11, [r4]
 800e18c:	ee37 5a86 	vadd.f32	s10, s15, s12
 800e190:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800e194:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e198:	ed81 2a00 	vstr	s4, [r1]
 800e19c:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800e1a0:	4419      	add	r1, r3
 800e1a2:	ee33 4a04 	vadd.f32	s8, s6, s8
 800e1a6:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800e1aa:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800e1ae:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e1b2:	ed84 4a01 	vstr	s8, [r4, #4]
 800e1b6:	ed40 3a01 	vstr	s7, [r0, #-4]
 800e1ba:	441c      	add	r4, r3
 800e1bc:	edc7 2a00 	vstr	s5, [r7]
 800e1c0:	ed85 5a00 	vstr	s10, [r5]
 800e1c4:	edc2 7a00 	vstr	s15, [r2]
 800e1c8:	edc0 5a00 	vstr	s11, [r0]
 800e1cc:	4418      	add	r0, r3
 800e1ce:	edc7 4a01 	vstr	s9, [r7, #4]
 800e1d2:	441f      	add	r7, r3
 800e1d4:	ed85 6a01 	vstr	s12, [r5, #4]
 800e1d8:	441d      	add	r5, r3
 800e1da:	ed82 7a01 	vstr	s14, [r2, #4]
 800e1de:	441a      	add	r2, r3
 800e1e0:	f63f af44 	bhi.w	800e06c <arm_radix8_butterfly_f32+0x8c>
 800e1e4:	469c      	mov	ip, r3
 800e1e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1e8:	2b07      	cmp	r3, #7
 800e1ea:	f240 81b6 	bls.w	800e55a <arm_radix8_butterfly_f32+0x57a>
 800e1ee:	9a02      	ldr	r2, [sp, #8]
 800e1f0:	f109 0608 	add.w	r6, r9, #8
 800e1f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1f6:	f108 0408 	add.w	r4, r8, #8
 800e1fa:	3208      	adds	r2, #8
 800e1fc:	9f06      	ldr	r7, [sp, #24]
 800e1fe:	9d04      	ldr	r5, [sp, #16]
 800e200:	189a      	adds	r2, r3, r2
 800e202:	3708      	adds	r7, #8
 800e204:	3508      	adds	r5, #8
 800e206:	9807      	ldr	r0, [sp, #28]
 800e208:	920c      	str	r2, [sp, #48]	; 0x30
 800e20a:	199a      	adds	r2, r3, r6
 800e20c:	9905      	ldr	r1, [sp, #20]
 800e20e:	3008      	adds	r0, #8
 800e210:	920b      	str	r2, [sp, #44]	; 0x2c
 800e212:	19da      	adds	r2, r3, r7
 800e214:	310c      	adds	r1, #12
 800e216:	920a      	str	r2, [sp, #40]	; 0x28
 800e218:	195a      	adds	r2, r3, r5
 800e21a:	9209      	str	r2, [sp, #36]	; 0x24
 800e21c:	191a      	adds	r2, r3, r4
 800e21e:	9208      	str	r2, [sp, #32]
 800e220:	181a      	adds	r2, r3, r0
 800e222:	9207      	str	r2, [sp, #28]
 800e224:	185a      	adds	r2, r3, r1
 800e226:	330c      	adds	r3, #12
 800e228:	9205      	str	r2, [sp, #20]
 800e22a:	9306      	str	r3, [sp, #24]
 800e22c:	2301      	movs	r3, #1
 800e22e:	9304      	str	r3, [sp, #16]
 800e230:	2300      	movs	r3, #0
 800e232:	930d      	str	r3, [sp, #52]	; 0x34
 800e234:	4663      	mov	r3, ip
 800e236:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e238:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e23a:	f8dd c014 	ldr.w	ip, [sp, #20]
 800e23e:	440a      	add	r2, r1
 800e240:	9f06      	ldr	r7, [sp, #24]
 800e242:	9e07      	ldr	r6, [sp, #28]
 800e244:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800e248:	920d      	str	r2, [sp, #52]	; 0x34
 800e24a:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800e24e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e250:	9d08      	ldr	r5, [sp, #32]
 800e252:	4442      	add	r2, r8
 800e254:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e256:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e258:	eb02 0108 	add.w	r1, r2, r8
 800e25c:	ed92 ea00 	vldr	s28, [r2]
 800e260:	eb01 0208 	add.w	r2, r1, r8
 800e264:	edd1 da00 	vldr	s27, [r1]
 800e268:	eb02 0108 	add.w	r1, r2, r8
 800e26c:	ed92 da00 	vldr	s26, [r2]
 800e270:	eb01 0208 	add.w	r2, r1, r8
 800e274:	edd1 ca00 	vldr	s25, [r1]
 800e278:	eb02 0108 	add.w	r1, r2, r8
 800e27c:	ed92 ca00 	vldr	s24, [r2]
 800e280:	eb01 0208 	add.w	r2, r1, r8
 800e284:	edd1 ba00 	vldr	s23, [r1]
 800e288:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e28a:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800e28e:	ed92 ba00 	vldr	s22, [r2]
 800e292:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e294:	eb0e 0908 	add.w	r9, lr, r8
 800e298:	910e      	str	r1, [sp, #56]	; 0x38
 800e29a:	9201      	str	r2, [sp, #4]
 800e29c:	eb09 0208 	add.w	r2, r9, r8
 800e2a0:	ed99 aa01 	vldr	s20, [r9, #4]
 800e2a4:	edde aa01 	vldr	s21, [lr, #4]
 800e2a8:	eb02 0908 	add.w	r9, r2, r8
 800e2ac:	edd2 9a01 	vldr	s19, [r2, #4]
 800e2b0:	f8dd e010 	ldr.w	lr, [sp, #16]
 800e2b4:	eb09 0208 	add.w	r2, r9, r8
 800e2b8:	ed99 9a01 	vldr	s18, [r9, #4]
 800e2bc:	eb02 0908 	add.w	r9, r2, r8
 800e2c0:	ed92 8a01 	vldr	s16, [r2, #4]
 800e2c4:	9a01      	ldr	r2, [sp, #4]
 800e2c6:	edd9 7a01 	vldr	s15, [r9, #4]
 800e2ca:	44c8      	add	r8, r9
 800e2cc:	edcd 7a02 	vstr	s15, [sp, #8]
 800e2d0:	edd8 7a01 	vldr	s15, [r8, #4]
 800e2d4:	edcd 7a03 	vstr	s15, [sp, #12]
 800e2d8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e2da:	e001      	b.n	800e2e0 <arm_radix8_butterfly_f32+0x300>
 800e2dc:	3f3504f3 	.word	0x3f3504f3
 800e2e0:	ed92 7a00 	vldr	s14, [r2]
 800e2e4:	44de      	add	lr, fp
 800e2e6:	ed17 1a01 	vldr	s2, [r7, #-4]
 800e2ea:	ed90 5a00 	vldr	s10, [r0]
 800e2ee:	45f2      	cmp	sl, lr
 800e2f0:	ed1c fa01 	vldr	s30, [ip, #-4]
 800e2f4:	ee31 3a07 	vadd.f32	s6, s2, s14
 800e2f8:	edd6 5a00 	vldr	s11, [r6]
 800e2fc:	ee31 1a47 	vsub.f32	s2, s2, s14
 800e300:	edd4 7a00 	vldr	s15, [r4]
 800e304:	ed95 7a00 	vldr	s14, [r5]
 800e308:	ed91 4a00 	vldr	s8, [r1]
 800e30c:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800e310:	ee77 6a25 	vadd.f32	s13, s14, s11
 800e314:	edd7 ea00 	vldr	s29, [r7]
 800e318:	ee74 fa05 	vadd.f32	s31, s8, s10
 800e31c:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e320:	ee34 4a45 	vsub.f32	s8, s8, s10
 800e324:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800e328:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e32c:	ee33 3a46 	vsub.f32	s6, s6, s12
 800e330:	ee31 6a85 	vadd.f32	s12, s3, s10
 800e334:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800e338:	ee34 fa07 	vadd.f32	s30, s8, s14
 800e33c:	ed07 6a01 	vstr	s12, [r7, #-4]
 800e340:	ee34 4a47 	vsub.f32	s8, s8, s14
 800e344:	edd5 3a01 	vldr	s7, [r5, #4]
 800e348:	ee7f fae6 	vsub.f32	s31, s31, s13
 800e34c:	ed90 7a01 	vldr	s14, [r0, #4]
 800e350:	ee2f fa28 	vmul.f32	s30, s30, s17
 800e354:	edd1 5a01 	vldr	s11, [r1, #4]
 800e358:	ee24 4a28 	vmul.f32	s8, s8, s17
 800e35c:	ed96 6a01 	vldr	s12, [r6, #4]
 800e360:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800e364:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800e368:	edd2 6a01 	vldr	s13, [r2, #4]
 800e36c:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800e370:	edd4 4a01 	vldr	s9, [r4, #4]
 800e374:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e378:	ed9c 7a00 	vldr	s14, [ip]
 800e37c:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800e380:	ee33 6a86 	vadd.f32	s12, s7, s12
 800e384:	ee37 facf 	vsub.f32	s30, s15, s30
 800e388:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800e38c:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800e390:	ee7e eae6 	vsub.f32	s29, s29, s13
 800e394:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800e398:	ee77 6a24 	vadd.f32	s13, s14, s9
 800e39c:	ee75 0a86 	vadd.f32	s1, s11, s12
 800e3a0:	ee37 7a64 	vsub.f32	s14, s14, s9
 800e3a4:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800e3a8:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800e3ac:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800e3b0:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800e3b4:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800e3b8:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800e3bc:	ee77 4a22 	vadd.f32	s9, s14, s5
 800e3c0:	ee7e eae7 	vsub.f32	s29, s29, s15
 800e3c4:	ee77 7a62 	vsub.f32	s15, s14, s5
 800e3c8:	ee71 2a04 	vadd.f32	s5, s2, s8
 800e3cc:	ee31 7a44 	vsub.f32	s14, s2, s8
 800e3d0:	ee30 1a60 	vsub.f32	s2, s0, s1
 800e3d4:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e3d8:	ee33 6a46 	vsub.f32	s12, s6, s12
 800e3dc:	ee33 3aef 	vsub.f32	s6, s7, s31
 800e3e0:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800e3e4:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800e3e8:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800e3ec:	ee72 5a25 	vadd.f32	s11, s4, s11
 800e3f0:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800e3f4:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800e3f8:	ee77 2a27 	vadd.f32	s5, s14, s15
 800e3fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e400:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800e404:	ee2c fa85 	vmul.f32	s30, s25, s10
 800e408:	ee69 ea01 	vmul.f32	s29, s18, s2
 800e40c:	ee29 5a05 	vmul.f32	s10, s18, s10
 800e410:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800e414:	ee6d faa1 	vmul.f32	s31, s27, s3
 800e418:	ee70 0a20 	vadd.f32	s1, s0, s1
 800e41c:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800e420:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800e424:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800e428:	edc7 0a00 	vstr	s1, [r7]
 800e42c:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800e430:	441f      	add	r7, r3
 800e432:	ee2a faa3 	vmul.f32	s30, s21, s7
 800e436:	ee31 5a45 	vsub.f32	s10, s2, s10
 800e43a:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800e43e:	edc2 ea00 	vstr	s29, [r2]
 800e442:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800e446:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e44a:	ed82 5a01 	vstr	s10, [r2, #4]
 800e44e:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800e452:	edcd 3a01 	vstr	s7, [sp, #4]
 800e456:	ed9d 5a03 	vldr	s10, [sp, #12]
 800e45a:	ee6b ea86 	vmul.f32	s29, s23, s12
 800e45e:	eddd 3a02 	vldr	s7, [sp, #8]
 800e462:	ee6b fa24 	vmul.f32	s31, s22, s9
 800e466:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800e46a:	ee65 4a24 	vmul.f32	s9, s10, s9
 800e46e:	ed8c 3a00 	vstr	s6, [ip]
 800e472:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800e476:	ee23 6a86 	vmul.f32	s12, s7, s12
 800e47a:	eddd 3a01 	vldr	s7, [sp, #4]
 800e47e:	ee25 5a25 	vmul.f32	s10, s10, s11
 800e482:	441a      	add	r2, r3
 800e484:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800e488:	449c      	add	ip, r3
 800e48a:	ee68 1a04 	vmul.f32	s3, s16, s8
 800e48e:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800e492:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800e496:	ee29 faa7 	vmul.f32	s30, s19, s15
 800e49a:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800e49e:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800e4a2:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800e4a6:	ee68 2a22 	vmul.f32	s5, s16, s5
 800e4aa:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800e4ae:	ee29 7a87 	vmul.f32	s14, s19, s14
 800e4b2:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800e4b6:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800e4ba:	ee7e ea81 	vadd.f32	s29, s29, s2
 800e4be:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800e4c2:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800e4c6:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800e4ca:	edc4 ea00 	vstr	s29, [r4]
 800e4ce:	ee30 0a21 	vadd.f32	s0, s0, s3
 800e4d2:	ed84 6a01 	vstr	s12, [r4, #4]
 800e4d6:	ee74 2a62 	vsub.f32	s5, s8, s5
 800e4da:	edc1 0a00 	vstr	s1, [r1]
 800e4de:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800e4e2:	edc1 3a01 	vstr	s7, [r1, #4]
 800e4e6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800e4ea:	ed86 5a00 	vstr	s10, [r6]
 800e4ee:	edc6 4a01 	vstr	s9, [r6, #4]
 800e4f2:	4419      	add	r1, r3
 800e4f4:	ed80 0a00 	vstr	s0, [r0]
 800e4f8:	441c      	add	r4, r3
 800e4fa:	edc0 2a01 	vstr	s5, [r0, #4]
 800e4fe:	441e      	add	r6, r3
 800e500:	ed85 3a00 	vstr	s6, [r5]
 800e504:	4418      	add	r0, r3
 800e506:	ed85 7a01 	vstr	s14, [r5, #4]
 800e50a:	441d      	add	r5, r3
 800e50c:	f63f aee8 	bhi.w	800e2e0 <arm_radix8_butterfly_f32+0x300>
 800e510:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e512:	9a04      	ldr	r2, [sp, #16]
 800e514:	3108      	adds	r1, #8
 800e516:	3201      	adds	r2, #1
 800e518:	910c      	str	r1, [sp, #48]	; 0x30
 800e51a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e51c:	9204      	str	r2, [sp, #16]
 800e51e:	3108      	adds	r1, #8
 800e520:	910b      	str	r1, [sp, #44]	; 0x2c
 800e522:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e524:	3108      	adds	r1, #8
 800e526:	910a      	str	r1, [sp, #40]	; 0x28
 800e528:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e52a:	3108      	adds	r1, #8
 800e52c:	9109      	str	r1, [sp, #36]	; 0x24
 800e52e:	9908      	ldr	r1, [sp, #32]
 800e530:	3108      	adds	r1, #8
 800e532:	9108      	str	r1, [sp, #32]
 800e534:	9907      	ldr	r1, [sp, #28]
 800e536:	3108      	adds	r1, #8
 800e538:	9107      	str	r1, [sp, #28]
 800e53a:	9906      	ldr	r1, [sp, #24]
 800e53c:	3108      	adds	r1, #8
 800e53e:	9106      	str	r1, [sp, #24]
 800e540:	9905      	ldr	r1, [sp, #20]
 800e542:	3108      	adds	r1, #8
 800e544:	9105      	str	r1, [sp, #20]
 800e546:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e548:	4291      	cmp	r1, r2
 800e54a:	f47f ae74 	bne.w	800e236 <arm_radix8_butterfly_f32+0x256>
 800e54e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e550:	468b      	mov	fp, r1
 800e552:	00db      	lsls	r3, r3, #3
 800e554:	b29b      	uxth	r3, r3
 800e556:	9310      	str	r3, [sp, #64]	; 0x40
 800e558:	e551      	b.n	800dffe <arm_radix8_butterfly_f32+0x1e>
 800e55a:	b015      	add	sp, #84	; 0x54
 800e55c:	ecbd 8b10 	vpop	{d8-d15}
 800e560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e564 <__errno>:
 800e564:	4b01      	ldr	r3, [pc, #4]	; (800e56c <__errno+0x8>)
 800e566:	6818      	ldr	r0, [r3, #0]
 800e568:	4770      	bx	lr
 800e56a:	bf00      	nop
 800e56c:	24000378 	.word	0x24000378

0800e570 <__libc_init_array>:
 800e570:	b570      	push	{r4, r5, r6, lr}
 800e572:	4d0d      	ldr	r5, [pc, #52]	; (800e5a8 <__libc_init_array+0x38>)
 800e574:	4c0d      	ldr	r4, [pc, #52]	; (800e5ac <__libc_init_array+0x3c>)
 800e576:	1b64      	subs	r4, r4, r5
 800e578:	10a4      	asrs	r4, r4, #2
 800e57a:	2600      	movs	r6, #0
 800e57c:	42a6      	cmp	r6, r4
 800e57e:	d109      	bne.n	800e594 <__libc_init_array+0x24>
 800e580:	4d0b      	ldr	r5, [pc, #44]	; (800e5b0 <__libc_init_array+0x40>)
 800e582:	4c0c      	ldr	r4, [pc, #48]	; (800e5b4 <__libc_init_array+0x44>)
 800e584:	f003 ffa2 	bl	80124cc <_init>
 800e588:	1b64      	subs	r4, r4, r5
 800e58a:	10a4      	asrs	r4, r4, #2
 800e58c:	2600      	movs	r6, #0
 800e58e:	42a6      	cmp	r6, r4
 800e590:	d105      	bne.n	800e59e <__libc_init_array+0x2e>
 800e592:	bd70      	pop	{r4, r5, r6, pc}
 800e594:	f855 3b04 	ldr.w	r3, [r5], #4
 800e598:	4798      	blx	r3
 800e59a:	3601      	adds	r6, #1
 800e59c:	e7ee      	b.n	800e57c <__libc_init_array+0xc>
 800e59e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5a2:	4798      	blx	r3
 800e5a4:	3601      	adds	r6, #1
 800e5a6:	e7f2      	b.n	800e58e <__libc_init_array+0x1e>
 800e5a8:	0801cc10 	.word	0x0801cc10
 800e5ac:	0801cc10 	.word	0x0801cc10
 800e5b0:	0801cc10 	.word	0x0801cc10
 800e5b4:	0801cc14 	.word	0x0801cc14

0800e5b8 <memcpy>:
 800e5b8:	440a      	add	r2, r1
 800e5ba:	4291      	cmp	r1, r2
 800e5bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5c0:	d100      	bne.n	800e5c4 <memcpy+0xc>
 800e5c2:	4770      	bx	lr
 800e5c4:	b510      	push	{r4, lr}
 800e5c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e5ce:	4291      	cmp	r1, r2
 800e5d0:	d1f9      	bne.n	800e5c6 <memcpy+0xe>
 800e5d2:	bd10      	pop	{r4, pc}

0800e5d4 <memset>:
 800e5d4:	4402      	add	r2, r0
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d100      	bne.n	800e5de <memset+0xa>
 800e5dc:	4770      	bx	lr
 800e5de:	f803 1b01 	strb.w	r1, [r3], #1
 800e5e2:	e7f9      	b.n	800e5d8 <memset+0x4>

0800e5e4 <__cvt>:
 800e5e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5e6:	ed2d 8b02 	vpush	{d8}
 800e5ea:	eeb0 8b40 	vmov.f64	d8, d0
 800e5ee:	b085      	sub	sp, #20
 800e5f0:	4617      	mov	r7, r2
 800e5f2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e5f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e5f6:	ee18 2a90 	vmov	r2, s17
 800e5fa:	f025 0520 	bic.w	r5, r5, #32
 800e5fe:	2a00      	cmp	r2, #0
 800e600:	bfb6      	itet	lt
 800e602:	222d      	movlt	r2, #45	; 0x2d
 800e604:	2200      	movge	r2, #0
 800e606:	eeb1 8b40 	vneglt.f64	d8, d0
 800e60a:	2d46      	cmp	r5, #70	; 0x46
 800e60c:	460c      	mov	r4, r1
 800e60e:	701a      	strb	r2, [r3, #0]
 800e610:	d004      	beq.n	800e61c <__cvt+0x38>
 800e612:	2d45      	cmp	r5, #69	; 0x45
 800e614:	d100      	bne.n	800e618 <__cvt+0x34>
 800e616:	3401      	adds	r4, #1
 800e618:	2102      	movs	r1, #2
 800e61a:	e000      	b.n	800e61e <__cvt+0x3a>
 800e61c:	2103      	movs	r1, #3
 800e61e:	ab03      	add	r3, sp, #12
 800e620:	9301      	str	r3, [sp, #4]
 800e622:	ab02      	add	r3, sp, #8
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	4622      	mov	r2, r4
 800e628:	4633      	mov	r3, r6
 800e62a:	eeb0 0b48 	vmov.f64	d0, d8
 800e62e:	f000 fceb 	bl	800f008 <_dtoa_r>
 800e632:	2d47      	cmp	r5, #71	; 0x47
 800e634:	d109      	bne.n	800e64a <__cvt+0x66>
 800e636:	07fb      	lsls	r3, r7, #31
 800e638:	d407      	bmi.n	800e64a <__cvt+0x66>
 800e63a:	9b03      	ldr	r3, [sp, #12]
 800e63c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e63e:	1a1b      	subs	r3, r3, r0
 800e640:	6013      	str	r3, [r2, #0]
 800e642:	b005      	add	sp, #20
 800e644:	ecbd 8b02 	vpop	{d8}
 800e648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e64a:	2d46      	cmp	r5, #70	; 0x46
 800e64c:	eb00 0204 	add.w	r2, r0, r4
 800e650:	d10c      	bne.n	800e66c <__cvt+0x88>
 800e652:	7803      	ldrb	r3, [r0, #0]
 800e654:	2b30      	cmp	r3, #48	; 0x30
 800e656:	d107      	bne.n	800e668 <__cvt+0x84>
 800e658:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e65c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e660:	bf1c      	itt	ne
 800e662:	f1c4 0401 	rsbne	r4, r4, #1
 800e666:	6034      	strne	r4, [r6, #0]
 800e668:	6833      	ldr	r3, [r6, #0]
 800e66a:	441a      	add	r2, r3
 800e66c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e674:	bf08      	it	eq
 800e676:	9203      	streq	r2, [sp, #12]
 800e678:	2130      	movs	r1, #48	; 0x30
 800e67a:	9b03      	ldr	r3, [sp, #12]
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d2dc      	bcs.n	800e63a <__cvt+0x56>
 800e680:	1c5c      	adds	r4, r3, #1
 800e682:	9403      	str	r4, [sp, #12]
 800e684:	7019      	strb	r1, [r3, #0]
 800e686:	e7f8      	b.n	800e67a <__cvt+0x96>

0800e688 <__exponent>:
 800e688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e68a:	4603      	mov	r3, r0
 800e68c:	2900      	cmp	r1, #0
 800e68e:	bfb8      	it	lt
 800e690:	4249      	neglt	r1, r1
 800e692:	f803 2b02 	strb.w	r2, [r3], #2
 800e696:	bfb4      	ite	lt
 800e698:	222d      	movlt	r2, #45	; 0x2d
 800e69a:	222b      	movge	r2, #43	; 0x2b
 800e69c:	2909      	cmp	r1, #9
 800e69e:	7042      	strb	r2, [r0, #1]
 800e6a0:	dd2a      	ble.n	800e6f8 <__exponent+0x70>
 800e6a2:	f10d 0407 	add.w	r4, sp, #7
 800e6a6:	46a4      	mov	ip, r4
 800e6a8:	270a      	movs	r7, #10
 800e6aa:	46a6      	mov	lr, r4
 800e6ac:	460a      	mov	r2, r1
 800e6ae:	fb91 f6f7 	sdiv	r6, r1, r7
 800e6b2:	fb07 1516 	mls	r5, r7, r6, r1
 800e6b6:	3530      	adds	r5, #48	; 0x30
 800e6b8:	2a63      	cmp	r2, #99	; 0x63
 800e6ba:	f104 34ff 	add.w	r4, r4, #4294967295
 800e6be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e6c2:	4631      	mov	r1, r6
 800e6c4:	dcf1      	bgt.n	800e6aa <__exponent+0x22>
 800e6c6:	3130      	adds	r1, #48	; 0x30
 800e6c8:	f1ae 0502 	sub.w	r5, lr, #2
 800e6cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e6d0:	1c44      	adds	r4, r0, #1
 800e6d2:	4629      	mov	r1, r5
 800e6d4:	4561      	cmp	r1, ip
 800e6d6:	d30a      	bcc.n	800e6ee <__exponent+0x66>
 800e6d8:	f10d 0209 	add.w	r2, sp, #9
 800e6dc:	eba2 020e 	sub.w	r2, r2, lr
 800e6e0:	4565      	cmp	r5, ip
 800e6e2:	bf88      	it	hi
 800e6e4:	2200      	movhi	r2, #0
 800e6e6:	4413      	add	r3, r2
 800e6e8:	1a18      	subs	r0, r3, r0
 800e6ea:	b003      	add	sp, #12
 800e6ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e6f6:	e7ed      	b.n	800e6d4 <__exponent+0x4c>
 800e6f8:	2330      	movs	r3, #48	; 0x30
 800e6fa:	3130      	adds	r1, #48	; 0x30
 800e6fc:	7083      	strb	r3, [r0, #2]
 800e6fe:	70c1      	strb	r1, [r0, #3]
 800e700:	1d03      	adds	r3, r0, #4
 800e702:	e7f1      	b.n	800e6e8 <__exponent+0x60>
 800e704:	0000      	movs	r0, r0
	...

0800e708 <_printf_float>:
 800e708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e70c:	b08b      	sub	sp, #44	; 0x2c
 800e70e:	460c      	mov	r4, r1
 800e710:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800e714:	4616      	mov	r6, r2
 800e716:	461f      	mov	r7, r3
 800e718:	4605      	mov	r5, r0
 800e71a:	f001 f9f7 	bl	800fb0c <_localeconv_r>
 800e71e:	f8d0 b000 	ldr.w	fp, [r0]
 800e722:	4658      	mov	r0, fp
 800e724:	f7f1 fddc 	bl	80002e0 <strlen>
 800e728:	2300      	movs	r3, #0
 800e72a:	9308      	str	r3, [sp, #32]
 800e72c:	f8d8 3000 	ldr.w	r3, [r8]
 800e730:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e734:	6822      	ldr	r2, [r4, #0]
 800e736:	3307      	adds	r3, #7
 800e738:	f023 0307 	bic.w	r3, r3, #7
 800e73c:	f103 0108 	add.w	r1, r3, #8
 800e740:	f8c8 1000 	str.w	r1, [r8]
 800e744:	4682      	mov	sl, r0
 800e746:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e74a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800e74e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800e9b0 <_printf_float+0x2a8>
 800e752:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800e756:	eeb0 6bc0 	vabs.f64	d6, d0
 800e75a:	eeb4 6b47 	vcmp.f64	d6, d7
 800e75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e762:	dd24      	ble.n	800e7ae <_printf_float+0xa6>
 800e764:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e76c:	d502      	bpl.n	800e774 <_printf_float+0x6c>
 800e76e:	232d      	movs	r3, #45	; 0x2d
 800e770:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e774:	4b90      	ldr	r3, [pc, #576]	; (800e9b8 <_printf_float+0x2b0>)
 800e776:	4891      	ldr	r0, [pc, #580]	; (800e9bc <_printf_float+0x2b4>)
 800e778:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e77c:	bf94      	ite	ls
 800e77e:	4698      	movls	r8, r3
 800e780:	4680      	movhi	r8, r0
 800e782:	2303      	movs	r3, #3
 800e784:	6123      	str	r3, [r4, #16]
 800e786:	f022 0204 	bic.w	r2, r2, #4
 800e78a:	2300      	movs	r3, #0
 800e78c:	6022      	str	r2, [r4, #0]
 800e78e:	9304      	str	r3, [sp, #16]
 800e790:	9700      	str	r7, [sp, #0]
 800e792:	4633      	mov	r3, r6
 800e794:	aa09      	add	r2, sp, #36	; 0x24
 800e796:	4621      	mov	r1, r4
 800e798:	4628      	mov	r0, r5
 800e79a:	f000 f9d3 	bl	800eb44 <_printf_common>
 800e79e:	3001      	adds	r0, #1
 800e7a0:	f040 808a 	bne.w	800e8b8 <_printf_float+0x1b0>
 800e7a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a8:	b00b      	add	sp, #44	; 0x2c
 800e7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ae:	eeb4 0b40 	vcmp.f64	d0, d0
 800e7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7b6:	d709      	bvc.n	800e7cc <_printf_float+0xc4>
 800e7b8:	ee10 3a90 	vmov	r3, s1
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	bfbc      	itt	lt
 800e7c0:	232d      	movlt	r3, #45	; 0x2d
 800e7c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7c6:	487e      	ldr	r0, [pc, #504]	; (800e9c0 <_printf_float+0x2b8>)
 800e7c8:	4b7e      	ldr	r3, [pc, #504]	; (800e9c4 <_printf_float+0x2bc>)
 800e7ca:	e7d5      	b.n	800e778 <_printf_float+0x70>
 800e7cc:	6863      	ldr	r3, [r4, #4]
 800e7ce:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e7d2:	9104      	str	r1, [sp, #16]
 800e7d4:	1c59      	adds	r1, r3, #1
 800e7d6:	d13c      	bne.n	800e852 <_printf_float+0x14a>
 800e7d8:	2306      	movs	r3, #6
 800e7da:	6063      	str	r3, [r4, #4]
 800e7dc:	2300      	movs	r3, #0
 800e7de:	9303      	str	r3, [sp, #12]
 800e7e0:	ab08      	add	r3, sp, #32
 800e7e2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800e7e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e7ea:	ab07      	add	r3, sp, #28
 800e7ec:	6861      	ldr	r1, [r4, #4]
 800e7ee:	9300      	str	r3, [sp, #0]
 800e7f0:	6022      	str	r2, [r4, #0]
 800e7f2:	f10d 031b 	add.w	r3, sp, #27
 800e7f6:	4628      	mov	r0, r5
 800e7f8:	f7ff fef4 	bl	800e5e4 <__cvt>
 800e7fc:	9b04      	ldr	r3, [sp, #16]
 800e7fe:	9907      	ldr	r1, [sp, #28]
 800e800:	2b47      	cmp	r3, #71	; 0x47
 800e802:	4680      	mov	r8, r0
 800e804:	d108      	bne.n	800e818 <_printf_float+0x110>
 800e806:	1cc8      	adds	r0, r1, #3
 800e808:	db02      	blt.n	800e810 <_printf_float+0x108>
 800e80a:	6863      	ldr	r3, [r4, #4]
 800e80c:	4299      	cmp	r1, r3
 800e80e:	dd41      	ble.n	800e894 <_printf_float+0x18c>
 800e810:	f1a9 0902 	sub.w	r9, r9, #2
 800e814:	fa5f f989 	uxtb.w	r9, r9
 800e818:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e81c:	d820      	bhi.n	800e860 <_printf_float+0x158>
 800e81e:	3901      	subs	r1, #1
 800e820:	464a      	mov	r2, r9
 800e822:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e826:	9107      	str	r1, [sp, #28]
 800e828:	f7ff ff2e 	bl	800e688 <__exponent>
 800e82c:	9a08      	ldr	r2, [sp, #32]
 800e82e:	9004      	str	r0, [sp, #16]
 800e830:	1813      	adds	r3, r2, r0
 800e832:	2a01      	cmp	r2, #1
 800e834:	6123      	str	r3, [r4, #16]
 800e836:	dc02      	bgt.n	800e83e <_printf_float+0x136>
 800e838:	6822      	ldr	r2, [r4, #0]
 800e83a:	07d2      	lsls	r2, r2, #31
 800e83c:	d501      	bpl.n	800e842 <_printf_float+0x13a>
 800e83e:	3301      	adds	r3, #1
 800e840:	6123      	str	r3, [r4, #16]
 800e842:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d0a2      	beq.n	800e790 <_printf_float+0x88>
 800e84a:	232d      	movs	r3, #45	; 0x2d
 800e84c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e850:	e79e      	b.n	800e790 <_printf_float+0x88>
 800e852:	9904      	ldr	r1, [sp, #16]
 800e854:	2947      	cmp	r1, #71	; 0x47
 800e856:	d1c1      	bne.n	800e7dc <_printf_float+0xd4>
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d1bf      	bne.n	800e7dc <_printf_float+0xd4>
 800e85c:	2301      	movs	r3, #1
 800e85e:	e7bc      	b.n	800e7da <_printf_float+0xd2>
 800e860:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e864:	d118      	bne.n	800e898 <_printf_float+0x190>
 800e866:	2900      	cmp	r1, #0
 800e868:	6863      	ldr	r3, [r4, #4]
 800e86a:	dd0b      	ble.n	800e884 <_printf_float+0x17c>
 800e86c:	6121      	str	r1, [r4, #16]
 800e86e:	b913      	cbnz	r3, 800e876 <_printf_float+0x16e>
 800e870:	6822      	ldr	r2, [r4, #0]
 800e872:	07d0      	lsls	r0, r2, #31
 800e874:	d502      	bpl.n	800e87c <_printf_float+0x174>
 800e876:	3301      	adds	r3, #1
 800e878:	440b      	add	r3, r1
 800e87a:	6123      	str	r3, [r4, #16]
 800e87c:	2300      	movs	r3, #0
 800e87e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e880:	9304      	str	r3, [sp, #16]
 800e882:	e7de      	b.n	800e842 <_printf_float+0x13a>
 800e884:	b913      	cbnz	r3, 800e88c <_printf_float+0x184>
 800e886:	6822      	ldr	r2, [r4, #0]
 800e888:	07d2      	lsls	r2, r2, #31
 800e88a:	d501      	bpl.n	800e890 <_printf_float+0x188>
 800e88c:	3302      	adds	r3, #2
 800e88e:	e7f4      	b.n	800e87a <_printf_float+0x172>
 800e890:	2301      	movs	r3, #1
 800e892:	e7f2      	b.n	800e87a <_printf_float+0x172>
 800e894:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e898:	9b08      	ldr	r3, [sp, #32]
 800e89a:	4299      	cmp	r1, r3
 800e89c:	db05      	blt.n	800e8aa <_printf_float+0x1a2>
 800e89e:	6823      	ldr	r3, [r4, #0]
 800e8a0:	6121      	str	r1, [r4, #16]
 800e8a2:	07d8      	lsls	r0, r3, #31
 800e8a4:	d5ea      	bpl.n	800e87c <_printf_float+0x174>
 800e8a6:	1c4b      	adds	r3, r1, #1
 800e8a8:	e7e7      	b.n	800e87a <_printf_float+0x172>
 800e8aa:	2900      	cmp	r1, #0
 800e8ac:	bfd4      	ite	le
 800e8ae:	f1c1 0202 	rsble	r2, r1, #2
 800e8b2:	2201      	movgt	r2, #1
 800e8b4:	4413      	add	r3, r2
 800e8b6:	e7e0      	b.n	800e87a <_printf_float+0x172>
 800e8b8:	6823      	ldr	r3, [r4, #0]
 800e8ba:	055a      	lsls	r2, r3, #21
 800e8bc:	d407      	bmi.n	800e8ce <_printf_float+0x1c6>
 800e8be:	6923      	ldr	r3, [r4, #16]
 800e8c0:	4642      	mov	r2, r8
 800e8c2:	4631      	mov	r1, r6
 800e8c4:	4628      	mov	r0, r5
 800e8c6:	47b8      	blx	r7
 800e8c8:	3001      	adds	r0, #1
 800e8ca:	d12a      	bne.n	800e922 <_printf_float+0x21a>
 800e8cc:	e76a      	b.n	800e7a4 <_printf_float+0x9c>
 800e8ce:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e8d2:	f240 80e2 	bls.w	800ea9a <_printf_float+0x392>
 800e8d6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e8da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e8de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8e2:	d133      	bne.n	800e94c <_printf_float+0x244>
 800e8e4:	4a38      	ldr	r2, [pc, #224]	; (800e9c8 <_printf_float+0x2c0>)
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	4631      	mov	r1, r6
 800e8ea:	4628      	mov	r0, r5
 800e8ec:	47b8      	blx	r7
 800e8ee:	3001      	adds	r0, #1
 800e8f0:	f43f af58 	beq.w	800e7a4 <_printf_float+0x9c>
 800e8f4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	db02      	blt.n	800e902 <_printf_float+0x1fa>
 800e8fc:	6823      	ldr	r3, [r4, #0]
 800e8fe:	07d8      	lsls	r0, r3, #31
 800e900:	d50f      	bpl.n	800e922 <_printf_float+0x21a>
 800e902:	4653      	mov	r3, sl
 800e904:	465a      	mov	r2, fp
 800e906:	4631      	mov	r1, r6
 800e908:	4628      	mov	r0, r5
 800e90a:	47b8      	blx	r7
 800e90c:	3001      	adds	r0, #1
 800e90e:	f43f af49 	beq.w	800e7a4 <_printf_float+0x9c>
 800e912:	f04f 0800 	mov.w	r8, #0
 800e916:	f104 091a 	add.w	r9, r4, #26
 800e91a:	9b08      	ldr	r3, [sp, #32]
 800e91c:	3b01      	subs	r3, #1
 800e91e:	4543      	cmp	r3, r8
 800e920:	dc09      	bgt.n	800e936 <_printf_float+0x22e>
 800e922:	6823      	ldr	r3, [r4, #0]
 800e924:	079b      	lsls	r3, r3, #30
 800e926:	f100 8108 	bmi.w	800eb3a <_printf_float+0x432>
 800e92a:	68e0      	ldr	r0, [r4, #12]
 800e92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e92e:	4298      	cmp	r0, r3
 800e930:	bfb8      	it	lt
 800e932:	4618      	movlt	r0, r3
 800e934:	e738      	b.n	800e7a8 <_printf_float+0xa0>
 800e936:	2301      	movs	r3, #1
 800e938:	464a      	mov	r2, r9
 800e93a:	4631      	mov	r1, r6
 800e93c:	4628      	mov	r0, r5
 800e93e:	47b8      	blx	r7
 800e940:	3001      	adds	r0, #1
 800e942:	f43f af2f 	beq.w	800e7a4 <_printf_float+0x9c>
 800e946:	f108 0801 	add.w	r8, r8, #1
 800e94a:	e7e6      	b.n	800e91a <_printf_float+0x212>
 800e94c:	9b07      	ldr	r3, [sp, #28]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	dc3c      	bgt.n	800e9cc <_printf_float+0x2c4>
 800e952:	4a1d      	ldr	r2, [pc, #116]	; (800e9c8 <_printf_float+0x2c0>)
 800e954:	2301      	movs	r3, #1
 800e956:	4631      	mov	r1, r6
 800e958:	4628      	mov	r0, r5
 800e95a:	47b8      	blx	r7
 800e95c:	3001      	adds	r0, #1
 800e95e:	f43f af21 	beq.w	800e7a4 <_printf_float+0x9c>
 800e962:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e966:	4313      	orrs	r3, r2
 800e968:	d102      	bne.n	800e970 <_printf_float+0x268>
 800e96a:	6823      	ldr	r3, [r4, #0]
 800e96c:	07d9      	lsls	r1, r3, #31
 800e96e:	d5d8      	bpl.n	800e922 <_printf_float+0x21a>
 800e970:	4653      	mov	r3, sl
 800e972:	465a      	mov	r2, fp
 800e974:	4631      	mov	r1, r6
 800e976:	4628      	mov	r0, r5
 800e978:	47b8      	blx	r7
 800e97a:	3001      	adds	r0, #1
 800e97c:	f43f af12 	beq.w	800e7a4 <_printf_float+0x9c>
 800e980:	f04f 0900 	mov.w	r9, #0
 800e984:	f104 0a1a 	add.w	sl, r4, #26
 800e988:	9b07      	ldr	r3, [sp, #28]
 800e98a:	425b      	negs	r3, r3
 800e98c:	454b      	cmp	r3, r9
 800e98e:	dc01      	bgt.n	800e994 <_printf_float+0x28c>
 800e990:	9b08      	ldr	r3, [sp, #32]
 800e992:	e795      	b.n	800e8c0 <_printf_float+0x1b8>
 800e994:	2301      	movs	r3, #1
 800e996:	4652      	mov	r2, sl
 800e998:	4631      	mov	r1, r6
 800e99a:	4628      	mov	r0, r5
 800e99c:	47b8      	blx	r7
 800e99e:	3001      	adds	r0, #1
 800e9a0:	f43f af00 	beq.w	800e7a4 <_printf_float+0x9c>
 800e9a4:	f109 0901 	add.w	r9, r9, #1
 800e9a8:	e7ee      	b.n	800e988 <_printf_float+0x280>
 800e9aa:	bf00      	nop
 800e9ac:	f3af 8000 	nop.w
 800e9b0:	ffffffff 	.word	0xffffffff
 800e9b4:	7fefffff 	.word	0x7fefffff
 800e9b8:	0801b550 	.word	0x0801b550
 800e9bc:	0801b554 	.word	0x0801b554
 800e9c0:	0801b55c 	.word	0x0801b55c
 800e9c4:	0801b558 	.word	0x0801b558
 800e9c8:	0801b560 	.word	0x0801b560
 800e9cc:	9a08      	ldr	r2, [sp, #32]
 800e9ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	bfa8      	it	ge
 800e9d4:	461a      	movge	r2, r3
 800e9d6:	2a00      	cmp	r2, #0
 800e9d8:	4691      	mov	r9, r2
 800e9da:	dc38      	bgt.n	800ea4e <_printf_float+0x346>
 800e9dc:	2300      	movs	r3, #0
 800e9de:	9305      	str	r3, [sp, #20]
 800e9e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9e4:	f104 021a 	add.w	r2, r4, #26
 800e9e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9ea:	9905      	ldr	r1, [sp, #20]
 800e9ec:	9304      	str	r3, [sp, #16]
 800e9ee:	eba3 0309 	sub.w	r3, r3, r9
 800e9f2:	428b      	cmp	r3, r1
 800e9f4:	dc33      	bgt.n	800ea5e <_printf_float+0x356>
 800e9f6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	db3c      	blt.n	800ea78 <_printf_float+0x370>
 800e9fe:	6823      	ldr	r3, [r4, #0]
 800ea00:	07da      	lsls	r2, r3, #31
 800ea02:	d439      	bmi.n	800ea78 <_printf_float+0x370>
 800ea04:	9a08      	ldr	r2, [sp, #32]
 800ea06:	9b04      	ldr	r3, [sp, #16]
 800ea08:	9907      	ldr	r1, [sp, #28]
 800ea0a:	1ad3      	subs	r3, r2, r3
 800ea0c:	eba2 0901 	sub.w	r9, r2, r1
 800ea10:	4599      	cmp	r9, r3
 800ea12:	bfa8      	it	ge
 800ea14:	4699      	movge	r9, r3
 800ea16:	f1b9 0f00 	cmp.w	r9, #0
 800ea1a:	dc35      	bgt.n	800ea88 <_printf_float+0x380>
 800ea1c:	f04f 0800 	mov.w	r8, #0
 800ea20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea24:	f104 0a1a 	add.w	sl, r4, #26
 800ea28:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ea2c:	1a9b      	subs	r3, r3, r2
 800ea2e:	eba3 0309 	sub.w	r3, r3, r9
 800ea32:	4543      	cmp	r3, r8
 800ea34:	f77f af75 	ble.w	800e922 <_printf_float+0x21a>
 800ea38:	2301      	movs	r3, #1
 800ea3a:	4652      	mov	r2, sl
 800ea3c:	4631      	mov	r1, r6
 800ea3e:	4628      	mov	r0, r5
 800ea40:	47b8      	blx	r7
 800ea42:	3001      	adds	r0, #1
 800ea44:	f43f aeae 	beq.w	800e7a4 <_printf_float+0x9c>
 800ea48:	f108 0801 	add.w	r8, r8, #1
 800ea4c:	e7ec      	b.n	800ea28 <_printf_float+0x320>
 800ea4e:	4613      	mov	r3, r2
 800ea50:	4631      	mov	r1, r6
 800ea52:	4642      	mov	r2, r8
 800ea54:	4628      	mov	r0, r5
 800ea56:	47b8      	blx	r7
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d1bf      	bne.n	800e9dc <_printf_float+0x2d4>
 800ea5c:	e6a2      	b.n	800e7a4 <_printf_float+0x9c>
 800ea5e:	2301      	movs	r3, #1
 800ea60:	4631      	mov	r1, r6
 800ea62:	4628      	mov	r0, r5
 800ea64:	9204      	str	r2, [sp, #16]
 800ea66:	47b8      	blx	r7
 800ea68:	3001      	adds	r0, #1
 800ea6a:	f43f ae9b 	beq.w	800e7a4 <_printf_float+0x9c>
 800ea6e:	9b05      	ldr	r3, [sp, #20]
 800ea70:	9a04      	ldr	r2, [sp, #16]
 800ea72:	3301      	adds	r3, #1
 800ea74:	9305      	str	r3, [sp, #20]
 800ea76:	e7b7      	b.n	800e9e8 <_printf_float+0x2e0>
 800ea78:	4653      	mov	r3, sl
 800ea7a:	465a      	mov	r2, fp
 800ea7c:	4631      	mov	r1, r6
 800ea7e:	4628      	mov	r0, r5
 800ea80:	47b8      	blx	r7
 800ea82:	3001      	adds	r0, #1
 800ea84:	d1be      	bne.n	800ea04 <_printf_float+0x2fc>
 800ea86:	e68d      	b.n	800e7a4 <_printf_float+0x9c>
 800ea88:	9a04      	ldr	r2, [sp, #16]
 800ea8a:	464b      	mov	r3, r9
 800ea8c:	4442      	add	r2, r8
 800ea8e:	4631      	mov	r1, r6
 800ea90:	4628      	mov	r0, r5
 800ea92:	47b8      	blx	r7
 800ea94:	3001      	adds	r0, #1
 800ea96:	d1c1      	bne.n	800ea1c <_printf_float+0x314>
 800ea98:	e684      	b.n	800e7a4 <_printf_float+0x9c>
 800ea9a:	9a08      	ldr	r2, [sp, #32]
 800ea9c:	2a01      	cmp	r2, #1
 800ea9e:	dc01      	bgt.n	800eaa4 <_printf_float+0x39c>
 800eaa0:	07db      	lsls	r3, r3, #31
 800eaa2:	d537      	bpl.n	800eb14 <_printf_float+0x40c>
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	4642      	mov	r2, r8
 800eaa8:	4631      	mov	r1, r6
 800eaaa:	4628      	mov	r0, r5
 800eaac:	47b8      	blx	r7
 800eaae:	3001      	adds	r0, #1
 800eab0:	f43f ae78 	beq.w	800e7a4 <_printf_float+0x9c>
 800eab4:	4653      	mov	r3, sl
 800eab6:	465a      	mov	r2, fp
 800eab8:	4631      	mov	r1, r6
 800eaba:	4628      	mov	r0, r5
 800eabc:	47b8      	blx	r7
 800eabe:	3001      	adds	r0, #1
 800eac0:	f43f ae70 	beq.w	800e7a4 <_printf_float+0x9c>
 800eac4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800eac8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ead0:	d01b      	beq.n	800eb0a <_printf_float+0x402>
 800ead2:	9b08      	ldr	r3, [sp, #32]
 800ead4:	f108 0201 	add.w	r2, r8, #1
 800ead8:	3b01      	subs	r3, #1
 800eada:	4631      	mov	r1, r6
 800eadc:	4628      	mov	r0, r5
 800eade:	47b8      	blx	r7
 800eae0:	3001      	adds	r0, #1
 800eae2:	d10e      	bne.n	800eb02 <_printf_float+0x3fa>
 800eae4:	e65e      	b.n	800e7a4 <_printf_float+0x9c>
 800eae6:	2301      	movs	r3, #1
 800eae8:	464a      	mov	r2, r9
 800eaea:	4631      	mov	r1, r6
 800eaec:	4628      	mov	r0, r5
 800eaee:	47b8      	blx	r7
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	f43f ae57 	beq.w	800e7a4 <_printf_float+0x9c>
 800eaf6:	f108 0801 	add.w	r8, r8, #1
 800eafa:	9b08      	ldr	r3, [sp, #32]
 800eafc:	3b01      	subs	r3, #1
 800eafe:	4543      	cmp	r3, r8
 800eb00:	dcf1      	bgt.n	800eae6 <_printf_float+0x3de>
 800eb02:	9b04      	ldr	r3, [sp, #16]
 800eb04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eb08:	e6db      	b.n	800e8c2 <_printf_float+0x1ba>
 800eb0a:	f04f 0800 	mov.w	r8, #0
 800eb0e:	f104 091a 	add.w	r9, r4, #26
 800eb12:	e7f2      	b.n	800eafa <_printf_float+0x3f2>
 800eb14:	2301      	movs	r3, #1
 800eb16:	4642      	mov	r2, r8
 800eb18:	e7df      	b.n	800eada <_printf_float+0x3d2>
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	464a      	mov	r2, r9
 800eb1e:	4631      	mov	r1, r6
 800eb20:	4628      	mov	r0, r5
 800eb22:	47b8      	blx	r7
 800eb24:	3001      	adds	r0, #1
 800eb26:	f43f ae3d 	beq.w	800e7a4 <_printf_float+0x9c>
 800eb2a:	f108 0801 	add.w	r8, r8, #1
 800eb2e:	68e3      	ldr	r3, [r4, #12]
 800eb30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb32:	1a5b      	subs	r3, r3, r1
 800eb34:	4543      	cmp	r3, r8
 800eb36:	dcf0      	bgt.n	800eb1a <_printf_float+0x412>
 800eb38:	e6f7      	b.n	800e92a <_printf_float+0x222>
 800eb3a:	f04f 0800 	mov.w	r8, #0
 800eb3e:	f104 0919 	add.w	r9, r4, #25
 800eb42:	e7f4      	b.n	800eb2e <_printf_float+0x426>

0800eb44 <_printf_common>:
 800eb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb48:	4616      	mov	r6, r2
 800eb4a:	4699      	mov	r9, r3
 800eb4c:	688a      	ldr	r2, [r1, #8]
 800eb4e:	690b      	ldr	r3, [r1, #16]
 800eb50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb54:	4293      	cmp	r3, r2
 800eb56:	bfb8      	it	lt
 800eb58:	4613      	movlt	r3, r2
 800eb5a:	6033      	str	r3, [r6, #0]
 800eb5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb60:	4607      	mov	r7, r0
 800eb62:	460c      	mov	r4, r1
 800eb64:	b10a      	cbz	r2, 800eb6a <_printf_common+0x26>
 800eb66:	3301      	adds	r3, #1
 800eb68:	6033      	str	r3, [r6, #0]
 800eb6a:	6823      	ldr	r3, [r4, #0]
 800eb6c:	0699      	lsls	r1, r3, #26
 800eb6e:	bf42      	ittt	mi
 800eb70:	6833      	ldrmi	r3, [r6, #0]
 800eb72:	3302      	addmi	r3, #2
 800eb74:	6033      	strmi	r3, [r6, #0]
 800eb76:	6825      	ldr	r5, [r4, #0]
 800eb78:	f015 0506 	ands.w	r5, r5, #6
 800eb7c:	d106      	bne.n	800eb8c <_printf_common+0x48>
 800eb7e:	f104 0a19 	add.w	sl, r4, #25
 800eb82:	68e3      	ldr	r3, [r4, #12]
 800eb84:	6832      	ldr	r2, [r6, #0]
 800eb86:	1a9b      	subs	r3, r3, r2
 800eb88:	42ab      	cmp	r3, r5
 800eb8a:	dc26      	bgt.n	800ebda <_printf_common+0x96>
 800eb8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb90:	1e13      	subs	r3, r2, #0
 800eb92:	6822      	ldr	r2, [r4, #0]
 800eb94:	bf18      	it	ne
 800eb96:	2301      	movne	r3, #1
 800eb98:	0692      	lsls	r2, r2, #26
 800eb9a:	d42b      	bmi.n	800ebf4 <_printf_common+0xb0>
 800eb9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eba0:	4649      	mov	r1, r9
 800eba2:	4638      	mov	r0, r7
 800eba4:	47c0      	blx	r8
 800eba6:	3001      	adds	r0, #1
 800eba8:	d01e      	beq.n	800ebe8 <_printf_common+0xa4>
 800ebaa:	6823      	ldr	r3, [r4, #0]
 800ebac:	68e5      	ldr	r5, [r4, #12]
 800ebae:	6832      	ldr	r2, [r6, #0]
 800ebb0:	f003 0306 	and.w	r3, r3, #6
 800ebb4:	2b04      	cmp	r3, #4
 800ebb6:	bf08      	it	eq
 800ebb8:	1aad      	subeq	r5, r5, r2
 800ebba:	68a3      	ldr	r3, [r4, #8]
 800ebbc:	6922      	ldr	r2, [r4, #16]
 800ebbe:	bf0c      	ite	eq
 800ebc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebc4:	2500      	movne	r5, #0
 800ebc6:	4293      	cmp	r3, r2
 800ebc8:	bfc4      	itt	gt
 800ebca:	1a9b      	subgt	r3, r3, r2
 800ebcc:	18ed      	addgt	r5, r5, r3
 800ebce:	2600      	movs	r6, #0
 800ebd0:	341a      	adds	r4, #26
 800ebd2:	42b5      	cmp	r5, r6
 800ebd4:	d11a      	bne.n	800ec0c <_printf_common+0xc8>
 800ebd6:	2000      	movs	r0, #0
 800ebd8:	e008      	b.n	800ebec <_printf_common+0xa8>
 800ebda:	2301      	movs	r3, #1
 800ebdc:	4652      	mov	r2, sl
 800ebde:	4649      	mov	r1, r9
 800ebe0:	4638      	mov	r0, r7
 800ebe2:	47c0      	blx	r8
 800ebe4:	3001      	adds	r0, #1
 800ebe6:	d103      	bne.n	800ebf0 <_printf_common+0xac>
 800ebe8:	f04f 30ff 	mov.w	r0, #4294967295
 800ebec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebf0:	3501      	adds	r5, #1
 800ebf2:	e7c6      	b.n	800eb82 <_printf_common+0x3e>
 800ebf4:	18e1      	adds	r1, r4, r3
 800ebf6:	1c5a      	adds	r2, r3, #1
 800ebf8:	2030      	movs	r0, #48	; 0x30
 800ebfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ebfe:	4422      	add	r2, r4
 800ec00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec08:	3302      	adds	r3, #2
 800ec0a:	e7c7      	b.n	800eb9c <_printf_common+0x58>
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	4622      	mov	r2, r4
 800ec10:	4649      	mov	r1, r9
 800ec12:	4638      	mov	r0, r7
 800ec14:	47c0      	blx	r8
 800ec16:	3001      	adds	r0, #1
 800ec18:	d0e6      	beq.n	800ebe8 <_printf_common+0xa4>
 800ec1a:	3601      	adds	r6, #1
 800ec1c:	e7d9      	b.n	800ebd2 <_printf_common+0x8e>
	...

0800ec20 <_printf_i>:
 800ec20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec24:	460c      	mov	r4, r1
 800ec26:	4691      	mov	r9, r2
 800ec28:	7e27      	ldrb	r7, [r4, #24]
 800ec2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ec2c:	2f78      	cmp	r7, #120	; 0x78
 800ec2e:	4680      	mov	r8, r0
 800ec30:	469a      	mov	sl, r3
 800ec32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ec36:	d807      	bhi.n	800ec48 <_printf_i+0x28>
 800ec38:	2f62      	cmp	r7, #98	; 0x62
 800ec3a:	d80a      	bhi.n	800ec52 <_printf_i+0x32>
 800ec3c:	2f00      	cmp	r7, #0
 800ec3e:	f000 80d8 	beq.w	800edf2 <_printf_i+0x1d2>
 800ec42:	2f58      	cmp	r7, #88	; 0x58
 800ec44:	f000 80a3 	beq.w	800ed8e <_printf_i+0x16e>
 800ec48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ec4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec50:	e03a      	b.n	800ecc8 <_printf_i+0xa8>
 800ec52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec56:	2b15      	cmp	r3, #21
 800ec58:	d8f6      	bhi.n	800ec48 <_printf_i+0x28>
 800ec5a:	a001      	add	r0, pc, #4	; (adr r0, 800ec60 <_printf_i+0x40>)
 800ec5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ec60:	0800ecb9 	.word	0x0800ecb9
 800ec64:	0800eccd 	.word	0x0800eccd
 800ec68:	0800ec49 	.word	0x0800ec49
 800ec6c:	0800ec49 	.word	0x0800ec49
 800ec70:	0800ec49 	.word	0x0800ec49
 800ec74:	0800ec49 	.word	0x0800ec49
 800ec78:	0800eccd 	.word	0x0800eccd
 800ec7c:	0800ec49 	.word	0x0800ec49
 800ec80:	0800ec49 	.word	0x0800ec49
 800ec84:	0800ec49 	.word	0x0800ec49
 800ec88:	0800ec49 	.word	0x0800ec49
 800ec8c:	0800edd9 	.word	0x0800edd9
 800ec90:	0800ecfd 	.word	0x0800ecfd
 800ec94:	0800edbb 	.word	0x0800edbb
 800ec98:	0800ec49 	.word	0x0800ec49
 800ec9c:	0800ec49 	.word	0x0800ec49
 800eca0:	0800edfb 	.word	0x0800edfb
 800eca4:	0800ec49 	.word	0x0800ec49
 800eca8:	0800ecfd 	.word	0x0800ecfd
 800ecac:	0800ec49 	.word	0x0800ec49
 800ecb0:	0800ec49 	.word	0x0800ec49
 800ecb4:	0800edc3 	.word	0x0800edc3
 800ecb8:	680b      	ldr	r3, [r1, #0]
 800ecba:	1d1a      	adds	r2, r3, #4
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	600a      	str	r2, [r1, #0]
 800ecc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ecc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecc8:	2301      	movs	r3, #1
 800ecca:	e0a3      	b.n	800ee14 <_printf_i+0x1f4>
 800eccc:	6825      	ldr	r5, [r4, #0]
 800ecce:	6808      	ldr	r0, [r1, #0]
 800ecd0:	062e      	lsls	r6, r5, #24
 800ecd2:	f100 0304 	add.w	r3, r0, #4
 800ecd6:	d50a      	bpl.n	800ecee <_printf_i+0xce>
 800ecd8:	6805      	ldr	r5, [r0, #0]
 800ecda:	600b      	str	r3, [r1, #0]
 800ecdc:	2d00      	cmp	r5, #0
 800ecde:	da03      	bge.n	800ece8 <_printf_i+0xc8>
 800ece0:	232d      	movs	r3, #45	; 0x2d
 800ece2:	426d      	negs	r5, r5
 800ece4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ece8:	485e      	ldr	r0, [pc, #376]	; (800ee64 <_printf_i+0x244>)
 800ecea:	230a      	movs	r3, #10
 800ecec:	e019      	b.n	800ed22 <_printf_i+0x102>
 800ecee:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ecf2:	6805      	ldr	r5, [r0, #0]
 800ecf4:	600b      	str	r3, [r1, #0]
 800ecf6:	bf18      	it	ne
 800ecf8:	b22d      	sxthne	r5, r5
 800ecfa:	e7ef      	b.n	800ecdc <_printf_i+0xbc>
 800ecfc:	680b      	ldr	r3, [r1, #0]
 800ecfe:	6825      	ldr	r5, [r4, #0]
 800ed00:	1d18      	adds	r0, r3, #4
 800ed02:	6008      	str	r0, [r1, #0]
 800ed04:	0628      	lsls	r0, r5, #24
 800ed06:	d501      	bpl.n	800ed0c <_printf_i+0xec>
 800ed08:	681d      	ldr	r5, [r3, #0]
 800ed0a:	e002      	b.n	800ed12 <_printf_i+0xf2>
 800ed0c:	0669      	lsls	r1, r5, #25
 800ed0e:	d5fb      	bpl.n	800ed08 <_printf_i+0xe8>
 800ed10:	881d      	ldrh	r5, [r3, #0]
 800ed12:	4854      	ldr	r0, [pc, #336]	; (800ee64 <_printf_i+0x244>)
 800ed14:	2f6f      	cmp	r7, #111	; 0x6f
 800ed16:	bf0c      	ite	eq
 800ed18:	2308      	moveq	r3, #8
 800ed1a:	230a      	movne	r3, #10
 800ed1c:	2100      	movs	r1, #0
 800ed1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed22:	6866      	ldr	r6, [r4, #4]
 800ed24:	60a6      	str	r6, [r4, #8]
 800ed26:	2e00      	cmp	r6, #0
 800ed28:	bfa2      	ittt	ge
 800ed2a:	6821      	ldrge	r1, [r4, #0]
 800ed2c:	f021 0104 	bicge.w	r1, r1, #4
 800ed30:	6021      	strge	r1, [r4, #0]
 800ed32:	b90d      	cbnz	r5, 800ed38 <_printf_i+0x118>
 800ed34:	2e00      	cmp	r6, #0
 800ed36:	d04d      	beq.n	800edd4 <_printf_i+0x1b4>
 800ed38:	4616      	mov	r6, r2
 800ed3a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ed3e:	fb03 5711 	mls	r7, r3, r1, r5
 800ed42:	5dc7      	ldrb	r7, [r0, r7]
 800ed44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ed48:	462f      	mov	r7, r5
 800ed4a:	42bb      	cmp	r3, r7
 800ed4c:	460d      	mov	r5, r1
 800ed4e:	d9f4      	bls.n	800ed3a <_printf_i+0x11a>
 800ed50:	2b08      	cmp	r3, #8
 800ed52:	d10b      	bne.n	800ed6c <_printf_i+0x14c>
 800ed54:	6823      	ldr	r3, [r4, #0]
 800ed56:	07df      	lsls	r7, r3, #31
 800ed58:	d508      	bpl.n	800ed6c <_printf_i+0x14c>
 800ed5a:	6923      	ldr	r3, [r4, #16]
 800ed5c:	6861      	ldr	r1, [r4, #4]
 800ed5e:	4299      	cmp	r1, r3
 800ed60:	bfde      	ittt	le
 800ed62:	2330      	movle	r3, #48	; 0x30
 800ed64:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ed68:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ed6c:	1b92      	subs	r2, r2, r6
 800ed6e:	6122      	str	r2, [r4, #16]
 800ed70:	f8cd a000 	str.w	sl, [sp]
 800ed74:	464b      	mov	r3, r9
 800ed76:	aa03      	add	r2, sp, #12
 800ed78:	4621      	mov	r1, r4
 800ed7a:	4640      	mov	r0, r8
 800ed7c:	f7ff fee2 	bl	800eb44 <_printf_common>
 800ed80:	3001      	adds	r0, #1
 800ed82:	d14c      	bne.n	800ee1e <_printf_i+0x1fe>
 800ed84:	f04f 30ff 	mov.w	r0, #4294967295
 800ed88:	b004      	add	sp, #16
 800ed8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed8e:	4835      	ldr	r0, [pc, #212]	; (800ee64 <_printf_i+0x244>)
 800ed90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ed94:	6823      	ldr	r3, [r4, #0]
 800ed96:	680e      	ldr	r6, [r1, #0]
 800ed98:	061f      	lsls	r7, r3, #24
 800ed9a:	f856 5b04 	ldr.w	r5, [r6], #4
 800ed9e:	600e      	str	r6, [r1, #0]
 800eda0:	d514      	bpl.n	800edcc <_printf_i+0x1ac>
 800eda2:	07d9      	lsls	r1, r3, #31
 800eda4:	bf44      	itt	mi
 800eda6:	f043 0320 	orrmi.w	r3, r3, #32
 800edaa:	6023      	strmi	r3, [r4, #0]
 800edac:	b91d      	cbnz	r5, 800edb6 <_printf_i+0x196>
 800edae:	6823      	ldr	r3, [r4, #0]
 800edb0:	f023 0320 	bic.w	r3, r3, #32
 800edb4:	6023      	str	r3, [r4, #0]
 800edb6:	2310      	movs	r3, #16
 800edb8:	e7b0      	b.n	800ed1c <_printf_i+0xfc>
 800edba:	6823      	ldr	r3, [r4, #0]
 800edbc:	f043 0320 	orr.w	r3, r3, #32
 800edc0:	6023      	str	r3, [r4, #0]
 800edc2:	2378      	movs	r3, #120	; 0x78
 800edc4:	4828      	ldr	r0, [pc, #160]	; (800ee68 <_printf_i+0x248>)
 800edc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800edca:	e7e3      	b.n	800ed94 <_printf_i+0x174>
 800edcc:	065e      	lsls	r6, r3, #25
 800edce:	bf48      	it	mi
 800edd0:	b2ad      	uxthmi	r5, r5
 800edd2:	e7e6      	b.n	800eda2 <_printf_i+0x182>
 800edd4:	4616      	mov	r6, r2
 800edd6:	e7bb      	b.n	800ed50 <_printf_i+0x130>
 800edd8:	680b      	ldr	r3, [r1, #0]
 800edda:	6826      	ldr	r6, [r4, #0]
 800eddc:	6960      	ldr	r0, [r4, #20]
 800edde:	1d1d      	adds	r5, r3, #4
 800ede0:	600d      	str	r5, [r1, #0]
 800ede2:	0635      	lsls	r5, r6, #24
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	d501      	bpl.n	800edec <_printf_i+0x1cc>
 800ede8:	6018      	str	r0, [r3, #0]
 800edea:	e002      	b.n	800edf2 <_printf_i+0x1d2>
 800edec:	0671      	lsls	r1, r6, #25
 800edee:	d5fb      	bpl.n	800ede8 <_printf_i+0x1c8>
 800edf0:	8018      	strh	r0, [r3, #0]
 800edf2:	2300      	movs	r3, #0
 800edf4:	6123      	str	r3, [r4, #16]
 800edf6:	4616      	mov	r6, r2
 800edf8:	e7ba      	b.n	800ed70 <_printf_i+0x150>
 800edfa:	680b      	ldr	r3, [r1, #0]
 800edfc:	1d1a      	adds	r2, r3, #4
 800edfe:	600a      	str	r2, [r1, #0]
 800ee00:	681e      	ldr	r6, [r3, #0]
 800ee02:	6862      	ldr	r2, [r4, #4]
 800ee04:	2100      	movs	r1, #0
 800ee06:	4630      	mov	r0, r6
 800ee08:	f7f1 fa72 	bl	80002f0 <memchr>
 800ee0c:	b108      	cbz	r0, 800ee12 <_printf_i+0x1f2>
 800ee0e:	1b80      	subs	r0, r0, r6
 800ee10:	6060      	str	r0, [r4, #4]
 800ee12:	6863      	ldr	r3, [r4, #4]
 800ee14:	6123      	str	r3, [r4, #16]
 800ee16:	2300      	movs	r3, #0
 800ee18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee1c:	e7a8      	b.n	800ed70 <_printf_i+0x150>
 800ee1e:	6923      	ldr	r3, [r4, #16]
 800ee20:	4632      	mov	r2, r6
 800ee22:	4649      	mov	r1, r9
 800ee24:	4640      	mov	r0, r8
 800ee26:	47d0      	blx	sl
 800ee28:	3001      	adds	r0, #1
 800ee2a:	d0ab      	beq.n	800ed84 <_printf_i+0x164>
 800ee2c:	6823      	ldr	r3, [r4, #0]
 800ee2e:	079b      	lsls	r3, r3, #30
 800ee30:	d413      	bmi.n	800ee5a <_printf_i+0x23a>
 800ee32:	68e0      	ldr	r0, [r4, #12]
 800ee34:	9b03      	ldr	r3, [sp, #12]
 800ee36:	4298      	cmp	r0, r3
 800ee38:	bfb8      	it	lt
 800ee3a:	4618      	movlt	r0, r3
 800ee3c:	e7a4      	b.n	800ed88 <_printf_i+0x168>
 800ee3e:	2301      	movs	r3, #1
 800ee40:	4632      	mov	r2, r6
 800ee42:	4649      	mov	r1, r9
 800ee44:	4640      	mov	r0, r8
 800ee46:	47d0      	blx	sl
 800ee48:	3001      	adds	r0, #1
 800ee4a:	d09b      	beq.n	800ed84 <_printf_i+0x164>
 800ee4c:	3501      	adds	r5, #1
 800ee4e:	68e3      	ldr	r3, [r4, #12]
 800ee50:	9903      	ldr	r1, [sp, #12]
 800ee52:	1a5b      	subs	r3, r3, r1
 800ee54:	42ab      	cmp	r3, r5
 800ee56:	dcf2      	bgt.n	800ee3e <_printf_i+0x21e>
 800ee58:	e7eb      	b.n	800ee32 <_printf_i+0x212>
 800ee5a:	2500      	movs	r5, #0
 800ee5c:	f104 0619 	add.w	r6, r4, #25
 800ee60:	e7f5      	b.n	800ee4e <_printf_i+0x22e>
 800ee62:	bf00      	nop
 800ee64:	0801b562 	.word	0x0801b562
 800ee68:	0801b573 	.word	0x0801b573

0800ee6c <siprintf>:
 800ee6c:	b40e      	push	{r1, r2, r3}
 800ee6e:	b500      	push	{lr}
 800ee70:	b09c      	sub	sp, #112	; 0x70
 800ee72:	ab1d      	add	r3, sp, #116	; 0x74
 800ee74:	9002      	str	r0, [sp, #8]
 800ee76:	9006      	str	r0, [sp, #24]
 800ee78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee7c:	4809      	ldr	r0, [pc, #36]	; (800eea4 <siprintf+0x38>)
 800ee7e:	9107      	str	r1, [sp, #28]
 800ee80:	9104      	str	r1, [sp, #16]
 800ee82:	4909      	ldr	r1, [pc, #36]	; (800eea8 <siprintf+0x3c>)
 800ee84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee88:	9105      	str	r1, [sp, #20]
 800ee8a:	6800      	ldr	r0, [r0, #0]
 800ee8c:	9301      	str	r3, [sp, #4]
 800ee8e:	a902      	add	r1, sp, #8
 800ee90:	f001 fadc 	bl	801044c <_svfiprintf_r>
 800ee94:	9b02      	ldr	r3, [sp, #8]
 800ee96:	2200      	movs	r2, #0
 800ee98:	701a      	strb	r2, [r3, #0]
 800ee9a:	b01c      	add	sp, #112	; 0x70
 800ee9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eea0:	b003      	add	sp, #12
 800eea2:	4770      	bx	lr
 800eea4:	24000378 	.word	0x24000378
 800eea8:	ffff0208 	.word	0xffff0208

0800eeac <stpcpy>:
 800eeac:	4603      	mov	r3, r0
 800eeae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f803 2b01 	strb.w	r2, [r3], #1
 800eeb8:	2a00      	cmp	r2, #0
 800eeba:	d1f8      	bne.n	800eeae <stpcpy+0x2>
 800eebc:	4770      	bx	lr

0800eebe <strcat>:
 800eebe:	b510      	push	{r4, lr}
 800eec0:	4602      	mov	r2, r0
 800eec2:	7814      	ldrb	r4, [r2, #0]
 800eec4:	4613      	mov	r3, r2
 800eec6:	3201      	adds	r2, #1
 800eec8:	2c00      	cmp	r4, #0
 800eeca:	d1fa      	bne.n	800eec2 <strcat+0x4>
 800eecc:	3b01      	subs	r3, #1
 800eece:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eed6:	2a00      	cmp	r2, #0
 800eed8:	d1f9      	bne.n	800eece <strcat+0x10>
 800eeda:	bd10      	pop	{r4, pc}

0800eedc <strcpy>:
 800eedc:	4603      	mov	r3, r0
 800eede:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eee2:	f803 2b01 	strb.w	r2, [r3], #1
 800eee6:	2a00      	cmp	r2, #0
 800eee8:	d1f9      	bne.n	800eede <strcpy+0x2>
 800eeea:	4770      	bx	lr

0800eeec <quorem>:
 800eeec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eef0:	6903      	ldr	r3, [r0, #16]
 800eef2:	690c      	ldr	r4, [r1, #16]
 800eef4:	42a3      	cmp	r3, r4
 800eef6:	4607      	mov	r7, r0
 800eef8:	f2c0 8081 	blt.w	800effe <quorem+0x112>
 800eefc:	3c01      	subs	r4, #1
 800eefe:	f101 0814 	add.w	r8, r1, #20
 800ef02:	f100 0514 	add.w	r5, r0, #20
 800ef06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef0a:	9301      	str	r3, [sp, #4]
 800ef0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ef10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef14:	3301      	adds	r3, #1
 800ef16:	429a      	cmp	r2, r3
 800ef18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ef1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ef20:	fbb2 f6f3 	udiv	r6, r2, r3
 800ef24:	d331      	bcc.n	800ef8a <quorem+0x9e>
 800ef26:	f04f 0e00 	mov.w	lr, #0
 800ef2a:	4640      	mov	r0, r8
 800ef2c:	46ac      	mov	ip, r5
 800ef2e:	46f2      	mov	sl, lr
 800ef30:	f850 2b04 	ldr.w	r2, [r0], #4
 800ef34:	b293      	uxth	r3, r2
 800ef36:	fb06 e303 	mla	r3, r6, r3, lr
 800ef3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ef3e:	b29b      	uxth	r3, r3
 800ef40:	ebaa 0303 	sub.w	r3, sl, r3
 800ef44:	0c12      	lsrs	r2, r2, #16
 800ef46:	f8dc a000 	ldr.w	sl, [ip]
 800ef4a:	fb06 e202 	mla	r2, r6, r2, lr
 800ef4e:	fa13 f38a 	uxtah	r3, r3, sl
 800ef52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ef56:	fa1f fa82 	uxth.w	sl, r2
 800ef5a:	f8dc 2000 	ldr.w	r2, [ip]
 800ef5e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ef62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef66:	b29b      	uxth	r3, r3
 800ef68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef6c:	4581      	cmp	r9, r0
 800ef6e:	f84c 3b04 	str.w	r3, [ip], #4
 800ef72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ef76:	d2db      	bcs.n	800ef30 <quorem+0x44>
 800ef78:	f855 300b 	ldr.w	r3, [r5, fp]
 800ef7c:	b92b      	cbnz	r3, 800ef8a <quorem+0x9e>
 800ef7e:	9b01      	ldr	r3, [sp, #4]
 800ef80:	3b04      	subs	r3, #4
 800ef82:	429d      	cmp	r5, r3
 800ef84:	461a      	mov	r2, r3
 800ef86:	d32e      	bcc.n	800efe6 <quorem+0xfa>
 800ef88:	613c      	str	r4, [r7, #16]
 800ef8a:	4638      	mov	r0, r7
 800ef8c:	f001 f848 	bl	8010020 <__mcmp>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	db24      	blt.n	800efde <quorem+0xf2>
 800ef94:	3601      	adds	r6, #1
 800ef96:	4628      	mov	r0, r5
 800ef98:	f04f 0c00 	mov.w	ip, #0
 800ef9c:	f858 2b04 	ldr.w	r2, [r8], #4
 800efa0:	f8d0 e000 	ldr.w	lr, [r0]
 800efa4:	b293      	uxth	r3, r2
 800efa6:	ebac 0303 	sub.w	r3, ip, r3
 800efaa:	0c12      	lsrs	r2, r2, #16
 800efac:	fa13 f38e 	uxtah	r3, r3, lr
 800efb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800efb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800efb8:	b29b      	uxth	r3, r3
 800efba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800efbe:	45c1      	cmp	r9, r8
 800efc0:	f840 3b04 	str.w	r3, [r0], #4
 800efc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800efc8:	d2e8      	bcs.n	800ef9c <quorem+0xb0>
 800efca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800efce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efd2:	b922      	cbnz	r2, 800efde <quorem+0xf2>
 800efd4:	3b04      	subs	r3, #4
 800efd6:	429d      	cmp	r5, r3
 800efd8:	461a      	mov	r2, r3
 800efda:	d30a      	bcc.n	800eff2 <quorem+0x106>
 800efdc:	613c      	str	r4, [r7, #16]
 800efde:	4630      	mov	r0, r6
 800efe0:	b003      	add	sp, #12
 800efe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe6:	6812      	ldr	r2, [r2, #0]
 800efe8:	3b04      	subs	r3, #4
 800efea:	2a00      	cmp	r2, #0
 800efec:	d1cc      	bne.n	800ef88 <quorem+0x9c>
 800efee:	3c01      	subs	r4, #1
 800eff0:	e7c7      	b.n	800ef82 <quorem+0x96>
 800eff2:	6812      	ldr	r2, [r2, #0]
 800eff4:	3b04      	subs	r3, #4
 800eff6:	2a00      	cmp	r2, #0
 800eff8:	d1f0      	bne.n	800efdc <quorem+0xf0>
 800effa:	3c01      	subs	r4, #1
 800effc:	e7eb      	b.n	800efd6 <quorem+0xea>
 800effe:	2000      	movs	r0, #0
 800f000:	e7ee      	b.n	800efe0 <quorem+0xf4>
 800f002:	0000      	movs	r0, r0
 800f004:	0000      	movs	r0, r0
	...

0800f008 <_dtoa_r>:
 800f008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f00c:	ec59 8b10 	vmov	r8, r9, d0
 800f010:	b095      	sub	sp, #84	; 0x54
 800f012:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f014:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800f016:	9107      	str	r1, [sp, #28]
 800f018:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800f01c:	4606      	mov	r6, r0
 800f01e:	9209      	str	r2, [sp, #36]	; 0x24
 800f020:	9310      	str	r3, [sp, #64]	; 0x40
 800f022:	b975      	cbnz	r5, 800f042 <_dtoa_r+0x3a>
 800f024:	2010      	movs	r0, #16
 800f026:	f000 fd75 	bl	800fb14 <malloc>
 800f02a:	4602      	mov	r2, r0
 800f02c:	6270      	str	r0, [r6, #36]	; 0x24
 800f02e:	b920      	cbnz	r0, 800f03a <_dtoa_r+0x32>
 800f030:	4bab      	ldr	r3, [pc, #684]	; (800f2e0 <_dtoa_r+0x2d8>)
 800f032:	21ea      	movs	r1, #234	; 0xea
 800f034:	48ab      	ldr	r0, [pc, #684]	; (800f2e4 <_dtoa_r+0x2dc>)
 800f036:	f001 fb19 	bl	801066c <__assert_func>
 800f03a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f03e:	6005      	str	r5, [r0, #0]
 800f040:	60c5      	str	r5, [r0, #12]
 800f042:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f044:	6819      	ldr	r1, [r3, #0]
 800f046:	b151      	cbz	r1, 800f05e <_dtoa_r+0x56>
 800f048:	685a      	ldr	r2, [r3, #4]
 800f04a:	604a      	str	r2, [r1, #4]
 800f04c:	2301      	movs	r3, #1
 800f04e:	4093      	lsls	r3, r2
 800f050:	608b      	str	r3, [r1, #8]
 800f052:	4630      	mov	r0, r6
 800f054:	f000 fda6 	bl	800fba4 <_Bfree>
 800f058:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f05a:	2200      	movs	r2, #0
 800f05c:	601a      	str	r2, [r3, #0]
 800f05e:	f1b9 0300 	subs.w	r3, r9, #0
 800f062:	bfbb      	ittet	lt
 800f064:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f068:	9303      	strlt	r3, [sp, #12]
 800f06a:	2300      	movge	r3, #0
 800f06c:	2201      	movlt	r2, #1
 800f06e:	bfac      	ite	ge
 800f070:	6023      	strge	r3, [r4, #0]
 800f072:	6022      	strlt	r2, [r4, #0]
 800f074:	4b9c      	ldr	r3, [pc, #624]	; (800f2e8 <_dtoa_r+0x2e0>)
 800f076:	9c03      	ldr	r4, [sp, #12]
 800f078:	43a3      	bics	r3, r4
 800f07a:	d11a      	bne.n	800f0b2 <_dtoa_r+0xaa>
 800f07c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f07e:	f242 730f 	movw	r3, #9999	; 0x270f
 800f082:	6013      	str	r3, [r2, #0]
 800f084:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800f088:	ea53 0308 	orrs.w	r3, r3, r8
 800f08c:	f000 8512 	beq.w	800fab4 <_dtoa_r+0xaac>
 800f090:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f092:	b953      	cbnz	r3, 800f0aa <_dtoa_r+0xa2>
 800f094:	4b95      	ldr	r3, [pc, #596]	; (800f2ec <_dtoa_r+0x2e4>)
 800f096:	e01f      	b.n	800f0d8 <_dtoa_r+0xd0>
 800f098:	4b95      	ldr	r3, [pc, #596]	; (800f2f0 <_dtoa_r+0x2e8>)
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	3308      	adds	r3, #8
 800f09e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f0a0:	6013      	str	r3, [r2, #0]
 800f0a2:	9800      	ldr	r0, [sp, #0]
 800f0a4:	b015      	add	sp, #84	; 0x54
 800f0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0aa:	4b90      	ldr	r3, [pc, #576]	; (800f2ec <_dtoa_r+0x2e4>)
 800f0ac:	9300      	str	r3, [sp, #0]
 800f0ae:	3303      	adds	r3, #3
 800f0b0:	e7f5      	b.n	800f09e <_dtoa_r+0x96>
 800f0b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f0b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f0ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0be:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f0c2:	d10b      	bne.n	800f0dc <_dtoa_r+0xd4>
 800f0c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	6013      	str	r3, [r2, #0]
 800f0ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	f000 84ee 	beq.w	800faae <_dtoa_r+0xaa6>
 800f0d2:	4888      	ldr	r0, [pc, #544]	; (800f2f4 <_dtoa_r+0x2ec>)
 800f0d4:	6018      	str	r0, [r3, #0]
 800f0d6:	1e43      	subs	r3, r0, #1
 800f0d8:	9300      	str	r3, [sp, #0]
 800f0da:	e7e2      	b.n	800f0a2 <_dtoa_r+0x9a>
 800f0dc:	a913      	add	r1, sp, #76	; 0x4c
 800f0de:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f0e2:	aa12      	add	r2, sp, #72	; 0x48
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	f001 f83f 	bl	8010168 <__d2b>
 800f0ea:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800f0ee:	4605      	mov	r5, r0
 800f0f0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f0f2:	2900      	cmp	r1, #0
 800f0f4:	d047      	beq.n	800f186 <_dtoa_r+0x17e>
 800f0f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f0f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f0fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f100:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800f104:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f108:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f10c:	2400      	movs	r4, #0
 800f10e:	ec43 2b16 	vmov	d6, r2, r3
 800f112:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800f116:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800f2c8 <_dtoa_r+0x2c0>
 800f11a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800f11e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800f2d0 <_dtoa_r+0x2c8>
 800f122:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f126:	eeb0 7b46 	vmov.f64	d7, d6
 800f12a:	ee06 1a90 	vmov	s13, r1
 800f12e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800f132:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800f2d8 <_dtoa_r+0x2d0>
 800f136:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f13a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800f13e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f146:	ee16 ba90 	vmov	fp, s13
 800f14a:	9411      	str	r4, [sp, #68]	; 0x44
 800f14c:	d508      	bpl.n	800f160 <_dtoa_r+0x158>
 800f14e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f152:	eeb4 6b47 	vcmp.f64	d6, d7
 800f156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f15a:	bf18      	it	ne
 800f15c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800f160:	f1bb 0f16 	cmp.w	fp, #22
 800f164:	d832      	bhi.n	800f1cc <_dtoa_r+0x1c4>
 800f166:	4b64      	ldr	r3, [pc, #400]	; (800f2f8 <_dtoa_r+0x2f0>)
 800f168:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f16c:	ed93 7b00 	vldr	d7, [r3]
 800f170:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800f174:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f17c:	d501      	bpl.n	800f182 <_dtoa_r+0x17a>
 800f17e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f182:	2300      	movs	r3, #0
 800f184:	e023      	b.n	800f1ce <_dtoa_r+0x1c6>
 800f186:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f188:	4401      	add	r1, r0
 800f18a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800f18e:	2b20      	cmp	r3, #32
 800f190:	bfc3      	ittte	gt
 800f192:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f196:	fa04 f303 	lslgt.w	r3, r4, r3
 800f19a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800f19e:	f1c3 0320 	rsble	r3, r3, #32
 800f1a2:	bfc6      	itte	gt
 800f1a4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800f1a8:	ea43 0308 	orrgt.w	r3, r3, r8
 800f1ac:	fa08 f303 	lslle.w	r3, r8, r3
 800f1b0:	ee07 3a90 	vmov	s15, r3
 800f1b4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f1b8:	3901      	subs	r1, #1
 800f1ba:	ed8d 7b00 	vstr	d7, [sp]
 800f1be:	9c01      	ldr	r4, [sp, #4]
 800f1c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f1c4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800f1c8:	2401      	movs	r4, #1
 800f1ca:	e7a0      	b.n	800f10e <_dtoa_r+0x106>
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800f1d0:	1a43      	subs	r3, r0, r1
 800f1d2:	1e5a      	subs	r2, r3, #1
 800f1d4:	bf45      	ittet	mi
 800f1d6:	f1c3 0301 	rsbmi	r3, r3, #1
 800f1da:	9305      	strmi	r3, [sp, #20]
 800f1dc:	2300      	movpl	r3, #0
 800f1de:	2300      	movmi	r3, #0
 800f1e0:	9206      	str	r2, [sp, #24]
 800f1e2:	bf54      	ite	pl
 800f1e4:	9305      	strpl	r3, [sp, #20]
 800f1e6:	9306      	strmi	r3, [sp, #24]
 800f1e8:	f1bb 0f00 	cmp.w	fp, #0
 800f1ec:	db18      	blt.n	800f220 <_dtoa_r+0x218>
 800f1ee:	9b06      	ldr	r3, [sp, #24]
 800f1f0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800f1f4:	445b      	add	r3, fp
 800f1f6:	9306      	str	r3, [sp, #24]
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	9a07      	ldr	r2, [sp, #28]
 800f1fc:	2a09      	cmp	r2, #9
 800f1fe:	d849      	bhi.n	800f294 <_dtoa_r+0x28c>
 800f200:	2a05      	cmp	r2, #5
 800f202:	bfc4      	itt	gt
 800f204:	3a04      	subgt	r2, #4
 800f206:	9207      	strgt	r2, [sp, #28]
 800f208:	9a07      	ldr	r2, [sp, #28]
 800f20a:	f1a2 0202 	sub.w	r2, r2, #2
 800f20e:	bfcc      	ite	gt
 800f210:	2400      	movgt	r4, #0
 800f212:	2401      	movle	r4, #1
 800f214:	2a03      	cmp	r2, #3
 800f216:	d848      	bhi.n	800f2aa <_dtoa_r+0x2a2>
 800f218:	e8df f002 	tbb	[pc, r2]
 800f21c:	3a2c2e0b 	.word	0x3a2c2e0b
 800f220:	9b05      	ldr	r3, [sp, #20]
 800f222:	2200      	movs	r2, #0
 800f224:	eba3 030b 	sub.w	r3, r3, fp
 800f228:	9305      	str	r3, [sp, #20]
 800f22a:	920e      	str	r2, [sp, #56]	; 0x38
 800f22c:	f1cb 0300 	rsb	r3, fp, #0
 800f230:	e7e3      	b.n	800f1fa <_dtoa_r+0x1f2>
 800f232:	2200      	movs	r2, #0
 800f234:	9208      	str	r2, [sp, #32]
 800f236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f238:	2a00      	cmp	r2, #0
 800f23a:	dc39      	bgt.n	800f2b0 <_dtoa_r+0x2a8>
 800f23c:	f04f 0a01 	mov.w	sl, #1
 800f240:	46d1      	mov	r9, sl
 800f242:	4652      	mov	r2, sl
 800f244:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800f248:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800f24a:	2100      	movs	r1, #0
 800f24c:	6079      	str	r1, [r7, #4]
 800f24e:	2004      	movs	r0, #4
 800f250:	f100 0c14 	add.w	ip, r0, #20
 800f254:	4594      	cmp	ip, r2
 800f256:	6879      	ldr	r1, [r7, #4]
 800f258:	d92f      	bls.n	800f2ba <_dtoa_r+0x2b2>
 800f25a:	4630      	mov	r0, r6
 800f25c:	930c      	str	r3, [sp, #48]	; 0x30
 800f25e:	f000 fc61 	bl	800fb24 <_Balloc>
 800f262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f264:	9000      	str	r0, [sp, #0]
 800f266:	4602      	mov	r2, r0
 800f268:	2800      	cmp	r0, #0
 800f26a:	d149      	bne.n	800f300 <_dtoa_r+0x2f8>
 800f26c:	4b23      	ldr	r3, [pc, #140]	; (800f2fc <_dtoa_r+0x2f4>)
 800f26e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f272:	e6df      	b.n	800f034 <_dtoa_r+0x2c>
 800f274:	2201      	movs	r2, #1
 800f276:	e7dd      	b.n	800f234 <_dtoa_r+0x22c>
 800f278:	2200      	movs	r2, #0
 800f27a:	9208      	str	r2, [sp, #32]
 800f27c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f27e:	eb0b 0a02 	add.w	sl, fp, r2
 800f282:	f10a 0901 	add.w	r9, sl, #1
 800f286:	464a      	mov	r2, r9
 800f288:	2a01      	cmp	r2, #1
 800f28a:	bfb8      	it	lt
 800f28c:	2201      	movlt	r2, #1
 800f28e:	e7db      	b.n	800f248 <_dtoa_r+0x240>
 800f290:	2201      	movs	r2, #1
 800f292:	e7f2      	b.n	800f27a <_dtoa_r+0x272>
 800f294:	2401      	movs	r4, #1
 800f296:	2200      	movs	r2, #0
 800f298:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800f29c:	f04f 3aff 	mov.w	sl, #4294967295
 800f2a0:	2100      	movs	r1, #0
 800f2a2:	46d1      	mov	r9, sl
 800f2a4:	2212      	movs	r2, #18
 800f2a6:	9109      	str	r1, [sp, #36]	; 0x24
 800f2a8:	e7ce      	b.n	800f248 <_dtoa_r+0x240>
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	9208      	str	r2, [sp, #32]
 800f2ae:	e7f5      	b.n	800f29c <_dtoa_r+0x294>
 800f2b0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800f2b4:	46d1      	mov	r9, sl
 800f2b6:	4652      	mov	r2, sl
 800f2b8:	e7c6      	b.n	800f248 <_dtoa_r+0x240>
 800f2ba:	3101      	adds	r1, #1
 800f2bc:	6079      	str	r1, [r7, #4]
 800f2be:	0040      	lsls	r0, r0, #1
 800f2c0:	e7c6      	b.n	800f250 <_dtoa_r+0x248>
 800f2c2:	bf00      	nop
 800f2c4:	f3af 8000 	nop.w
 800f2c8:	636f4361 	.word	0x636f4361
 800f2cc:	3fd287a7 	.word	0x3fd287a7
 800f2d0:	8b60c8b3 	.word	0x8b60c8b3
 800f2d4:	3fc68a28 	.word	0x3fc68a28
 800f2d8:	509f79fb 	.word	0x509f79fb
 800f2dc:	3fd34413 	.word	0x3fd34413
 800f2e0:	0801b591 	.word	0x0801b591
 800f2e4:	0801b5a8 	.word	0x0801b5a8
 800f2e8:	7ff00000 	.word	0x7ff00000
 800f2ec:	0801b58d 	.word	0x0801b58d
 800f2f0:	0801b584 	.word	0x0801b584
 800f2f4:	0801b561 	.word	0x0801b561
 800f2f8:	0801b6a0 	.word	0x0801b6a0
 800f2fc:	0801b607 	.word	0x0801b607
 800f300:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800f302:	9900      	ldr	r1, [sp, #0]
 800f304:	6011      	str	r1, [r2, #0]
 800f306:	f1b9 0f0e 	cmp.w	r9, #14
 800f30a:	d872      	bhi.n	800f3f2 <_dtoa_r+0x3ea>
 800f30c:	2c00      	cmp	r4, #0
 800f30e:	d070      	beq.n	800f3f2 <_dtoa_r+0x3ea>
 800f310:	f1bb 0f00 	cmp.w	fp, #0
 800f314:	f340 80a6 	ble.w	800f464 <_dtoa_r+0x45c>
 800f318:	49ca      	ldr	r1, [pc, #808]	; (800f644 <_dtoa_r+0x63c>)
 800f31a:	f00b 020f 	and.w	r2, fp, #15
 800f31e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800f322:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f326:	ed92 7b00 	vldr	d7, [r2]
 800f32a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800f32e:	f000 808d 	beq.w	800f44c <_dtoa_r+0x444>
 800f332:	4ac5      	ldr	r2, [pc, #788]	; (800f648 <_dtoa_r+0x640>)
 800f334:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800f338:	ed92 6b08 	vldr	d6, [r2, #32]
 800f33c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800f340:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f344:	f001 010f 	and.w	r1, r1, #15
 800f348:	2203      	movs	r2, #3
 800f34a:	48bf      	ldr	r0, [pc, #764]	; (800f648 <_dtoa_r+0x640>)
 800f34c:	2900      	cmp	r1, #0
 800f34e:	d17f      	bne.n	800f450 <_dtoa_r+0x448>
 800f350:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f354:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f358:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f35c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f35e:	2900      	cmp	r1, #0
 800f360:	f000 80b2 	beq.w	800f4c8 <_dtoa_r+0x4c0>
 800f364:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800f368:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f36c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f374:	f140 80a8 	bpl.w	800f4c8 <_dtoa_r+0x4c0>
 800f378:	f1b9 0f00 	cmp.w	r9, #0
 800f37c:	f000 80a4 	beq.w	800f4c8 <_dtoa_r+0x4c0>
 800f380:	f1ba 0f00 	cmp.w	sl, #0
 800f384:	dd31      	ble.n	800f3ea <_dtoa_r+0x3e2>
 800f386:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800f38a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f38e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f392:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f396:	3201      	adds	r2, #1
 800f398:	4650      	mov	r0, sl
 800f39a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f39e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800f3a2:	ee07 2a90 	vmov	s15, r2
 800f3a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f3aa:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f3ae:	ed8d 5b02 	vstr	d5, [sp, #8]
 800f3b2:	9c03      	ldr	r4, [sp, #12]
 800f3b4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800f3b8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	f040 8086 	bne.w	800f4ce <_dtoa_r+0x4c6>
 800f3c2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f3c6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f3ca:	ec42 1b17 	vmov	d7, r1, r2
 800f3ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3d6:	f300 8272 	bgt.w	800f8be <_dtoa_r+0x8b6>
 800f3da:	eeb1 7b47 	vneg.f64	d7, d7
 800f3de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3e6:	f100 8267 	bmi.w	800f8b8 <_dtoa_r+0x8b0>
 800f3ea:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800f3ee:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800f3f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f3f4:	2a00      	cmp	r2, #0
 800f3f6:	f2c0 8129 	blt.w	800f64c <_dtoa_r+0x644>
 800f3fa:	f1bb 0f0e 	cmp.w	fp, #14
 800f3fe:	f300 8125 	bgt.w	800f64c <_dtoa_r+0x644>
 800f402:	4b90      	ldr	r3, [pc, #576]	; (800f644 <_dtoa_r+0x63c>)
 800f404:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f408:	ed93 6b00 	vldr	d6, [r3]
 800f40c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f40e:	2b00      	cmp	r3, #0
 800f410:	f280 80c3 	bge.w	800f59a <_dtoa_r+0x592>
 800f414:	f1b9 0f00 	cmp.w	r9, #0
 800f418:	f300 80bf 	bgt.w	800f59a <_dtoa_r+0x592>
 800f41c:	f040 824c 	bne.w	800f8b8 <_dtoa_r+0x8b0>
 800f420:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f424:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f428:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f42c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f434:	464c      	mov	r4, r9
 800f436:	464f      	mov	r7, r9
 800f438:	f280 8222 	bge.w	800f880 <_dtoa_r+0x878>
 800f43c:	f8dd 8000 	ldr.w	r8, [sp]
 800f440:	2331      	movs	r3, #49	; 0x31
 800f442:	f808 3b01 	strb.w	r3, [r8], #1
 800f446:	f10b 0b01 	add.w	fp, fp, #1
 800f44a:	e21e      	b.n	800f88a <_dtoa_r+0x882>
 800f44c:	2202      	movs	r2, #2
 800f44e:	e77c      	b.n	800f34a <_dtoa_r+0x342>
 800f450:	07cc      	lsls	r4, r1, #31
 800f452:	d504      	bpl.n	800f45e <_dtoa_r+0x456>
 800f454:	ed90 6b00 	vldr	d6, [r0]
 800f458:	3201      	adds	r2, #1
 800f45a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f45e:	1049      	asrs	r1, r1, #1
 800f460:	3008      	adds	r0, #8
 800f462:	e773      	b.n	800f34c <_dtoa_r+0x344>
 800f464:	d02e      	beq.n	800f4c4 <_dtoa_r+0x4bc>
 800f466:	f1cb 0100 	rsb	r1, fp, #0
 800f46a:	4a76      	ldr	r2, [pc, #472]	; (800f644 <_dtoa_r+0x63c>)
 800f46c:	f001 000f 	and.w	r0, r1, #15
 800f470:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f474:	ed92 7b00 	vldr	d7, [r2]
 800f478:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800f47c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f480:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800f484:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800f488:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800f48c:	486e      	ldr	r0, [pc, #440]	; (800f648 <_dtoa_r+0x640>)
 800f48e:	1109      	asrs	r1, r1, #4
 800f490:	2400      	movs	r4, #0
 800f492:	2202      	movs	r2, #2
 800f494:	b939      	cbnz	r1, 800f4a6 <_dtoa_r+0x49e>
 800f496:	2c00      	cmp	r4, #0
 800f498:	f43f af60 	beq.w	800f35c <_dtoa_r+0x354>
 800f49c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f4a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4a4:	e75a      	b.n	800f35c <_dtoa_r+0x354>
 800f4a6:	07cf      	lsls	r7, r1, #31
 800f4a8:	d509      	bpl.n	800f4be <_dtoa_r+0x4b6>
 800f4aa:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800f4ae:	ed90 7b00 	vldr	d7, [r0]
 800f4b2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f4b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800f4ba:	3201      	adds	r2, #1
 800f4bc:	2401      	movs	r4, #1
 800f4be:	1049      	asrs	r1, r1, #1
 800f4c0:	3008      	adds	r0, #8
 800f4c2:	e7e7      	b.n	800f494 <_dtoa_r+0x48c>
 800f4c4:	2202      	movs	r2, #2
 800f4c6:	e749      	b.n	800f35c <_dtoa_r+0x354>
 800f4c8:	465f      	mov	r7, fp
 800f4ca:	4648      	mov	r0, r9
 800f4cc:	e765      	b.n	800f39a <_dtoa_r+0x392>
 800f4ce:	ec42 1b17 	vmov	d7, r1, r2
 800f4d2:	4a5c      	ldr	r2, [pc, #368]	; (800f644 <_dtoa_r+0x63c>)
 800f4d4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f4d8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f4dc:	9a00      	ldr	r2, [sp, #0]
 800f4de:	1814      	adds	r4, r2, r0
 800f4e0:	9a08      	ldr	r2, [sp, #32]
 800f4e2:	b352      	cbz	r2, 800f53a <_dtoa_r+0x532>
 800f4e4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800f4e8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800f4ec:	f8dd 8000 	ldr.w	r8, [sp]
 800f4f0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f4f4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f4f8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f4fc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f500:	ee14 2a90 	vmov	r2, s9
 800f504:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f508:	3230      	adds	r2, #48	; 0x30
 800f50a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f50e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f516:	f808 2b01 	strb.w	r2, [r8], #1
 800f51a:	d439      	bmi.n	800f590 <_dtoa_r+0x588>
 800f51c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f520:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f528:	d472      	bmi.n	800f610 <_dtoa_r+0x608>
 800f52a:	45a0      	cmp	r8, r4
 800f52c:	f43f af5d 	beq.w	800f3ea <_dtoa_r+0x3e2>
 800f530:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f534:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f538:	e7e0      	b.n	800f4fc <_dtoa_r+0x4f4>
 800f53a:	f8dd 8000 	ldr.w	r8, [sp]
 800f53e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f542:	4621      	mov	r1, r4
 800f544:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f548:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f54c:	ee14 2a90 	vmov	r2, s9
 800f550:	3230      	adds	r2, #48	; 0x30
 800f552:	f808 2b01 	strb.w	r2, [r8], #1
 800f556:	45a0      	cmp	r8, r4
 800f558:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f55c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f560:	d118      	bne.n	800f594 <_dtoa_r+0x58c>
 800f562:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800f566:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f56a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f572:	dc4d      	bgt.n	800f610 <_dtoa_r+0x608>
 800f574:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f578:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f57c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f580:	f57f af33 	bpl.w	800f3ea <_dtoa_r+0x3e2>
 800f584:	4688      	mov	r8, r1
 800f586:	3901      	subs	r1, #1
 800f588:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800f58c:	2b30      	cmp	r3, #48	; 0x30
 800f58e:	d0f9      	beq.n	800f584 <_dtoa_r+0x57c>
 800f590:	46bb      	mov	fp, r7
 800f592:	e02a      	b.n	800f5ea <_dtoa_r+0x5e2>
 800f594:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f598:	e7d6      	b.n	800f548 <_dtoa_r+0x540>
 800f59a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f59e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800f5a2:	f8dd 8000 	ldr.w	r8, [sp]
 800f5a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f5aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f5ae:	ee15 3a10 	vmov	r3, s10
 800f5b2:	3330      	adds	r3, #48	; 0x30
 800f5b4:	f808 3b01 	strb.w	r3, [r8], #1
 800f5b8:	9b00      	ldr	r3, [sp, #0]
 800f5ba:	eba8 0303 	sub.w	r3, r8, r3
 800f5be:	4599      	cmp	r9, r3
 800f5c0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f5c4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f5c8:	d133      	bne.n	800f632 <_dtoa_r+0x62a>
 800f5ca:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f5ce:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f5d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d6:	dc1a      	bgt.n	800f60e <_dtoa_r+0x606>
 800f5d8:	eeb4 7b46 	vcmp.f64	d7, d6
 800f5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e0:	d103      	bne.n	800f5ea <_dtoa_r+0x5e2>
 800f5e2:	ee15 3a10 	vmov	r3, s10
 800f5e6:	07d9      	lsls	r1, r3, #31
 800f5e8:	d411      	bmi.n	800f60e <_dtoa_r+0x606>
 800f5ea:	4629      	mov	r1, r5
 800f5ec:	4630      	mov	r0, r6
 800f5ee:	f000 fad9 	bl	800fba4 <_Bfree>
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f5f6:	f888 3000 	strb.w	r3, [r8]
 800f5fa:	f10b 0301 	add.w	r3, fp, #1
 800f5fe:	6013      	str	r3, [r2, #0]
 800f600:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f602:	2b00      	cmp	r3, #0
 800f604:	f43f ad4d 	beq.w	800f0a2 <_dtoa_r+0x9a>
 800f608:	f8c3 8000 	str.w	r8, [r3]
 800f60c:	e549      	b.n	800f0a2 <_dtoa_r+0x9a>
 800f60e:	465f      	mov	r7, fp
 800f610:	4643      	mov	r3, r8
 800f612:	4698      	mov	r8, r3
 800f614:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f618:	2a39      	cmp	r2, #57	; 0x39
 800f61a:	d106      	bne.n	800f62a <_dtoa_r+0x622>
 800f61c:	9a00      	ldr	r2, [sp, #0]
 800f61e:	429a      	cmp	r2, r3
 800f620:	d1f7      	bne.n	800f612 <_dtoa_r+0x60a>
 800f622:	9900      	ldr	r1, [sp, #0]
 800f624:	2230      	movs	r2, #48	; 0x30
 800f626:	3701      	adds	r7, #1
 800f628:	700a      	strb	r2, [r1, #0]
 800f62a:	781a      	ldrb	r2, [r3, #0]
 800f62c:	3201      	adds	r2, #1
 800f62e:	701a      	strb	r2, [r3, #0]
 800f630:	e7ae      	b.n	800f590 <_dtoa_r+0x588>
 800f632:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f636:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f63e:	d1b2      	bne.n	800f5a6 <_dtoa_r+0x59e>
 800f640:	e7d3      	b.n	800f5ea <_dtoa_r+0x5e2>
 800f642:	bf00      	nop
 800f644:	0801b6a0 	.word	0x0801b6a0
 800f648:	0801b678 	.word	0x0801b678
 800f64c:	9908      	ldr	r1, [sp, #32]
 800f64e:	2900      	cmp	r1, #0
 800f650:	f000 80d1 	beq.w	800f7f6 <_dtoa_r+0x7ee>
 800f654:	9907      	ldr	r1, [sp, #28]
 800f656:	2901      	cmp	r1, #1
 800f658:	f300 80b4 	bgt.w	800f7c4 <_dtoa_r+0x7bc>
 800f65c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f65e:	2900      	cmp	r1, #0
 800f660:	f000 80ac 	beq.w	800f7bc <_dtoa_r+0x7b4>
 800f664:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f668:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f66c:	461c      	mov	r4, r3
 800f66e:	930a      	str	r3, [sp, #40]	; 0x28
 800f670:	9b05      	ldr	r3, [sp, #20]
 800f672:	4413      	add	r3, r2
 800f674:	9305      	str	r3, [sp, #20]
 800f676:	9b06      	ldr	r3, [sp, #24]
 800f678:	2101      	movs	r1, #1
 800f67a:	4413      	add	r3, r2
 800f67c:	4630      	mov	r0, r6
 800f67e:	9306      	str	r3, [sp, #24]
 800f680:	f000 fb4c 	bl	800fd1c <__i2b>
 800f684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f686:	4607      	mov	r7, r0
 800f688:	f1b8 0f00 	cmp.w	r8, #0
 800f68c:	dd0d      	ble.n	800f6aa <_dtoa_r+0x6a2>
 800f68e:	9a06      	ldr	r2, [sp, #24]
 800f690:	2a00      	cmp	r2, #0
 800f692:	dd0a      	ble.n	800f6aa <_dtoa_r+0x6a2>
 800f694:	4542      	cmp	r2, r8
 800f696:	9905      	ldr	r1, [sp, #20]
 800f698:	bfa8      	it	ge
 800f69a:	4642      	movge	r2, r8
 800f69c:	1a89      	subs	r1, r1, r2
 800f69e:	9105      	str	r1, [sp, #20]
 800f6a0:	9906      	ldr	r1, [sp, #24]
 800f6a2:	eba8 0802 	sub.w	r8, r8, r2
 800f6a6:	1a8a      	subs	r2, r1, r2
 800f6a8:	9206      	str	r2, [sp, #24]
 800f6aa:	b303      	cbz	r3, 800f6ee <_dtoa_r+0x6e6>
 800f6ac:	9a08      	ldr	r2, [sp, #32]
 800f6ae:	2a00      	cmp	r2, #0
 800f6b0:	f000 80a6 	beq.w	800f800 <_dtoa_r+0x7f8>
 800f6b4:	2c00      	cmp	r4, #0
 800f6b6:	dd13      	ble.n	800f6e0 <_dtoa_r+0x6d8>
 800f6b8:	4639      	mov	r1, r7
 800f6ba:	4622      	mov	r2, r4
 800f6bc:	4630      	mov	r0, r6
 800f6be:	930c      	str	r3, [sp, #48]	; 0x30
 800f6c0:	f000 fbe8 	bl	800fe94 <__pow5mult>
 800f6c4:	462a      	mov	r2, r5
 800f6c6:	4601      	mov	r1, r0
 800f6c8:	4607      	mov	r7, r0
 800f6ca:	4630      	mov	r0, r6
 800f6cc:	f000 fb3c 	bl	800fd48 <__multiply>
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	900a      	str	r0, [sp, #40]	; 0x28
 800f6d4:	4630      	mov	r0, r6
 800f6d6:	f000 fa65 	bl	800fba4 <_Bfree>
 800f6da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6de:	4615      	mov	r5, r2
 800f6e0:	1b1a      	subs	r2, r3, r4
 800f6e2:	d004      	beq.n	800f6ee <_dtoa_r+0x6e6>
 800f6e4:	4629      	mov	r1, r5
 800f6e6:	4630      	mov	r0, r6
 800f6e8:	f000 fbd4 	bl	800fe94 <__pow5mult>
 800f6ec:	4605      	mov	r5, r0
 800f6ee:	2101      	movs	r1, #1
 800f6f0:	4630      	mov	r0, r6
 800f6f2:	f000 fb13 	bl	800fd1c <__i2b>
 800f6f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	4604      	mov	r4, r0
 800f6fc:	f340 8082 	ble.w	800f804 <_dtoa_r+0x7fc>
 800f700:	461a      	mov	r2, r3
 800f702:	4601      	mov	r1, r0
 800f704:	4630      	mov	r0, r6
 800f706:	f000 fbc5 	bl	800fe94 <__pow5mult>
 800f70a:	9b07      	ldr	r3, [sp, #28]
 800f70c:	2b01      	cmp	r3, #1
 800f70e:	4604      	mov	r4, r0
 800f710:	dd7b      	ble.n	800f80a <_dtoa_r+0x802>
 800f712:	2300      	movs	r3, #0
 800f714:	930a      	str	r3, [sp, #40]	; 0x28
 800f716:	6922      	ldr	r2, [r4, #16]
 800f718:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f71c:	6910      	ldr	r0, [r2, #16]
 800f71e:	f000 faad 	bl	800fc7c <__hi0bits>
 800f722:	f1c0 0020 	rsb	r0, r0, #32
 800f726:	9b06      	ldr	r3, [sp, #24]
 800f728:	4418      	add	r0, r3
 800f72a:	f010 001f 	ands.w	r0, r0, #31
 800f72e:	f000 808d 	beq.w	800f84c <_dtoa_r+0x844>
 800f732:	f1c0 0220 	rsb	r2, r0, #32
 800f736:	2a04      	cmp	r2, #4
 800f738:	f340 8086 	ble.w	800f848 <_dtoa_r+0x840>
 800f73c:	f1c0 001c 	rsb	r0, r0, #28
 800f740:	9b05      	ldr	r3, [sp, #20]
 800f742:	4403      	add	r3, r0
 800f744:	9305      	str	r3, [sp, #20]
 800f746:	9b06      	ldr	r3, [sp, #24]
 800f748:	4403      	add	r3, r0
 800f74a:	4480      	add	r8, r0
 800f74c:	9306      	str	r3, [sp, #24]
 800f74e:	9b05      	ldr	r3, [sp, #20]
 800f750:	2b00      	cmp	r3, #0
 800f752:	dd05      	ble.n	800f760 <_dtoa_r+0x758>
 800f754:	4629      	mov	r1, r5
 800f756:	461a      	mov	r2, r3
 800f758:	4630      	mov	r0, r6
 800f75a:	f000 fbf5 	bl	800ff48 <__lshift>
 800f75e:	4605      	mov	r5, r0
 800f760:	9b06      	ldr	r3, [sp, #24]
 800f762:	2b00      	cmp	r3, #0
 800f764:	dd05      	ble.n	800f772 <_dtoa_r+0x76a>
 800f766:	4621      	mov	r1, r4
 800f768:	461a      	mov	r2, r3
 800f76a:	4630      	mov	r0, r6
 800f76c:	f000 fbec 	bl	800ff48 <__lshift>
 800f770:	4604      	mov	r4, r0
 800f772:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f774:	2b00      	cmp	r3, #0
 800f776:	d06b      	beq.n	800f850 <_dtoa_r+0x848>
 800f778:	4621      	mov	r1, r4
 800f77a:	4628      	mov	r0, r5
 800f77c:	f000 fc50 	bl	8010020 <__mcmp>
 800f780:	2800      	cmp	r0, #0
 800f782:	da65      	bge.n	800f850 <_dtoa_r+0x848>
 800f784:	2300      	movs	r3, #0
 800f786:	4629      	mov	r1, r5
 800f788:	220a      	movs	r2, #10
 800f78a:	4630      	mov	r0, r6
 800f78c:	f000 fa2c 	bl	800fbe8 <__multadd>
 800f790:	9b08      	ldr	r3, [sp, #32]
 800f792:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f796:	4605      	mov	r5, r0
 800f798:	2b00      	cmp	r3, #0
 800f79a:	f000 8192 	beq.w	800fac2 <_dtoa_r+0xaba>
 800f79e:	4639      	mov	r1, r7
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	220a      	movs	r2, #10
 800f7a4:	4630      	mov	r0, r6
 800f7a6:	f000 fa1f 	bl	800fbe8 <__multadd>
 800f7aa:	f1ba 0f00 	cmp.w	sl, #0
 800f7ae:	4607      	mov	r7, r0
 800f7b0:	f300 808e 	bgt.w	800f8d0 <_dtoa_r+0x8c8>
 800f7b4:	9b07      	ldr	r3, [sp, #28]
 800f7b6:	2b02      	cmp	r3, #2
 800f7b8:	dc51      	bgt.n	800f85e <_dtoa_r+0x856>
 800f7ba:	e089      	b.n	800f8d0 <_dtoa_r+0x8c8>
 800f7bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f7be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f7c2:	e751      	b.n	800f668 <_dtoa_r+0x660>
 800f7c4:	f109 34ff 	add.w	r4, r9, #4294967295
 800f7c8:	42a3      	cmp	r3, r4
 800f7ca:	bfbf      	itttt	lt
 800f7cc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800f7ce:	1ae3      	sublt	r3, r4, r3
 800f7d0:	18d2      	addlt	r2, r2, r3
 800f7d2:	4613      	movlt	r3, r2
 800f7d4:	bfb7      	itett	lt
 800f7d6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f7d8:	1b1c      	subge	r4, r3, r4
 800f7da:	4623      	movlt	r3, r4
 800f7dc:	2400      	movlt	r4, #0
 800f7de:	f1b9 0f00 	cmp.w	r9, #0
 800f7e2:	bfb5      	itete	lt
 800f7e4:	9a05      	ldrlt	r2, [sp, #20]
 800f7e6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800f7ea:	eba2 0809 	sublt.w	r8, r2, r9
 800f7ee:	464a      	movge	r2, r9
 800f7f0:	bfb8      	it	lt
 800f7f2:	2200      	movlt	r2, #0
 800f7f4:	e73b      	b.n	800f66e <_dtoa_r+0x666>
 800f7f6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f7fa:	9f08      	ldr	r7, [sp, #32]
 800f7fc:	461c      	mov	r4, r3
 800f7fe:	e743      	b.n	800f688 <_dtoa_r+0x680>
 800f800:	461a      	mov	r2, r3
 800f802:	e76f      	b.n	800f6e4 <_dtoa_r+0x6dc>
 800f804:	9b07      	ldr	r3, [sp, #28]
 800f806:	2b01      	cmp	r3, #1
 800f808:	dc18      	bgt.n	800f83c <_dtoa_r+0x834>
 800f80a:	9b02      	ldr	r3, [sp, #8]
 800f80c:	b9b3      	cbnz	r3, 800f83c <_dtoa_r+0x834>
 800f80e:	9b03      	ldr	r3, [sp, #12]
 800f810:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f814:	b9a2      	cbnz	r2, 800f840 <_dtoa_r+0x838>
 800f816:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800f81a:	0d12      	lsrs	r2, r2, #20
 800f81c:	0512      	lsls	r2, r2, #20
 800f81e:	b18a      	cbz	r2, 800f844 <_dtoa_r+0x83c>
 800f820:	9b05      	ldr	r3, [sp, #20]
 800f822:	3301      	adds	r3, #1
 800f824:	9305      	str	r3, [sp, #20]
 800f826:	9b06      	ldr	r3, [sp, #24]
 800f828:	3301      	adds	r3, #1
 800f82a:	9306      	str	r3, [sp, #24]
 800f82c:	2301      	movs	r3, #1
 800f82e:	930a      	str	r3, [sp, #40]	; 0x28
 800f830:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f832:	2b00      	cmp	r3, #0
 800f834:	f47f af6f 	bne.w	800f716 <_dtoa_r+0x70e>
 800f838:	2001      	movs	r0, #1
 800f83a:	e774      	b.n	800f726 <_dtoa_r+0x71e>
 800f83c:	2300      	movs	r3, #0
 800f83e:	e7f6      	b.n	800f82e <_dtoa_r+0x826>
 800f840:	9b02      	ldr	r3, [sp, #8]
 800f842:	e7f4      	b.n	800f82e <_dtoa_r+0x826>
 800f844:	920a      	str	r2, [sp, #40]	; 0x28
 800f846:	e7f3      	b.n	800f830 <_dtoa_r+0x828>
 800f848:	d081      	beq.n	800f74e <_dtoa_r+0x746>
 800f84a:	4610      	mov	r0, r2
 800f84c:	301c      	adds	r0, #28
 800f84e:	e777      	b.n	800f740 <_dtoa_r+0x738>
 800f850:	f1b9 0f00 	cmp.w	r9, #0
 800f854:	dc37      	bgt.n	800f8c6 <_dtoa_r+0x8be>
 800f856:	9b07      	ldr	r3, [sp, #28]
 800f858:	2b02      	cmp	r3, #2
 800f85a:	dd34      	ble.n	800f8c6 <_dtoa_r+0x8be>
 800f85c:	46ca      	mov	sl, r9
 800f85e:	f1ba 0f00 	cmp.w	sl, #0
 800f862:	d10d      	bne.n	800f880 <_dtoa_r+0x878>
 800f864:	4621      	mov	r1, r4
 800f866:	4653      	mov	r3, sl
 800f868:	2205      	movs	r2, #5
 800f86a:	4630      	mov	r0, r6
 800f86c:	f000 f9bc 	bl	800fbe8 <__multadd>
 800f870:	4601      	mov	r1, r0
 800f872:	4604      	mov	r4, r0
 800f874:	4628      	mov	r0, r5
 800f876:	f000 fbd3 	bl	8010020 <__mcmp>
 800f87a:	2800      	cmp	r0, #0
 800f87c:	f73f adde 	bgt.w	800f43c <_dtoa_r+0x434>
 800f880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f882:	f8dd 8000 	ldr.w	r8, [sp]
 800f886:	ea6f 0b03 	mvn.w	fp, r3
 800f88a:	f04f 0900 	mov.w	r9, #0
 800f88e:	4621      	mov	r1, r4
 800f890:	4630      	mov	r0, r6
 800f892:	f000 f987 	bl	800fba4 <_Bfree>
 800f896:	2f00      	cmp	r7, #0
 800f898:	f43f aea7 	beq.w	800f5ea <_dtoa_r+0x5e2>
 800f89c:	f1b9 0f00 	cmp.w	r9, #0
 800f8a0:	d005      	beq.n	800f8ae <_dtoa_r+0x8a6>
 800f8a2:	45b9      	cmp	r9, r7
 800f8a4:	d003      	beq.n	800f8ae <_dtoa_r+0x8a6>
 800f8a6:	4649      	mov	r1, r9
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	f000 f97b 	bl	800fba4 <_Bfree>
 800f8ae:	4639      	mov	r1, r7
 800f8b0:	4630      	mov	r0, r6
 800f8b2:	f000 f977 	bl	800fba4 <_Bfree>
 800f8b6:	e698      	b.n	800f5ea <_dtoa_r+0x5e2>
 800f8b8:	2400      	movs	r4, #0
 800f8ba:	4627      	mov	r7, r4
 800f8bc:	e7e0      	b.n	800f880 <_dtoa_r+0x878>
 800f8be:	46bb      	mov	fp, r7
 800f8c0:	4604      	mov	r4, r0
 800f8c2:	4607      	mov	r7, r0
 800f8c4:	e5ba      	b.n	800f43c <_dtoa_r+0x434>
 800f8c6:	9b08      	ldr	r3, [sp, #32]
 800f8c8:	46ca      	mov	sl, r9
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	f000 8100 	beq.w	800fad0 <_dtoa_r+0xac8>
 800f8d0:	f1b8 0f00 	cmp.w	r8, #0
 800f8d4:	dd05      	ble.n	800f8e2 <_dtoa_r+0x8da>
 800f8d6:	4639      	mov	r1, r7
 800f8d8:	4642      	mov	r2, r8
 800f8da:	4630      	mov	r0, r6
 800f8dc:	f000 fb34 	bl	800ff48 <__lshift>
 800f8e0:	4607      	mov	r7, r0
 800f8e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d05d      	beq.n	800f9a4 <_dtoa_r+0x99c>
 800f8e8:	6879      	ldr	r1, [r7, #4]
 800f8ea:	4630      	mov	r0, r6
 800f8ec:	f000 f91a 	bl	800fb24 <_Balloc>
 800f8f0:	4680      	mov	r8, r0
 800f8f2:	b928      	cbnz	r0, 800f900 <_dtoa_r+0x8f8>
 800f8f4:	4b82      	ldr	r3, [pc, #520]	; (800fb00 <_dtoa_r+0xaf8>)
 800f8f6:	4602      	mov	r2, r0
 800f8f8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f8fc:	f7ff bb9a 	b.w	800f034 <_dtoa_r+0x2c>
 800f900:	693a      	ldr	r2, [r7, #16]
 800f902:	3202      	adds	r2, #2
 800f904:	0092      	lsls	r2, r2, #2
 800f906:	f107 010c 	add.w	r1, r7, #12
 800f90a:	300c      	adds	r0, #12
 800f90c:	f7fe fe54 	bl	800e5b8 <memcpy>
 800f910:	2201      	movs	r2, #1
 800f912:	4641      	mov	r1, r8
 800f914:	4630      	mov	r0, r6
 800f916:	f000 fb17 	bl	800ff48 <__lshift>
 800f91a:	9b00      	ldr	r3, [sp, #0]
 800f91c:	3301      	adds	r3, #1
 800f91e:	9305      	str	r3, [sp, #20]
 800f920:	9b00      	ldr	r3, [sp, #0]
 800f922:	4453      	add	r3, sl
 800f924:	9309      	str	r3, [sp, #36]	; 0x24
 800f926:	9b02      	ldr	r3, [sp, #8]
 800f928:	f003 0301 	and.w	r3, r3, #1
 800f92c:	46b9      	mov	r9, r7
 800f92e:	9308      	str	r3, [sp, #32]
 800f930:	4607      	mov	r7, r0
 800f932:	9b05      	ldr	r3, [sp, #20]
 800f934:	4621      	mov	r1, r4
 800f936:	3b01      	subs	r3, #1
 800f938:	4628      	mov	r0, r5
 800f93a:	9302      	str	r3, [sp, #8]
 800f93c:	f7ff fad6 	bl	800eeec <quorem>
 800f940:	4603      	mov	r3, r0
 800f942:	3330      	adds	r3, #48	; 0x30
 800f944:	9006      	str	r0, [sp, #24]
 800f946:	4649      	mov	r1, r9
 800f948:	4628      	mov	r0, r5
 800f94a:	930a      	str	r3, [sp, #40]	; 0x28
 800f94c:	f000 fb68 	bl	8010020 <__mcmp>
 800f950:	463a      	mov	r2, r7
 800f952:	4682      	mov	sl, r0
 800f954:	4621      	mov	r1, r4
 800f956:	4630      	mov	r0, r6
 800f958:	f000 fb7e 	bl	8010058 <__mdiff>
 800f95c:	68c2      	ldr	r2, [r0, #12]
 800f95e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f960:	4680      	mov	r8, r0
 800f962:	bb0a      	cbnz	r2, 800f9a8 <_dtoa_r+0x9a0>
 800f964:	4601      	mov	r1, r0
 800f966:	4628      	mov	r0, r5
 800f968:	f000 fb5a 	bl	8010020 <__mcmp>
 800f96c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f96e:	4602      	mov	r2, r0
 800f970:	4641      	mov	r1, r8
 800f972:	4630      	mov	r0, r6
 800f974:	920e      	str	r2, [sp, #56]	; 0x38
 800f976:	930a      	str	r3, [sp, #40]	; 0x28
 800f978:	f000 f914 	bl	800fba4 <_Bfree>
 800f97c:	9b07      	ldr	r3, [sp, #28]
 800f97e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f980:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f984:	ea43 0102 	orr.w	r1, r3, r2
 800f988:	9b08      	ldr	r3, [sp, #32]
 800f98a:	430b      	orrs	r3, r1
 800f98c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f98e:	d10d      	bne.n	800f9ac <_dtoa_r+0x9a4>
 800f990:	2b39      	cmp	r3, #57	; 0x39
 800f992:	d029      	beq.n	800f9e8 <_dtoa_r+0x9e0>
 800f994:	f1ba 0f00 	cmp.w	sl, #0
 800f998:	dd01      	ble.n	800f99e <_dtoa_r+0x996>
 800f99a:	9b06      	ldr	r3, [sp, #24]
 800f99c:	3331      	adds	r3, #49	; 0x31
 800f99e:	9a02      	ldr	r2, [sp, #8]
 800f9a0:	7013      	strb	r3, [r2, #0]
 800f9a2:	e774      	b.n	800f88e <_dtoa_r+0x886>
 800f9a4:	4638      	mov	r0, r7
 800f9a6:	e7b8      	b.n	800f91a <_dtoa_r+0x912>
 800f9a8:	2201      	movs	r2, #1
 800f9aa:	e7e1      	b.n	800f970 <_dtoa_r+0x968>
 800f9ac:	f1ba 0f00 	cmp.w	sl, #0
 800f9b0:	db06      	blt.n	800f9c0 <_dtoa_r+0x9b8>
 800f9b2:	9907      	ldr	r1, [sp, #28]
 800f9b4:	ea41 0a0a 	orr.w	sl, r1, sl
 800f9b8:	9908      	ldr	r1, [sp, #32]
 800f9ba:	ea5a 0101 	orrs.w	r1, sl, r1
 800f9be:	d120      	bne.n	800fa02 <_dtoa_r+0x9fa>
 800f9c0:	2a00      	cmp	r2, #0
 800f9c2:	ddec      	ble.n	800f99e <_dtoa_r+0x996>
 800f9c4:	4629      	mov	r1, r5
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	4630      	mov	r0, r6
 800f9ca:	9305      	str	r3, [sp, #20]
 800f9cc:	f000 fabc 	bl	800ff48 <__lshift>
 800f9d0:	4621      	mov	r1, r4
 800f9d2:	4605      	mov	r5, r0
 800f9d4:	f000 fb24 	bl	8010020 <__mcmp>
 800f9d8:	2800      	cmp	r0, #0
 800f9da:	9b05      	ldr	r3, [sp, #20]
 800f9dc:	dc02      	bgt.n	800f9e4 <_dtoa_r+0x9dc>
 800f9de:	d1de      	bne.n	800f99e <_dtoa_r+0x996>
 800f9e0:	07da      	lsls	r2, r3, #31
 800f9e2:	d5dc      	bpl.n	800f99e <_dtoa_r+0x996>
 800f9e4:	2b39      	cmp	r3, #57	; 0x39
 800f9e6:	d1d8      	bne.n	800f99a <_dtoa_r+0x992>
 800f9e8:	9a02      	ldr	r2, [sp, #8]
 800f9ea:	2339      	movs	r3, #57	; 0x39
 800f9ec:	7013      	strb	r3, [r2, #0]
 800f9ee:	4643      	mov	r3, r8
 800f9f0:	4698      	mov	r8, r3
 800f9f2:	3b01      	subs	r3, #1
 800f9f4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f9f8:	2a39      	cmp	r2, #57	; 0x39
 800f9fa:	d051      	beq.n	800faa0 <_dtoa_r+0xa98>
 800f9fc:	3201      	adds	r2, #1
 800f9fe:	701a      	strb	r2, [r3, #0]
 800fa00:	e745      	b.n	800f88e <_dtoa_r+0x886>
 800fa02:	2a00      	cmp	r2, #0
 800fa04:	dd03      	ble.n	800fa0e <_dtoa_r+0xa06>
 800fa06:	2b39      	cmp	r3, #57	; 0x39
 800fa08:	d0ee      	beq.n	800f9e8 <_dtoa_r+0x9e0>
 800fa0a:	3301      	adds	r3, #1
 800fa0c:	e7c7      	b.n	800f99e <_dtoa_r+0x996>
 800fa0e:	9a05      	ldr	r2, [sp, #20]
 800fa10:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fa12:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fa16:	428a      	cmp	r2, r1
 800fa18:	d02b      	beq.n	800fa72 <_dtoa_r+0xa6a>
 800fa1a:	4629      	mov	r1, r5
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	220a      	movs	r2, #10
 800fa20:	4630      	mov	r0, r6
 800fa22:	f000 f8e1 	bl	800fbe8 <__multadd>
 800fa26:	45b9      	cmp	r9, r7
 800fa28:	4605      	mov	r5, r0
 800fa2a:	f04f 0300 	mov.w	r3, #0
 800fa2e:	f04f 020a 	mov.w	r2, #10
 800fa32:	4649      	mov	r1, r9
 800fa34:	4630      	mov	r0, r6
 800fa36:	d107      	bne.n	800fa48 <_dtoa_r+0xa40>
 800fa38:	f000 f8d6 	bl	800fbe8 <__multadd>
 800fa3c:	4681      	mov	r9, r0
 800fa3e:	4607      	mov	r7, r0
 800fa40:	9b05      	ldr	r3, [sp, #20]
 800fa42:	3301      	adds	r3, #1
 800fa44:	9305      	str	r3, [sp, #20]
 800fa46:	e774      	b.n	800f932 <_dtoa_r+0x92a>
 800fa48:	f000 f8ce 	bl	800fbe8 <__multadd>
 800fa4c:	4639      	mov	r1, r7
 800fa4e:	4681      	mov	r9, r0
 800fa50:	2300      	movs	r3, #0
 800fa52:	220a      	movs	r2, #10
 800fa54:	4630      	mov	r0, r6
 800fa56:	f000 f8c7 	bl	800fbe8 <__multadd>
 800fa5a:	4607      	mov	r7, r0
 800fa5c:	e7f0      	b.n	800fa40 <_dtoa_r+0xa38>
 800fa5e:	f1ba 0f00 	cmp.w	sl, #0
 800fa62:	9a00      	ldr	r2, [sp, #0]
 800fa64:	bfcc      	ite	gt
 800fa66:	46d0      	movgt	r8, sl
 800fa68:	f04f 0801 	movle.w	r8, #1
 800fa6c:	4490      	add	r8, r2
 800fa6e:	f04f 0900 	mov.w	r9, #0
 800fa72:	4629      	mov	r1, r5
 800fa74:	2201      	movs	r2, #1
 800fa76:	4630      	mov	r0, r6
 800fa78:	9302      	str	r3, [sp, #8]
 800fa7a:	f000 fa65 	bl	800ff48 <__lshift>
 800fa7e:	4621      	mov	r1, r4
 800fa80:	4605      	mov	r5, r0
 800fa82:	f000 facd 	bl	8010020 <__mcmp>
 800fa86:	2800      	cmp	r0, #0
 800fa88:	dcb1      	bgt.n	800f9ee <_dtoa_r+0x9e6>
 800fa8a:	d102      	bne.n	800fa92 <_dtoa_r+0xa8a>
 800fa8c:	9b02      	ldr	r3, [sp, #8]
 800fa8e:	07db      	lsls	r3, r3, #31
 800fa90:	d4ad      	bmi.n	800f9ee <_dtoa_r+0x9e6>
 800fa92:	4643      	mov	r3, r8
 800fa94:	4698      	mov	r8, r3
 800fa96:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa9a:	2a30      	cmp	r2, #48	; 0x30
 800fa9c:	d0fa      	beq.n	800fa94 <_dtoa_r+0xa8c>
 800fa9e:	e6f6      	b.n	800f88e <_dtoa_r+0x886>
 800faa0:	9a00      	ldr	r2, [sp, #0]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d1a4      	bne.n	800f9f0 <_dtoa_r+0x9e8>
 800faa6:	f10b 0b01 	add.w	fp, fp, #1
 800faaa:	2331      	movs	r3, #49	; 0x31
 800faac:	e778      	b.n	800f9a0 <_dtoa_r+0x998>
 800faae:	4b15      	ldr	r3, [pc, #84]	; (800fb04 <_dtoa_r+0xafc>)
 800fab0:	f7ff bb12 	b.w	800f0d8 <_dtoa_r+0xd0>
 800fab4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	f47f aaee 	bne.w	800f098 <_dtoa_r+0x90>
 800fabc:	4b12      	ldr	r3, [pc, #72]	; (800fb08 <_dtoa_r+0xb00>)
 800fabe:	f7ff bb0b 	b.w	800f0d8 <_dtoa_r+0xd0>
 800fac2:	f1ba 0f00 	cmp.w	sl, #0
 800fac6:	dc03      	bgt.n	800fad0 <_dtoa_r+0xac8>
 800fac8:	9b07      	ldr	r3, [sp, #28]
 800faca:	2b02      	cmp	r3, #2
 800facc:	f73f aec7 	bgt.w	800f85e <_dtoa_r+0x856>
 800fad0:	f8dd 8000 	ldr.w	r8, [sp]
 800fad4:	4621      	mov	r1, r4
 800fad6:	4628      	mov	r0, r5
 800fad8:	f7ff fa08 	bl	800eeec <quorem>
 800fadc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fae0:	f808 3b01 	strb.w	r3, [r8], #1
 800fae4:	9a00      	ldr	r2, [sp, #0]
 800fae6:	eba8 0202 	sub.w	r2, r8, r2
 800faea:	4592      	cmp	sl, r2
 800faec:	ddb7      	ble.n	800fa5e <_dtoa_r+0xa56>
 800faee:	4629      	mov	r1, r5
 800faf0:	2300      	movs	r3, #0
 800faf2:	220a      	movs	r2, #10
 800faf4:	4630      	mov	r0, r6
 800faf6:	f000 f877 	bl	800fbe8 <__multadd>
 800fafa:	4605      	mov	r5, r0
 800fafc:	e7ea      	b.n	800fad4 <_dtoa_r+0xacc>
 800fafe:	bf00      	nop
 800fb00:	0801b607 	.word	0x0801b607
 800fb04:	0801b560 	.word	0x0801b560
 800fb08:	0801b584 	.word	0x0801b584

0800fb0c <_localeconv_r>:
 800fb0c:	4800      	ldr	r0, [pc, #0]	; (800fb10 <_localeconv_r+0x4>)
 800fb0e:	4770      	bx	lr
 800fb10:	240004cc 	.word	0x240004cc

0800fb14 <malloc>:
 800fb14:	4b02      	ldr	r3, [pc, #8]	; (800fb20 <malloc+0xc>)
 800fb16:	4601      	mov	r1, r0
 800fb18:	6818      	ldr	r0, [r3, #0]
 800fb1a:	f000 bbe1 	b.w	80102e0 <_malloc_r>
 800fb1e:	bf00      	nop
 800fb20:	24000378 	.word	0x24000378

0800fb24 <_Balloc>:
 800fb24:	b570      	push	{r4, r5, r6, lr}
 800fb26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fb28:	4604      	mov	r4, r0
 800fb2a:	460d      	mov	r5, r1
 800fb2c:	b976      	cbnz	r6, 800fb4c <_Balloc+0x28>
 800fb2e:	2010      	movs	r0, #16
 800fb30:	f7ff fff0 	bl	800fb14 <malloc>
 800fb34:	4602      	mov	r2, r0
 800fb36:	6260      	str	r0, [r4, #36]	; 0x24
 800fb38:	b920      	cbnz	r0, 800fb44 <_Balloc+0x20>
 800fb3a:	4b18      	ldr	r3, [pc, #96]	; (800fb9c <_Balloc+0x78>)
 800fb3c:	4818      	ldr	r0, [pc, #96]	; (800fba0 <_Balloc+0x7c>)
 800fb3e:	2166      	movs	r1, #102	; 0x66
 800fb40:	f000 fd94 	bl	801066c <__assert_func>
 800fb44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fb48:	6006      	str	r6, [r0, #0]
 800fb4a:	60c6      	str	r6, [r0, #12]
 800fb4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fb4e:	68f3      	ldr	r3, [r6, #12]
 800fb50:	b183      	cbz	r3, 800fb74 <_Balloc+0x50>
 800fb52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb54:	68db      	ldr	r3, [r3, #12]
 800fb56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fb5a:	b9b8      	cbnz	r0, 800fb8c <_Balloc+0x68>
 800fb5c:	2101      	movs	r1, #1
 800fb5e:	fa01 f605 	lsl.w	r6, r1, r5
 800fb62:	1d72      	adds	r2, r6, #5
 800fb64:	0092      	lsls	r2, r2, #2
 800fb66:	4620      	mov	r0, r4
 800fb68:	f000 fb5a 	bl	8010220 <_calloc_r>
 800fb6c:	b160      	cbz	r0, 800fb88 <_Balloc+0x64>
 800fb6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fb72:	e00e      	b.n	800fb92 <_Balloc+0x6e>
 800fb74:	2221      	movs	r2, #33	; 0x21
 800fb76:	2104      	movs	r1, #4
 800fb78:	4620      	mov	r0, r4
 800fb7a:	f000 fb51 	bl	8010220 <_calloc_r>
 800fb7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb80:	60f0      	str	r0, [r6, #12]
 800fb82:	68db      	ldr	r3, [r3, #12]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d1e4      	bne.n	800fb52 <_Balloc+0x2e>
 800fb88:	2000      	movs	r0, #0
 800fb8a:	bd70      	pop	{r4, r5, r6, pc}
 800fb8c:	6802      	ldr	r2, [r0, #0]
 800fb8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fb92:	2300      	movs	r3, #0
 800fb94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fb98:	e7f7      	b.n	800fb8a <_Balloc+0x66>
 800fb9a:	bf00      	nop
 800fb9c:	0801b591 	.word	0x0801b591
 800fba0:	0801b618 	.word	0x0801b618

0800fba4 <_Bfree>:
 800fba4:	b570      	push	{r4, r5, r6, lr}
 800fba6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fba8:	4605      	mov	r5, r0
 800fbaa:	460c      	mov	r4, r1
 800fbac:	b976      	cbnz	r6, 800fbcc <_Bfree+0x28>
 800fbae:	2010      	movs	r0, #16
 800fbb0:	f7ff ffb0 	bl	800fb14 <malloc>
 800fbb4:	4602      	mov	r2, r0
 800fbb6:	6268      	str	r0, [r5, #36]	; 0x24
 800fbb8:	b920      	cbnz	r0, 800fbc4 <_Bfree+0x20>
 800fbba:	4b09      	ldr	r3, [pc, #36]	; (800fbe0 <_Bfree+0x3c>)
 800fbbc:	4809      	ldr	r0, [pc, #36]	; (800fbe4 <_Bfree+0x40>)
 800fbbe:	218a      	movs	r1, #138	; 0x8a
 800fbc0:	f000 fd54 	bl	801066c <__assert_func>
 800fbc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbc8:	6006      	str	r6, [r0, #0]
 800fbca:	60c6      	str	r6, [r0, #12]
 800fbcc:	b13c      	cbz	r4, 800fbde <_Bfree+0x3a>
 800fbce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fbd0:	6862      	ldr	r2, [r4, #4]
 800fbd2:	68db      	ldr	r3, [r3, #12]
 800fbd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fbd8:	6021      	str	r1, [r4, #0]
 800fbda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fbde:	bd70      	pop	{r4, r5, r6, pc}
 800fbe0:	0801b591 	.word	0x0801b591
 800fbe4:	0801b618 	.word	0x0801b618

0800fbe8 <__multadd>:
 800fbe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbec:	690e      	ldr	r6, [r1, #16]
 800fbee:	4607      	mov	r7, r0
 800fbf0:	4698      	mov	r8, r3
 800fbf2:	460c      	mov	r4, r1
 800fbf4:	f101 0014 	add.w	r0, r1, #20
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	6805      	ldr	r5, [r0, #0]
 800fbfc:	b2a9      	uxth	r1, r5
 800fbfe:	fb02 8101 	mla	r1, r2, r1, r8
 800fc02:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800fc06:	0c2d      	lsrs	r5, r5, #16
 800fc08:	fb02 c505 	mla	r5, r2, r5, ip
 800fc0c:	b289      	uxth	r1, r1
 800fc0e:	3301      	adds	r3, #1
 800fc10:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800fc14:	429e      	cmp	r6, r3
 800fc16:	f840 1b04 	str.w	r1, [r0], #4
 800fc1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800fc1e:	dcec      	bgt.n	800fbfa <__multadd+0x12>
 800fc20:	f1b8 0f00 	cmp.w	r8, #0
 800fc24:	d022      	beq.n	800fc6c <__multadd+0x84>
 800fc26:	68a3      	ldr	r3, [r4, #8]
 800fc28:	42b3      	cmp	r3, r6
 800fc2a:	dc19      	bgt.n	800fc60 <__multadd+0x78>
 800fc2c:	6861      	ldr	r1, [r4, #4]
 800fc2e:	4638      	mov	r0, r7
 800fc30:	3101      	adds	r1, #1
 800fc32:	f7ff ff77 	bl	800fb24 <_Balloc>
 800fc36:	4605      	mov	r5, r0
 800fc38:	b928      	cbnz	r0, 800fc46 <__multadd+0x5e>
 800fc3a:	4602      	mov	r2, r0
 800fc3c:	4b0d      	ldr	r3, [pc, #52]	; (800fc74 <__multadd+0x8c>)
 800fc3e:	480e      	ldr	r0, [pc, #56]	; (800fc78 <__multadd+0x90>)
 800fc40:	21b5      	movs	r1, #181	; 0xb5
 800fc42:	f000 fd13 	bl	801066c <__assert_func>
 800fc46:	6922      	ldr	r2, [r4, #16]
 800fc48:	3202      	adds	r2, #2
 800fc4a:	f104 010c 	add.w	r1, r4, #12
 800fc4e:	0092      	lsls	r2, r2, #2
 800fc50:	300c      	adds	r0, #12
 800fc52:	f7fe fcb1 	bl	800e5b8 <memcpy>
 800fc56:	4621      	mov	r1, r4
 800fc58:	4638      	mov	r0, r7
 800fc5a:	f7ff ffa3 	bl	800fba4 <_Bfree>
 800fc5e:	462c      	mov	r4, r5
 800fc60:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800fc64:	3601      	adds	r6, #1
 800fc66:	f8c3 8014 	str.w	r8, [r3, #20]
 800fc6a:	6126      	str	r6, [r4, #16]
 800fc6c:	4620      	mov	r0, r4
 800fc6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc72:	bf00      	nop
 800fc74:	0801b607 	.word	0x0801b607
 800fc78:	0801b618 	.word	0x0801b618

0800fc7c <__hi0bits>:
 800fc7c:	0c03      	lsrs	r3, r0, #16
 800fc7e:	041b      	lsls	r3, r3, #16
 800fc80:	b9d3      	cbnz	r3, 800fcb8 <__hi0bits+0x3c>
 800fc82:	0400      	lsls	r0, r0, #16
 800fc84:	2310      	movs	r3, #16
 800fc86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fc8a:	bf04      	itt	eq
 800fc8c:	0200      	lsleq	r0, r0, #8
 800fc8e:	3308      	addeq	r3, #8
 800fc90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fc94:	bf04      	itt	eq
 800fc96:	0100      	lsleq	r0, r0, #4
 800fc98:	3304      	addeq	r3, #4
 800fc9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fc9e:	bf04      	itt	eq
 800fca0:	0080      	lsleq	r0, r0, #2
 800fca2:	3302      	addeq	r3, #2
 800fca4:	2800      	cmp	r0, #0
 800fca6:	db05      	blt.n	800fcb4 <__hi0bits+0x38>
 800fca8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fcac:	f103 0301 	add.w	r3, r3, #1
 800fcb0:	bf08      	it	eq
 800fcb2:	2320      	moveq	r3, #32
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	4770      	bx	lr
 800fcb8:	2300      	movs	r3, #0
 800fcba:	e7e4      	b.n	800fc86 <__hi0bits+0xa>

0800fcbc <__lo0bits>:
 800fcbc:	6803      	ldr	r3, [r0, #0]
 800fcbe:	f013 0207 	ands.w	r2, r3, #7
 800fcc2:	4601      	mov	r1, r0
 800fcc4:	d00b      	beq.n	800fcde <__lo0bits+0x22>
 800fcc6:	07da      	lsls	r2, r3, #31
 800fcc8:	d424      	bmi.n	800fd14 <__lo0bits+0x58>
 800fcca:	0798      	lsls	r0, r3, #30
 800fccc:	bf49      	itett	mi
 800fcce:	085b      	lsrmi	r3, r3, #1
 800fcd0:	089b      	lsrpl	r3, r3, #2
 800fcd2:	2001      	movmi	r0, #1
 800fcd4:	600b      	strmi	r3, [r1, #0]
 800fcd6:	bf5c      	itt	pl
 800fcd8:	600b      	strpl	r3, [r1, #0]
 800fcda:	2002      	movpl	r0, #2
 800fcdc:	4770      	bx	lr
 800fcde:	b298      	uxth	r0, r3
 800fce0:	b9b0      	cbnz	r0, 800fd10 <__lo0bits+0x54>
 800fce2:	0c1b      	lsrs	r3, r3, #16
 800fce4:	2010      	movs	r0, #16
 800fce6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fcea:	bf04      	itt	eq
 800fcec:	0a1b      	lsreq	r3, r3, #8
 800fcee:	3008      	addeq	r0, #8
 800fcf0:	071a      	lsls	r2, r3, #28
 800fcf2:	bf04      	itt	eq
 800fcf4:	091b      	lsreq	r3, r3, #4
 800fcf6:	3004      	addeq	r0, #4
 800fcf8:	079a      	lsls	r2, r3, #30
 800fcfa:	bf04      	itt	eq
 800fcfc:	089b      	lsreq	r3, r3, #2
 800fcfe:	3002      	addeq	r0, #2
 800fd00:	07da      	lsls	r2, r3, #31
 800fd02:	d403      	bmi.n	800fd0c <__lo0bits+0x50>
 800fd04:	085b      	lsrs	r3, r3, #1
 800fd06:	f100 0001 	add.w	r0, r0, #1
 800fd0a:	d005      	beq.n	800fd18 <__lo0bits+0x5c>
 800fd0c:	600b      	str	r3, [r1, #0]
 800fd0e:	4770      	bx	lr
 800fd10:	4610      	mov	r0, r2
 800fd12:	e7e8      	b.n	800fce6 <__lo0bits+0x2a>
 800fd14:	2000      	movs	r0, #0
 800fd16:	4770      	bx	lr
 800fd18:	2020      	movs	r0, #32
 800fd1a:	4770      	bx	lr

0800fd1c <__i2b>:
 800fd1c:	b510      	push	{r4, lr}
 800fd1e:	460c      	mov	r4, r1
 800fd20:	2101      	movs	r1, #1
 800fd22:	f7ff feff 	bl	800fb24 <_Balloc>
 800fd26:	4602      	mov	r2, r0
 800fd28:	b928      	cbnz	r0, 800fd36 <__i2b+0x1a>
 800fd2a:	4b05      	ldr	r3, [pc, #20]	; (800fd40 <__i2b+0x24>)
 800fd2c:	4805      	ldr	r0, [pc, #20]	; (800fd44 <__i2b+0x28>)
 800fd2e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800fd32:	f000 fc9b 	bl	801066c <__assert_func>
 800fd36:	2301      	movs	r3, #1
 800fd38:	6144      	str	r4, [r0, #20]
 800fd3a:	6103      	str	r3, [r0, #16]
 800fd3c:	bd10      	pop	{r4, pc}
 800fd3e:	bf00      	nop
 800fd40:	0801b607 	.word	0x0801b607
 800fd44:	0801b618 	.word	0x0801b618

0800fd48 <__multiply>:
 800fd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd4c:	4614      	mov	r4, r2
 800fd4e:	690a      	ldr	r2, [r1, #16]
 800fd50:	6923      	ldr	r3, [r4, #16]
 800fd52:	429a      	cmp	r2, r3
 800fd54:	bfb8      	it	lt
 800fd56:	460b      	movlt	r3, r1
 800fd58:	460d      	mov	r5, r1
 800fd5a:	bfbc      	itt	lt
 800fd5c:	4625      	movlt	r5, r4
 800fd5e:	461c      	movlt	r4, r3
 800fd60:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800fd64:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fd68:	68ab      	ldr	r3, [r5, #8]
 800fd6a:	6869      	ldr	r1, [r5, #4]
 800fd6c:	eb0a 0709 	add.w	r7, sl, r9
 800fd70:	42bb      	cmp	r3, r7
 800fd72:	b085      	sub	sp, #20
 800fd74:	bfb8      	it	lt
 800fd76:	3101      	addlt	r1, #1
 800fd78:	f7ff fed4 	bl	800fb24 <_Balloc>
 800fd7c:	b930      	cbnz	r0, 800fd8c <__multiply+0x44>
 800fd7e:	4602      	mov	r2, r0
 800fd80:	4b42      	ldr	r3, [pc, #264]	; (800fe8c <__multiply+0x144>)
 800fd82:	4843      	ldr	r0, [pc, #268]	; (800fe90 <__multiply+0x148>)
 800fd84:	f240 115d 	movw	r1, #349	; 0x15d
 800fd88:	f000 fc70 	bl	801066c <__assert_func>
 800fd8c:	f100 0614 	add.w	r6, r0, #20
 800fd90:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800fd94:	4633      	mov	r3, r6
 800fd96:	2200      	movs	r2, #0
 800fd98:	4543      	cmp	r3, r8
 800fd9a:	d31e      	bcc.n	800fdda <__multiply+0x92>
 800fd9c:	f105 0c14 	add.w	ip, r5, #20
 800fda0:	f104 0314 	add.w	r3, r4, #20
 800fda4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800fda8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800fdac:	9202      	str	r2, [sp, #8]
 800fdae:	ebac 0205 	sub.w	r2, ip, r5
 800fdb2:	3a15      	subs	r2, #21
 800fdb4:	f022 0203 	bic.w	r2, r2, #3
 800fdb8:	3204      	adds	r2, #4
 800fdba:	f105 0115 	add.w	r1, r5, #21
 800fdbe:	458c      	cmp	ip, r1
 800fdc0:	bf38      	it	cc
 800fdc2:	2204      	movcc	r2, #4
 800fdc4:	9201      	str	r2, [sp, #4]
 800fdc6:	9a02      	ldr	r2, [sp, #8]
 800fdc8:	9303      	str	r3, [sp, #12]
 800fdca:	429a      	cmp	r2, r3
 800fdcc:	d808      	bhi.n	800fde0 <__multiply+0x98>
 800fdce:	2f00      	cmp	r7, #0
 800fdd0:	dc55      	bgt.n	800fe7e <__multiply+0x136>
 800fdd2:	6107      	str	r7, [r0, #16]
 800fdd4:	b005      	add	sp, #20
 800fdd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdda:	f843 2b04 	str.w	r2, [r3], #4
 800fdde:	e7db      	b.n	800fd98 <__multiply+0x50>
 800fde0:	f8b3 a000 	ldrh.w	sl, [r3]
 800fde4:	f1ba 0f00 	cmp.w	sl, #0
 800fde8:	d020      	beq.n	800fe2c <__multiply+0xe4>
 800fdea:	f105 0e14 	add.w	lr, r5, #20
 800fdee:	46b1      	mov	r9, r6
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800fdf6:	f8d9 b000 	ldr.w	fp, [r9]
 800fdfa:	b2a1      	uxth	r1, r4
 800fdfc:	fa1f fb8b 	uxth.w	fp, fp
 800fe00:	fb0a b101 	mla	r1, sl, r1, fp
 800fe04:	4411      	add	r1, r2
 800fe06:	f8d9 2000 	ldr.w	r2, [r9]
 800fe0a:	0c24      	lsrs	r4, r4, #16
 800fe0c:	0c12      	lsrs	r2, r2, #16
 800fe0e:	fb0a 2404 	mla	r4, sl, r4, r2
 800fe12:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800fe16:	b289      	uxth	r1, r1
 800fe18:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800fe1c:	45f4      	cmp	ip, lr
 800fe1e:	f849 1b04 	str.w	r1, [r9], #4
 800fe22:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800fe26:	d8e4      	bhi.n	800fdf2 <__multiply+0xaa>
 800fe28:	9901      	ldr	r1, [sp, #4]
 800fe2a:	5072      	str	r2, [r6, r1]
 800fe2c:	9a03      	ldr	r2, [sp, #12]
 800fe2e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fe32:	3304      	adds	r3, #4
 800fe34:	f1b9 0f00 	cmp.w	r9, #0
 800fe38:	d01f      	beq.n	800fe7a <__multiply+0x132>
 800fe3a:	6834      	ldr	r4, [r6, #0]
 800fe3c:	f105 0114 	add.w	r1, r5, #20
 800fe40:	46b6      	mov	lr, r6
 800fe42:	f04f 0a00 	mov.w	sl, #0
 800fe46:	880a      	ldrh	r2, [r1, #0]
 800fe48:	f8be b002 	ldrh.w	fp, [lr, #2]
 800fe4c:	fb09 b202 	mla	r2, r9, r2, fp
 800fe50:	4492      	add	sl, r2
 800fe52:	b2a4      	uxth	r4, r4
 800fe54:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800fe58:	f84e 4b04 	str.w	r4, [lr], #4
 800fe5c:	f851 4b04 	ldr.w	r4, [r1], #4
 800fe60:	f8be 2000 	ldrh.w	r2, [lr]
 800fe64:	0c24      	lsrs	r4, r4, #16
 800fe66:	fb09 2404 	mla	r4, r9, r4, r2
 800fe6a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800fe6e:	458c      	cmp	ip, r1
 800fe70:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fe74:	d8e7      	bhi.n	800fe46 <__multiply+0xfe>
 800fe76:	9a01      	ldr	r2, [sp, #4]
 800fe78:	50b4      	str	r4, [r6, r2]
 800fe7a:	3604      	adds	r6, #4
 800fe7c:	e7a3      	b.n	800fdc6 <__multiply+0x7e>
 800fe7e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d1a5      	bne.n	800fdd2 <__multiply+0x8a>
 800fe86:	3f01      	subs	r7, #1
 800fe88:	e7a1      	b.n	800fdce <__multiply+0x86>
 800fe8a:	bf00      	nop
 800fe8c:	0801b607 	.word	0x0801b607
 800fe90:	0801b618 	.word	0x0801b618

0800fe94 <__pow5mult>:
 800fe94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe98:	4615      	mov	r5, r2
 800fe9a:	f012 0203 	ands.w	r2, r2, #3
 800fe9e:	4606      	mov	r6, r0
 800fea0:	460f      	mov	r7, r1
 800fea2:	d007      	beq.n	800feb4 <__pow5mult+0x20>
 800fea4:	4c25      	ldr	r4, [pc, #148]	; (800ff3c <__pow5mult+0xa8>)
 800fea6:	3a01      	subs	r2, #1
 800fea8:	2300      	movs	r3, #0
 800feaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800feae:	f7ff fe9b 	bl	800fbe8 <__multadd>
 800feb2:	4607      	mov	r7, r0
 800feb4:	10ad      	asrs	r5, r5, #2
 800feb6:	d03d      	beq.n	800ff34 <__pow5mult+0xa0>
 800feb8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800feba:	b97c      	cbnz	r4, 800fedc <__pow5mult+0x48>
 800febc:	2010      	movs	r0, #16
 800febe:	f7ff fe29 	bl	800fb14 <malloc>
 800fec2:	4602      	mov	r2, r0
 800fec4:	6270      	str	r0, [r6, #36]	; 0x24
 800fec6:	b928      	cbnz	r0, 800fed4 <__pow5mult+0x40>
 800fec8:	4b1d      	ldr	r3, [pc, #116]	; (800ff40 <__pow5mult+0xac>)
 800feca:	481e      	ldr	r0, [pc, #120]	; (800ff44 <__pow5mult+0xb0>)
 800fecc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800fed0:	f000 fbcc 	bl	801066c <__assert_func>
 800fed4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fed8:	6004      	str	r4, [r0, #0]
 800feda:	60c4      	str	r4, [r0, #12]
 800fedc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fee0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fee4:	b94c      	cbnz	r4, 800fefa <__pow5mult+0x66>
 800fee6:	f240 2171 	movw	r1, #625	; 0x271
 800feea:	4630      	mov	r0, r6
 800feec:	f7ff ff16 	bl	800fd1c <__i2b>
 800fef0:	2300      	movs	r3, #0
 800fef2:	f8c8 0008 	str.w	r0, [r8, #8]
 800fef6:	4604      	mov	r4, r0
 800fef8:	6003      	str	r3, [r0, #0]
 800fefa:	f04f 0900 	mov.w	r9, #0
 800fefe:	07eb      	lsls	r3, r5, #31
 800ff00:	d50a      	bpl.n	800ff18 <__pow5mult+0x84>
 800ff02:	4639      	mov	r1, r7
 800ff04:	4622      	mov	r2, r4
 800ff06:	4630      	mov	r0, r6
 800ff08:	f7ff ff1e 	bl	800fd48 <__multiply>
 800ff0c:	4639      	mov	r1, r7
 800ff0e:	4680      	mov	r8, r0
 800ff10:	4630      	mov	r0, r6
 800ff12:	f7ff fe47 	bl	800fba4 <_Bfree>
 800ff16:	4647      	mov	r7, r8
 800ff18:	106d      	asrs	r5, r5, #1
 800ff1a:	d00b      	beq.n	800ff34 <__pow5mult+0xa0>
 800ff1c:	6820      	ldr	r0, [r4, #0]
 800ff1e:	b938      	cbnz	r0, 800ff30 <__pow5mult+0x9c>
 800ff20:	4622      	mov	r2, r4
 800ff22:	4621      	mov	r1, r4
 800ff24:	4630      	mov	r0, r6
 800ff26:	f7ff ff0f 	bl	800fd48 <__multiply>
 800ff2a:	6020      	str	r0, [r4, #0]
 800ff2c:	f8c0 9000 	str.w	r9, [r0]
 800ff30:	4604      	mov	r4, r0
 800ff32:	e7e4      	b.n	800fefe <__pow5mult+0x6a>
 800ff34:	4638      	mov	r0, r7
 800ff36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff3a:	bf00      	nop
 800ff3c:	0801b768 	.word	0x0801b768
 800ff40:	0801b591 	.word	0x0801b591
 800ff44:	0801b618 	.word	0x0801b618

0800ff48 <__lshift>:
 800ff48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff4c:	460c      	mov	r4, r1
 800ff4e:	6849      	ldr	r1, [r1, #4]
 800ff50:	6923      	ldr	r3, [r4, #16]
 800ff52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ff56:	68a3      	ldr	r3, [r4, #8]
 800ff58:	4607      	mov	r7, r0
 800ff5a:	4691      	mov	r9, r2
 800ff5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff60:	f108 0601 	add.w	r6, r8, #1
 800ff64:	42b3      	cmp	r3, r6
 800ff66:	db0b      	blt.n	800ff80 <__lshift+0x38>
 800ff68:	4638      	mov	r0, r7
 800ff6a:	f7ff fddb 	bl	800fb24 <_Balloc>
 800ff6e:	4605      	mov	r5, r0
 800ff70:	b948      	cbnz	r0, 800ff86 <__lshift+0x3e>
 800ff72:	4602      	mov	r2, r0
 800ff74:	4b28      	ldr	r3, [pc, #160]	; (8010018 <__lshift+0xd0>)
 800ff76:	4829      	ldr	r0, [pc, #164]	; (801001c <__lshift+0xd4>)
 800ff78:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ff7c:	f000 fb76 	bl	801066c <__assert_func>
 800ff80:	3101      	adds	r1, #1
 800ff82:	005b      	lsls	r3, r3, #1
 800ff84:	e7ee      	b.n	800ff64 <__lshift+0x1c>
 800ff86:	2300      	movs	r3, #0
 800ff88:	f100 0114 	add.w	r1, r0, #20
 800ff8c:	f100 0210 	add.w	r2, r0, #16
 800ff90:	4618      	mov	r0, r3
 800ff92:	4553      	cmp	r3, sl
 800ff94:	db33      	blt.n	800fffe <__lshift+0xb6>
 800ff96:	6920      	ldr	r0, [r4, #16]
 800ff98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff9c:	f104 0314 	add.w	r3, r4, #20
 800ffa0:	f019 091f 	ands.w	r9, r9, #31
 800ffa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ffa8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ffac:	d02b      	beq.n	8010006 <__lshift+0xbe>
 800ffae:	f1c9 0e20 	rsb	lr, r9, #32
 800ffb2:	468a      	mov	sl, r1
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	6818      	ldr	r0, [r3, #0]
 800ffb8:	fa00 f009 	lsl.w	r0, r0, r9
 800ffbc:	4302      	orrs	r2, r0
 800ffbe:	f84a 2b04 	str.w	r2, [sl], #4
 800ffc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffc6:	459c      	cmp	ip, r3
 800ffc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800ffcc:	d8f3      	bhi.n	800ffb6 <__lshift+0x6e>
 800ffce:	ebac 0304 	sub.w	r3, ip, r4
 800ffd2:	3b15      	subs	r3, #21
 800ffd4:	f023 0303 	bic.w	r3, r3, #3
 800ffd8:	3304      	adds	r3, #4
 800ffda:	f104 0015 	add.w	r0, r4, #21
 800ffde:	4584      	cmp	ip, r0
 800ffe0:	bf38      	it	cc
 800ffe2:	2304      	movcc	r3, #4
 800ffe4:	50ca      	str	r2, [r1, r3]
 800ffe6:	b10a      	cbz	r2, 800ffec <__lshift+0xa4>
 800ffe8:	f108 0602 	add.w	r6, r8, #2
 800ffec:	3e01      	subs	r6, #1
 800ffee:	4638      	mov	r0, r7
 800fff0:	612e      	str	r6, [r5, #16]
 800fff2:	4621      	mov	r1, r4
 800fff4:	f7ff fdd6 	bl	800fba4 <_Bfree>
 800fff8:	4628      	mov	r0, r5
 800fffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fffe:	f842 0f04 	str.w	r0, [r2, #4]!
 8010002:	3301      	adds	r3, #1
 8010004:	e7c5      	b.n	800ff92 <__lshift+0x4a>
 8010006:	3904      	subs	r1, #4
 8010008:	f853 2b04 	ldr.w	r2, [r3], #4
 801000c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010010:	459c      	cmp	ip, r3
 8010012:	d8f9      	bhi.n	8010008 <__lshift+0xc0>
 8010014:	e7ea      	b.n	800ffec <__lshift+0xa4>
 8010016:	bf00      	nop
 8010018:	0801b607 	.word	0x0801b607
 801001c:	0801b618 	.word	0x0801b618

08010020 <__mcmp>:
 8010020:	b530      	push	{r4, r5, lr}
 8010022:	6902      	ldr	r2, [r0, #16]
 8010024:	690c      	ldr	r4, [r1, #16]
 8010026:	1b12      	subs	r2, r2, r4
 8010028:	d10e      	bne.n	8010048 <__mcmp+0x28>
 801002a:	f100 0314 	add.w	r3, r0, #20
 801002e:	3114      	adds	r1, #20
 8010030:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010034:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010038:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801003c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010040:	42a5      	cmp	r5, r4
 8010042:	d003      	beq.n	801004c <__mcmp+0x2c>
 8010044:	d305      	bcc.n	8010052 <__mcmp+0x32>
 8010046:	2201      	movs	r2, #1
 8010048:	4610      	mov	r0, r2
 801004a:	bd30      	pop	{r4, r5, pc}
 801004c:	4283      	cmp	r3, r0
 801004e:	d3f3      	bcc.n	8010038 <__mcmp+0x18>
 8010050:	e7fa      	b.n	8010048 <__mcmp+0x28>
 8010052:	f04f 32ff 	mov.w	r2, #4294967295
 8010056:	e7f7      	b.n	8010048 <__mcmp+0x28>

08010058 <__mdiff>:
 8010058:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801005c:	460c      	mov	r4, r1
 801005e:	4606      	mov	r6, r0
 8010060:	4611      	mov	r1, r2
 8010062:	4620      	mov	r0, r4
 8010064:	4617      	mov	r7, r2
 8010066:	f7ff ffdb 	bl	8010020 <__mcmp>
 801006a:	1e05      	subs	r5, r0, #0
 801006c:	d110      	bne.n	8010090 <__mdiff+0x38>
 801006e:	4629      	mov	r1, r5
 8010070:	4630      	mov	r0, r6
 8010072:	f7ff fd57 	bl	800fb24 <_Balloc>
 8010076:	b930      	cbnz	r0, 8010086 <__mdiff+0x2e>
 8010078:	4b39      	ldr	r3, [pc, #228]	; (8010160 <__mdiff+0x108>)
 801007a:	4602      	mov	r2, r0
 801007c:	f240 2132 	movw	r1, #562	; 0x232
 8010080:	4838      	ldr	r0, [pc, #224]	; (8010164 <__mdiff+0x10c>)
 8010082:	f000 faf3 	bl	801066c <__assert_func>
 8010086:	2301      	movs	r3, #1
 8010088:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801008c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010090:	bfa4      	itt	ge
 8010092:	463b      	movge	r3, r7
 8010094:	4627      	movge	r7, r4
 8010096:	4630      	mov	r0, r6
 8010098:	6879      	ldr	r1, [r7, #4]
 801009a:	bfa6      	itte	ge
 801009c:	461c      	movge	r4, r3
 801009e:	2500      	movge	r5, #0
 80100a0:	2501      	movlt	r5, #1
 80100a2:	f7ff fd3f 	bl	800fb24 <_Balloc>
 80100a6:	b920      	cbnz	r0, 80100b2 <__mdiff+0x5a>
 80100a8:	4b2d      	ldr	r3, [pc, #180]	; (8010160 <__mdiff+0x108>)
 80100aa:	4602      	mov	r2, r0
 80100ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80100b0:	e7e6      	b.n	8010080 <__mdiff+0x28>
 80100b2:	693e      	ldr	r6, [r7, #16]
 80100b4:	60c5      	str	r5, [r0, #12]
 80100b6:	6925      	ldr	r5, [r4, #16]
 80100b8:	f107 0114 	add.w	r1, r7, #20
 80100bc:	f104 0914 	add.w	r9, r4, #20
 80100c0:	f100 0e14 	add.w	lr, r0, #20
 80100c4:	f107 0210 	add.w	r2, r7, #16
 80100c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80100cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80100d0:	46f2      	mov	sl, lr
 80100d2:	2700      	movs	r7, #0
 80100d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80100d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80100dc:	fa1f f883 	uxth.w	r8, r3
 80100e0:	fa17 f78b 	uxtah	r7, r7, fp
 80100e4:	0c1b      	lsrs	r3, r3, #16
 80100e6:	eba7 0808 	sub.w	r8, r7, r8
 80100ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80100ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80100f2:	fa1f f888 	uxth.w	r8, r8
 80100f6:	141f      	asrs	r7, r3, #16
 80100f8:	454d      	cmp	r5, r9
 80100fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80100fe:	f84a 3b04 	str.w	r3, [sl], #4
 8010102:	d8e7      	bhi.n	80100d4 <__mdiff+0x7c>
 8010104:	1b2b      	subs	r3, r5, r4
 8010106:	3b15      	subs	r3, #21
 8010108:	f023 0303 	bic.w	r3, r3, #3
 801010c:	3304      	adds	r3, #4
 801010e:	3415      	adds	r4, #21
 8010110:	42a5      	cmp	r5, r4
 8010112:	bf38      	it	cc
 8010114:	2304      	movcc	r3, #4
 8010116:	4419      	add	r1, r3
 8010118:	4473      	add	r3, lr
 801011a:	469e      	mov	lr, r3
 801011c:	460d      	mov	r5, r1
 801011e:	4565      	cmp	r5, ip
 8010120:	d30e      	bcc.n	8010140 <__mdiff+0xe8>
 8010122:	f10c 0203 	add.w	r2, ip, #3
 8010126:	1a52      	subs	r2, r2, r1
 8010128:	f022 0203 	bic.w	r2, r2, #3
 801012c:	3903      	subs	r1, #3
 801012e:	458c      	cmp	ip, r1
 8010130:	bf38      	it	cc
 8010132:	2200      	movcc	r2, #0
 8010134:	441a      	add	r2, r3
 8010136:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801013a:	b17b      	cbz	r3, 801015c <__mdiff+0x104>
 801013c:	6106      	str	r6, [r0, #16]
 801013e:	e7a5      	b.n	801008c <__mdiff+0x34>
 8010140:	f855 8b04 	ldr.w	r8, [r5], #4
 8010144:	fa17 f488 	uxtah	r4, r7, r8
 8010148:	1422      	asrs	r2, r4, #16
 801014a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801014e:	b2a4      	uxth	r4, r4
 8010150:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010154:	f84e 4b04 	str.w	r4, [lr], #4
 8010158:	1417      	asrs	r7, r2, #16
 801015a:	e7e0      	b.n	801011e <__mdiff+0xc6>
 801015c:	3e01      	subs	r6, #1
 801015e:	e7ea      	b.n	8010136 <__mdiff+0xde>
 8010160:	0801b607 	.word	0x0801b607
 8010164:	0801b618 	.word	0x0801b618

08010168 <__d2b>:
 8010168:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801016c:	4689      	mov	r9, r1
 801016e:	2101      	movs	r1, #1
 8010170:	ec57 6b10 	vmov	r6, r7, d0
 8010174:	4690      	mov	r8, r2
 8010176:	f7ff fcd5 	bl	800fb24 <_Balloc>
 801017a:	4604      	mov	r4, r0
 801017c:	b930      	cbnz	r0, 801018c <__d2b+0x24>
 801017e:	4602      	mov	r2, r0
 8010180:	4b25      	ldr	r3, [pc, #148]	; (8010218 <__d2b+0xb0>)
 8010182:	4826      	ldr	r0, [pc, #152]	; (801021c <__d2b+0xb4>)
 8010184:	f240 310a 	movw	r1, #778	; 0x30a
 8010188:	f000 fa70 	bl	801066c <__assert_func>
 801018c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010190:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010194:	bb35      	cbnz	r5, 80101e4 <__d2b+0x7c>
 8010196:	2e00      	cmp	r6, #0
 8010198:	9301      	str	r3, [sp, #4]
 801019a:	d028      	beq.n	80101ee <__d2b+0x86>
 801019c:	4668      	mov	r0, sp
 801019e:	9600      	str	r6, [sp, #0]
 80101a0:	f7ff fd8c 	bl	800fcbc <__lo0bits>
 80101a4:	9900      	ldr	r1, [sp, #0]
 80101a6:	b300      	cbz	r0, 80101ea <__d2b+0x82>
 80101a8:	9a01      	ldr	r2, [sp, #4]
 80101aa:	f1c0 0320 	rsb	r3, r0, #32
 80101ae:	fa02 f303 	lsl.w	r3, r2, r3
 80101b2:	430b      	orrs	r3, r1
 80101b4:	40c2      	lsrs	r2, r0
 80101b6:	6163      	str	r3, [r4, #20]
 80101b8:	9201      	str	r2, [sp, #4]
 80101ba:	9b01      	ldr	r3, [sp, #4]
 80101bc:	61a3      	str	r3, [r4, #24]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	bf14      	ite	ne
 80101c2:	2202      	movne	r2, #2
 80101c4:	2201      	moveq	r2, #1
 80101c6:	6122      	str	r2, [r4, #16]
 80101c8:	b1d5      	cbz	r5, 8010200 <__d2b+0x98>
 80101ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80101ce:	4405      	add	r5, r0
 80101d0:	f8c9 5000 	str.w	r5, [r9]
 80101d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80101d8:	f8c8 0000 	str.w	r0, [r8]
 80101dc:	4620      	mov	r0, r4
 80101de:	b003      	add	sp, #12
 80101e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80101e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80101e8:	e7d5      	b.n	8010196 <__d2b+0x2e>
 80101ea:	6161      	str	r1, [r4, #20]
 80101ec:	e7e5      	b.n	80101ba <__d2b+0x52>
 80101ee:	a801      	add	r0, sp, #4
 80101f0:	f7ff fd64 	bl	800fcbc <__lo0bits>
 80101f4:	9b01      	ldr	r3, [sp, #4]
 80101f6:	6163      	str	r3, [r4, #20]
 80101f8:	2201      	movs	r2, #1
 80101fa:	6122      	str	r2, [r4, #16]
 80101fc:	3020      	adds	r0, #32
 80101fe:	e7e3      	b.n	80101c8 <__d2b+0x60>
 8010200:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010204:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010208:	f8c9 0000 	str.w	r0, [r9]
 801020c:	6918      	ldr	r0, [r3, #16]
 801020e:	f7ff fd35 	bl	800fc7c <__hi0bits>
 8010212:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010216:	e7df      	b.n	80101d8 <__d2b+0x70>
 8010218:	0801b607 	.word	0x0801b607
 801021c:	0801b618 	.word	0x0801b618

08010220 <_calloc_r>:
 8010220:	b513      	push	{r0, r1, r4, lr}
 8010222:	434a      	muls	r2, r1
 8010224:	4611      	mov	r1, r2
 8010226:	9201      	str	r2, [sp, #4]
 8010228:	f000 f85a 	bl	80102e0 <_malloc_r>
 801022c:	4604      	mov	r4, r0
 801022e:	b118      	cbz	r0, 8010238 <_calloc_r+0x18>
 8010230:	9a01      	ldr	r2, [sp, #4]
 8010232:	2100      	movs	r1, #0
 8010234:	f7fe f9ce 	bl	800e5d4 <memset>
 8010238:	4620      	mov	r0, r4
 801023a:	b002      	add	sp, #8
 801023c:	bd10      	pop	{r4, pc}
	...

08010240 <_free_r>:
 8010240:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010242:	2900      	cmp	r1, #0
 8010244:	d048      	beq.n	80102d8 <_free_r+0x98>
 8010246:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801024a:	9001      	str	r0, [sp, #4]
 801024c:	2b00      	cmp	r3, #0
 801024e:	f1a1 0404 	sub.w	r4, r1, #4
 8010252:	bfb8      	it	lt
 8010254:	18e4      	addlt	r4, r4, r3
 8010256:	f000 fa65 	bl	8010724 <__malloc_lock>
 801025a:	4a20      	ldr	r2, [pc, #128]	; (80102dc <_free_r+0x9c>)
 801025c:	9801      	ldr	r0, [sp, #4]
 801025e:	6813      	ldr	r3, [r2, #0]
 8010260:	4615      	mov	r5, r2
 8010262:	b933      	cbnz	r3, 8010272 <_free_r+0x32>
 8010264:	6063      	str	r3, [r4, #4]
 8010266:	6014      	str	r4, [r2, #0]
 8010268:	b003      	add	sp, #12
 801026a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801026e:	f000 ba5f 	b.w	8010730 <__malloc_unlock>
 8010272:	42a3      	cmp	r3, r4
 8010274:	d90b      	bls.n	801028e <_free_r+0x4e>
 8010276:	6821      	ldr	r1, [r4, #0]
 8010278:	1862      	adds	r2, r4, r1
 801027a:	4293      	cmp	r3, r2
 801027c:	bf04      	itt	eq
 801027e:	681a      	ldreq	r2, [r3, #0]
 8010280:	685b      	ldreq	r3, [r3, #4]
 8010282:	6063      	str	r3, [r4, #4]
 8010284:	bf04      	itt	eq
 8010286:	1852      	addeq	r2, r2, r1
 8010288:	6022      	streq	r2, [r4, #0]
 801028a:	602c      	str	r4, [r5, #0]
 801028c:	e7ec      	b.n	8010268 <_free_r+0x28>
 801028e:	461a      	mov	r2, r3
 8010290:	685b      	ldr	r3, [r3, #4]
 8010292:	b10b      	cbz	r3, 8010298 <_free_r+0x58>
 8010294:	42a3      	cmp	r3, r4
 8010296:	d9fa      	bls.n	801028e <_free_r+0x4e>
 8010298:	6811      	ldr	r1, [r2, #0]
 801029a:	1855      	adds	r5, r2, r1
 801029c:	42a5      	cmp	r5, r4
 801029e:	d10b      	bne.n	80102b8 <_free_r+0x78>
 80102a0:	6824      	ldr	r4, [r4, #0]
 80102a2:	4421      	add	r1, r4
 80102a4:	1854      	adds	r4, r2, r1
 80102a6:	42a3      	cmp	r3, r4
 80102a8:	6011      	str	r1, [r2, #0]
 80102aa:	d1dd      	bne.n	8010268 <_free_r+0x28>
 80102ac:	681c      	ldr	r4, [r3, #0]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	6053      	str	r3, [r2, #4]
 80102b2:	4421      	add	r1, r4
 80102b4:	6011      	str	r1, [r2, #0]
 80102b6:	e7d7      	b.n	8010268 <_free_r+0x28>
 80102b8:	d902      	bls.n	80102c0 <_free_r+0x80>
 80102ba:	230c      	movs	r3, #12
 80102bc:	6003      	str	r3, [r0, #0]
 80102be:	e7d3      	b.n	8010268 <_free_r+0x28>
 80102c0:	6825      	ldr	r5, [r4, #0]
 80102c2:	1961      	adds	r1, r4, r5
 80102c4:	428b      	cmp	r3, r1
 80102c6:	bf04      	itt	eq
 80102c8:	6819      	ldreq	r1, [r3, #0]
 80102ca:	685b      	ldreq	r3, [r3, #4]
 80102cc:	6063      	str	r3, [r4, #4]
 80102ce:	bf04      	itt	eq
 80102d0:	1949      	addeq	r1, r1, r5
 80102d2:	6021      	streq	r1, [r4, #0]
 80102d4:	6054      	str	r4, [r2, #4]
 80102d6:	e7c7      	b.n	8010268 <_free_r+0x28>
 80102d8:	b003      	add	sp, #12
 80102da:	bd30      	pop	{r4, r5, pc}
 80102dc:	24000894 	.word	0x24000894

080102e0 <_malloc_r>:
 80102e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102e2:	1ccd      	adds	r5, r1, #3
 80102e4:	f025 0503 	bic.w	r5, r5, #3
 80102e8:	3508      	adds	r5, #8
 80102ea:	2d0c      	cmp	r5, #12
 80102ec:	bf38      	it	cc
 80102ee:	250c      	movcc	r5, #12
 80102f0:	2d00      	cmp	r5, #0
 80102f2:	4606      	mov	r6, r0
 80102f4:	db01      	blt.n	80102fa <_malloc_r+0x1a>
 80102f6:	42a9      	cmp	r1, r5
 80102f8:	d903      	bls.n	8010302 <_malloc_r+0x22>
 80102fa:	230c      	movs	r3, #12
 80102fc:	6033      	str	r3, [r6, #0]
 80102fe:	2000      	movs	r0, #0
 8010300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010302:	f000 fa0f 	bl	8010724 <__malloc_lock>
 8010306:	4921      	ldr	r1, [pc, #132]	; (801038c <_malloc_r+0xac>)
 8010308:	680a      	ldr	r2, [r1, #0]
 801030a:	4614      	mov	r4, r2
 801030c:	b99c      	cbnz	r4, 8010336 <_malloc_r+0x56>
 801030e:	4f20      	ldr	r7, [pc, #128]	; (8010390 <_malloc_r+0xb0>)
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	b923      	cbnz	r3, 801031e <_malloc_r+0x3e>
 8010314:	4621      	mov	r1, r4
 8010316:	4630      	mov	r0, r6
 8010318:	f000 f998 	bl	801064c <_sbrk_r>
 801031c:	6038      	str	r0, [r7, #0]
 801031e:	4629      	mov	r1, r5
 8010320:	4630      	mov	r0, r6
 8010322:	f000 f993 	bl	801064c <_sbrk_r>
 8010326:	1c43      	adds	r3, r0, #1
 8010328:	d123      	bne.n	8010372 <_malloc_r+0x92>
 801032a:	230c      	movs	r3, #12
 801032c:	6033      	str	r3, [r6, #0]
 801032e:	4630      	mov	r0, r6
 8010330:	f000 f9fe 	bl	8010730 <__malloc_unlock>
 8010334:	e7e3      	b.n	80102fe <_malloc_r+0x1e>
 8010336:	6823      	ldr	r3, [r4, #0]
 8010338:	1b5b      	subs	r3, r3, r5
 801033a:	d417      	bmi.n	801036c <_malloc_r+0x8c>
 801033c:	2b0b      	cmp	r3, #11
 801033e:	d903      	bls.n	8010348 <_malloc_r+0x68>
 8010340:	6023      	str	r3, [r4, #0]
 8010342:	441c      	add	r4, r3
 8010344:	6025      	str	r5, [r4, #0]
 8010346:	e004      	b.n	8010352 <_malloc_r+0x72>
 8010348:	6863      	ldr	r3, [r4, #4]
 801034a:	42a2      	cmp	r2, r4
 801034c:	bf0c      	ite	eq
 801034e:	600b      	streq	r3, [r1, #0]
 8010350:	6053      	strne	r3, [r2, #4]
 8010352:	4630      	mov	r0, r6
 8010354:	f000 f9ec 	bl	8010730 <__malloc_unlock>
 8010358:	f104 000b 	add.w	r0, r4, #11
 801035c:	1d23      	adds	r3, r4, #4
 801035e:	f020 0007 	bic.w	r0, r0, #7
 8010362:	1ac2      	subs	r2, r0, r3
 8010364:	d0cc      	beq.n	8010300 <_malloc_r+0x20>
 8010366:	1a1b      	subs	r3, r3, r0
 8010368:	50a3      	str	r3, [r4, r2]
 801036a:	e7c9      	b.n	8010300 <_malloc_r+0x20>
 801036c:	4622      	mov	r2, r4
 801036e:	6864      	ldr	r4, [r4, #4]
 8010370:	e7cc      	b.n	801030c <_malloc_r+0x2c>
 8010372:	1cc4      	adds	r4, r0, #3
 8010374:	f024 0403 	bic.w	r4, r4, #3
 8010378:	42a0      	cmp	r0, r4
 801037a:	d0e3      	beq.n	8010344 <_malloc_r+0x64>
 801037c:	1a21      	subs	r1, r4, r0
 801037e:	4630      	mov	r0, r6
 8010380:	f000 f964 	bl	801064c <_sbrk_r>
 8010384:	3001      	adds	r0, #1
 8010386:	d1dd      	bne.n	8010344 <_malloc_r+0x64>
 8010388:	e7cf      	b.n	801032a <_malloc_r+0x4a>
 801038a:	bf00      	nop
 801038c:	24000894 	.word	0x24000894
 8010390:	24000898 	.word	0x24000898

08010394 <__ssputs_r>:
 8010394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010398:	688e      	ldr	r6, [r1, #8]
 801039a:	429e      	cmp	r6, r3
 801039c:	4682      	mov	sl, r0
 801039e:	460c      	mov	r4, r1
 80103a0:	4690      	mov	r8, r2
 80103a2:	461f      	mov	r7, r3
 80103a4:	d838      	bhi.n	8010418 <__ssputs_r+0x84>
 80103a6:	898a      	ldrh	r2, [r1, #12]
 80103a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80103ac:	d032      	beq.n	8010414 <__ssputs_r+0x80>
 80103ae:	6825      	ldr	r5, [r4, #0]
 80103b0:	6909      	ldr	r1, [r1, #16]
 80103b2:	eba5 0901 	sub.w	r9, r5, r1
 80103b6:	6965      	ldr	r5, [r4, #20]
 80103b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80103bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80103c0:	3301      	adds	r3, #1
 80103c2:	444b      	add	r3, r9
 80103c4:	106d      	asrs	r5, r5, #1
 80103c6:	429d      	cmp	r5, r3
 80103c8:	bf38      	it	cc
 80103ca:	461d      	movcc	r5, r3
 80103cc:	0553      	lsls	r3, r2, #21
 80103ce:	d531      	bpl.n	8010434 <__ssputs_r+0xa0>
 80103d0:	4629      	mov	r1, r5
 80103d2:	f7ff ff85 	bl	80102e0 <_malloc_r>
 80103d6:	4606      	mov	r6, r0
 80103d8:	b950      	cbnz	r0, 80103f0 <__ssputs_r+0x5c>
 80103da:	230c      	movs	r3, #12
 80103dc:	f8ca 3000 	str.w	r3, [sl]
 80103e0:	89a3      	ldrh	r3, [r4, #12]
 80103e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80103e6:	81a3      	strh	r3, [r4, #12]
 80103e8:	f04f 30ff 	mov.w	r0, #4294967295
 80103ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103f0:	6921      	ldr	r1, [r4, #16]
 80103f2:	464a      	mov	r2, r9
 80103f4:	f7fe f8e0 	bl	800e5b8 <memcpy>
 80103f8:	89a3      	ldrh	r3, [r4, #12]
 80103fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80103fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010402:	81a3      	strh	r3, [r4, #12]
 8010404:	6126      	str	r6, [r4, #16]
 8010406:	6165      	str	r5, [r4, #20]
 8010408:	444e      	add	r6, r9
 801040a:	eba5 0509 	sub.w	r5, r5, r9
 801040e:	6026      	str	r6, [r4, #0]
 8010410:	60a5      	str	r5, [r4, #8]
 8010412:	463e      	mov	r6, r7
 8010414:	42be      	cmp	r6, r7
 8010416:	d900      	bls.n	801041a <__ssputs_r+0x86>
 8010418:	463e      	mov	r6, r7
 801041a:	4632      	mov	r2, r6
 801041c:	6820      	ldr	r0, [r4, #0]
 801041e:	4641      	mov	r1, r8
 8010420:	f000 f966 	bl	80106f0 <memmove>
 8010424:	68a3      	ldr	r3, [r4, #8]
 8010426:	6822      	ldr	r2, [r4, #0]
 8010428:	1b9b      	subs	r3, r3, r6
 801042a:	4432      	add	r2, r6
 801042c:	60a3      	str	r3, [r4, #8]
 801042e:	6022      	str	r2, [r4, #0]
 8010430:	2000      	movs	r0, #0
 8010432:	e7db      	b.n	80103ec <__ssputs_r+0x58>
 8010434:	462a      	mov	r2, r5
 8010436:	f000 f981 	bl	801073c <_realloc_r>
 801043a:	4606      	mov	r6, r0
 801043c:	2800      	cmp	r0, #0
 801043e:	d1e1      	bne.n	8010404 <__ssputs_r+0x70>
 8010440:	6921      	ldr	r1, [r4, #16]
 8010442:	4650      	mov	r0, sl
 8010444:	f7ff fefc 	bl	8010240 <_free_r>
 8010448:	e7c7      	b.n	80103da <__ssputs_r+0x46>
	...

0801044c <_svfiprintf_r>:
 801044c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010450:	4698      	mov	r8, r3
 8010452:	898b      	ldrh	r3, [r1, #12]
 8010454:	061b      	lsls	r3, r3, #24
 8010456:	b09d      	sub	sp, #116	; 0x74
 8010458:	4607      	mov	r7, r0
 801045a:	460d      	mov	r5, r1
 801045c:	4614      	mov	r4, r2
 801045e:	d50e      	bpl.n	801047e <_svfiprintf_r+0x32>
 8010460:	690b      	ldr	r3, [r1, #16]
 8010462:	b963      	cbnz	r3, 801047e <_svfiprintf_r+0x32>
 8010464:	2140      	movs	r1, #64	; 0x40
 8010466:	f7ff ff3b 	bl	80102e0 <_malloc_r>
 801046a:	6028      	str	r0, [r5, #0]
 801046c:	6128      	str	r0, [r5, #16]
 801046e:	b920      	cbnz	r0, 801047a <_svfiprintf_r+0x2e>
 8010470:	230c      	movs	r3, #12
 8010472:	603b      	str	r3, [r7, #0]
 8010474:	f04f 30ff 	mov.w	r0, #4294967295
 8010478:	e0d1      	b.n	801061e <_svfiprintf_r+0x1d2>
 801047a:	2340      	movs	r3, #64	; 0x40
 801047c:	616b      	str	r3, [r5, #20]
 801047e:	2300      	movs	r3, #0
 8010480:	9309      	str	r3, [sp, #36]	; 0x24
 8010482:	2320      	movs	r3, #32
 8010484:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010488:	f8cd 800c 	str.w	r8, [sp, #12]
 801048c:	2330      	movs	r3, #48	; 0x30
 801048e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010638 <_svfiprintf_r+0x1ec>
 8010492:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010496:	f04f 0901 	mov.w	r9, #1
 801049a:	4623      	mov	r3, r4
 801049c:	469a      	mov	sl, r3
 801049e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104a2:	b10a      	cbz	r2, 80104a8 <_svfiprintf_r+0x5c>
 80104a4:	2a25      	cmp	r2, #37	; 0x25
 80104a6:	d1f9      	bne.n	801049c <_svfiprintf_r+0x50>
 80104a8:	ebba 0b04 	subs.w	fp, sl, r4
 80104ac:	d00b      	beq.n	80104c6 <_svfiprintf_r+0x7a>
 80104ae:	465b      	mov	r3, fp
 80104b0:	4622      	mov	r2, r4
 80104b2:	4629      	mov	r1, r5
 80104b4:	4638      	mov	r0, r7
 80104b6:	f7ff ff6d 	bl	8010394 <__ssputs_r>
 80104ba:	3001      	adds	r0, #1
 80104bc:	f000 80aa 	beq.w	8010614 <_svfiprintf_r+0x1c8>
 80104c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104c2:	445a      	add	r2, fp
 80104c4:	9209      	str	r2, [sp, #36]	; 0x24
 80104c6:	f89a 3000 	ldrb.w	r3, [sl]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	f000 80a2 	beq.w	8010614 <_svfiprintf_r+0x1c8>
 80104d0:	2300      	movs	r3, #0
 80104d2:	f04f 32ff 	mov.w	r2, #4294967295
 80104d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80104da:	f10a 0a01 	add.w	sl, sl, #1
 80104de:	9304      	str	r3, [sp, #16]
 80104e0:	9307      	str	r3, [sp, #28]
 80104e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80104e6:	931a      	str	r3, [sp, #104]	; 0x68
 80104e8:	4654      	mov	r4, sl
 80104ea:	2205      	movs	r2, #5
 80104ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104f0:	4851      	ldr	r0, [pc, #324]	; (8010638 <_svfiprintf_r+0x1ec>)
 80104f2:	f7ef fefd 	bl	80002f0 <memchr>
 80104f6:	9a04      	ldr	r2, [sp, #16]
 80104f8:	b9d8      	cbnz	r0, 8010532 <_svfiprintf_r+0xe6>
 80104fa:	06d0      	lsls	r0, r2, #27
 80104fc:	bf44      	itt	mi
 80104fe:	2320      	movmi	r3, #32
 8010500:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010504:	0711      	lsls	r1, r2, #28
 8010506:	bf44      	itt	mi
 8010508:	232b      	movmi	r3, #43	; 0x2b
 801050a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801050e:	f89a 3000 	ldrb.w	r3, [sl]
 8010512:	2b2a      	cmp	r3, #42	; 0x2a
 8010514:	d015      	beq.n	8010542 <_svfiprintf_r+0xf6>
 8010516:	9a07      	ldr	r2, [sp, #28]
 8010518:	4654      	mov	r4, sl
 801051a:	2000      	movs	r0, #0
 801051c:	f04f 0c0a 	mov.w	ip, #10
 8010520:	4621      	mov	r1, r4
 8010522:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010526:	3b30      	subs	r3, #48	; 0x30
 8010528:	2b09      	cmp	r3, #9
 801052a:	d94e      	bls.n	80105ca <_svfiprintf_r+0x17e>
 801052c:	b1b0      	cbz	r0, 801055c <_svfiprintf_r+0x110>
 801052e:	9207      	str	r2, [sp, #28]
 8010530:	e014      	b.n	801055c <_svfiprintf_r+0x110>
 8010532:	eba0 0308 	sub.w	r3, r0, r8
 8010536:	fa09 f303 	lsl.w	r3, r9, r3
 801053a:	4313      	orrs	r3, r2
 801053c:	9304      	str	r3, [sp, #16]
 801053e:	46a2      	mov	sl, r4
 8010540:	e7d2      	b.n	80104e8 <_svfiprintf_r+0x9c>
 8010542:	9b03      	ldr	r3, [sp, #12]
 8010544:	1d19      	adds	r1, r3, #4
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	9103      	str	r1, [sp, #12]
 801054a:	2b00      	cmp	r3, #0
 801054c:	bfbb      	ittet	lt
 801054e:	425b      	neglt	r3, r3
 8010550:	f042 0202 	orrlt.w	r2, r2, #2
 8010554:	9307      	strge	r3, [sp, #28]
 8010556:	9307      	strlt	r3, [sp, #28]
 8010558:	bfb8      	it	lt
 801055a:	9204      	strlt	r2, [sp, #16]
 801055c:	7823      	ldrb	r3, [r4, #0]
 801055e:	2b2e      	cmp	r3, #46	; 0x2e
 8010560:	d10c      	bne.n	801057c <_svfiprintf_r+0x130>
 8010562:	7863      	ldrb	r3, [r4, #1]
 8010564:	2b2a      	cmp	r3, #42	; 0x2a
 8010566:	d135      	bne.n	80105d4 <_svfiprintf_r+0x188>
 8010568:	9b03      	ldr	r3, [sp, #12]
 801056a:	1d1a      	adds	r2, r3, #4
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	9203      	str	r2, [sp, #12]
 8010570:	2b00      	cmp	r3, #0
 8010572:	bfb8      	it	lt
 8010574:	f04f 33ff 	movlt.w	r3, #4294967295
 8010578:	3402      	adds	r4, #2
 801057a:	9305      	str	r3, [sp, #20]
 801057c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010648 <_svfiprintf_r+0x1fc>
 8010580:	7821      	ldrb	r1, [r4, #0]
 8010582:	2203      	movs	r2, #3
 8010584:	4650      	mov	r0, sl
 8010586:	f7ef feb3 	bl	80002f0 <memchr>
 801058a:	b140      	cbz	r0, 801059e <_svfiprintf_r+0x152>
 801058c:	2340      	movs	r3, #64	; 0x40
 801058e:	eba0 000a 	sub.w	r0, r0, sl
 8010592:	fa03 f000 	lsl.w	r0, r3, r0
 8010596:	9b04      	ldr	r3, [sp, #16]
 8010598:	4303      	orrs	r3, r0
 801059a:	3401      	adds	r4, #1
 801059c:	9304      	str	r3, [sp, #16]
 801059e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105a2:	4826      	ldr	r0, [pc, #152]	; (801063c <_svfiprintf_r+0x1f0>)
 80105a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80105a8:	2206      	movs	r2, #6
 80105aa:	f7ef fea1 	bl	80002f0 <memchr>
 80105ae:	2800      	cmp	r0, #0
 80105b0:	d038      	beq.n	8010624 <_svfiprintf_r+0x1d8>
 80105b2:	4b23      	ldr	r3, [pc, #140]	; (8010640 <_svfiprintf_r+0x1f4>)
 80105b4:	bb1b      	cbnz	r3, 80105fe <_svfiprintf_r+0x1b2>
 80105b6:	9b03      	ldr	r3, [sp, #12]
 80105b8:	3307      	adds	r3, #7
 80105ba:	f023 0307 	bic.w	r3, r3, #7
 80105be:	3308      	adds	r3, #8
 80105c0:	9303      	str	r3, [sp, #12]
 80105c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105c4:	4433      	add	r3, r6
 80105c6:	9309      	str	r3, [sp, #36]	; 0x24
 80105c8:	e767      	b.n	801049a <_svfiprintf_r+0x4e>
 80105ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80105ce:	460c      	mov	r4, r1
 80105d0:	2001      	movs	r0, #1
 80105d2:	e7a5      	b.n	8010520 <_svfiprintf_r+0xd4>
 80105d4:	2300      	movs	r3, #0
 80105d6:	3401      	adds	r4, #1
 80105d8:	9305      	str	r3, [sp, #20]
 80105da:	4619      	mov	r1, r3
 80105dc:	f04f 0c0a 	mov.w	ip, #10
 80105e0:	4620      	mov	r0, r4
 80105e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80105e6:	3a30      	subs	r2, #48	; 0x30
 80105e8:	2a09      	cmp	r2, #9
 80105ea:	d903      	bls.n	80105f4 <_svfiprintf_r+0x1a8>
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d0c5      	beq.n	801057c <_svfiprintf_r+0x130>
 80105f0:	9105      	str	r1, [sp, #20]
 80105f2:	e7c3      	b.n	801057c <_svfiprintf_r+0x130>
 80105f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80105f8:	4604      	mov	r4, r0
 80105fa:	2301      	movs	r3, #1
 80105fc:	e7f0      	b.n	80105e0 <_svfiprintf_r+0x194>
 80105fe:	ab03      	add	r3, sp, #12
 8010600:	9300      	str	r3, [sp, #0]
 8010602:	462a      	mov	r2, r5
 8010604:	4b0f      	ldr	r3, [pc, #60]	; (8010644 <_svfiprintf_r+0x1f8>)
 8010606:	a904      	add	r1, sp, #16
 8010608:	4638      	mov	r0, r7
 801060a:	f7fe f87d 	bl	800e708 <_printf_float>
 801060e:	1c42      	adds	r2, r0, #1
 8010610:	4606      	mov	r6, r0
 8010612:	d1d6      	bne.n	80105c2 <_svfiprintf_r+0x176>
 8010614:	89ab      	ldrh	r3, [r5, #12]
 8010616:	065b      	lsls	r3, r3, #25
 8010618:	f53f af2c 	bmi.w	8010474 <_svfiprintf_r+0x28>
 801061c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801061e:	b01d      	add	sp, #116	; 0x74
 8010620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010624:	ab03      	add	r3, sp, #12
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	462a      	mov	r2, r5
 801062a:	4b06      	ldr	r3, [pc, #24]	; (8010644 <_svfiprintf_r+0x1f8>)
 801062c:	a904      	add	r1, sp, #16
 801062e:	4638      	mov	r0, r7
 8010630:	f7fe faf6 	bl	800ec20 <_printf_i>
 8010634:	e7eb      	b.n	801060e <_svfiprintf_r+0x1c2>
 8010636:	bf00      	nop
 8010638:	0801b774 	.word	0x0801b774
 801063c:	0801b77e 	.word	0x0801b77e
 8010640:	0800e709 	.word	0x0800e709
 8010644:	08010395 	.word	0x08010395
 8010648:	0801b77a 	.word	0x0801b77a

0801064c <_sbrk_r>:
 801064c:	b538      	push	{r3, r4, r5, lr}
 801064e:	4d06      	ldr	r5, [pc, #24]	; (8010668 <_sbrk_r+0x1c>)
 8010650:	2300      	movs	r3, #0
 8010652:	4604      	mov	r4, r0
 8010654:	4608      	mov	r0, r1
 8010656:	602b      	str	r3, [r5, #0]
 8010658:	f7f3 fc7a 	bl	8003f50 <_sbrk>
 801065c:	1c43      	adds	r3, r0, #1
 801065e:	d102      	bne.n	8010666 <_sbrk_r+0x1a>
 8010660:	682b      	ldr	r3, [r5, #0]
 8010662:	b103      	cbz	r3, 8010666 <_sbrk_r+0x1a>
 8010664:	6023      	str	r3, [r4, #0]
 8010666:	bd38      	pop	{r3, r4, r5, pc}
 8010668:	24010b08 	.word	0x24010b08

0801066c <__assert_func>:
 801066c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801066e:	4614      	mov	r4, r2
 8010670:	461a      	mov	r2, r3
 8010672:	4b09      	ldr	r3, [pc, #36]	; (8010698 <__assert_func+0x2c>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	4605      	mov	r5, r0
 8010678:	68d8      	ldr	r0, [r3, #12]
 801067a:	b14c      	cbz	r4, 8010690 <__assert_func+0x24>
 801067c:	4b07      	ldr	r3, [pc, #28]	; (801069c <__assert_func+0x30>)
 801067e:	9100      	str	r1, [sp, #0]
 8010680:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010684:	4906      	ldr	r1, [pc, #24]	; (80106a0 <__assert_func+0x34>)
 8010686:	462b      	mov	r3, r5
 8010688:	f000 f80e 	bl	80106a8 <fiprintf>
 801068c:	f000 faa4 	bl	8010bd8 <abort>
 8010690:	4b04      	ldr	r3, [pc, #16]	; (80106a4 <__assert_func+0x38>)
 8010692:	461c      	mov	r4, r3
 8010694:	e7f3      	b.n	801067e <__assert_func+0x12>
 8010696:	bf00      	nop
 8010698:	24000378 	.word	0x24000378
 801069c:	0801b785 	.word	0x0801b785
 80106a0:	0801b792 	.word	0x0801b792
 80106a4:	0801b7c0 	.word	0x0801b7c0

080106a8 <fiprintf>:
 80106a8:	b40e      	push	{r1, r2, r3}
 80106aa:	b503      	push	{r0, r1, lr}
 80106ac:	4601      	mov	r1, r0
 80106ae:	ab03      	add	r3, sp, #12
 80106b0:	4805      	ldr	r0, [pc, #20]	; (80106c8 <fiprintf+0x20>)
 80106b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80106b6:	6800      	ldr	r0, [r0, #0]
 80106b8:	9301      	str	r3, [sp, #4]
 80106ba:	f000 f88f 	bl	80107dc <_vfiprintf_r>
 80106be:	b002      	add	sp, #8
 80106c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80106c4:	b003      	add	sp, #12
 80106c6:	4770      	bx	lr
 80106c8:	24000378 	.word	0x24000378

080106cc <__ascii_mbtowc>:
 80106cc:	b082      	sub	sp, #8
 80106ce:	b901      	cbnz	r1, 80106d2 <__ascii_mbtowc+0x6>
 80106d0:	a901      	add	r1, sp, #4
 80106d2:	b142      	cbz	r2, 80106e6 <__ascii_mbtowc+0x1a>
 80106d4:	b14b      	cbz	r3, 80106ea <__ascii_mbtowc+0x1e>
 80106d6:	7813      	ldrb	r3, [r2, #0]
 80106d8:	600b      	str	r3, [r1, #0]
 80106da:	7812      	ldrb	r2, [r2, #0]
 80106dc:	1e10      	subs	r0, r2, #0
 80106de:	bf18      	it	ne
 80106e0:	2001      	movne	r0, #1
 80106e2:	b002      	add	sp, #8
 80106e4:	4770      	bx	lr
 80106e6:	4610      	mov	r0, r2
 80106e8:	e7fb      	b.n	80106e2 <__ascii_mbtowc+0x16>
 80106ea:	f06f 0001 	mvn.w	r0, #1
 80106ee:	e7f8      	b.n	80106e2 <__ascii_mbtowc+0x16>

080106f0 <memmove>:
 80106f0:	4288      	cmp	r0, r1
 80106f2:	b510      	push	{r4, lr}
 80106f4:	eb01 0402 	add.w	r4, r1, r2
 80106f8:	d902      	bls.n	8010700 <memmove+0x10>
 80106fa:	4284      	cmp	r4, r0
 80106fc:	4623      	mov	r3, r4
 80106fe:	d807      	bhi.n	8010710 <memmove+0x20>
 8010700:	1e43      	subs	r3, r0, #1
 8010702:	42a1      	cmp	r1, r4
 8010704:	d008      	beq.n	8010718 <memmove+0x28>
 8010706:	f811 2b01 	ldrb.w	r2, [r1], #1
 801070a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801070e:	e7f8      	b.n	8010702 <memmove+0x12>
 8010710:	4402      	add	r2, r0
 8010712:	4601      	mov	r1, r0
 8010714:	428a      	cmp	r2, r1
 8010716:	d100      	bne.n	801071a <memmove+0x2a>
 8010718:	bd10      	pop	{r4, pc}
 801071a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801071e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010722:	e7f7      	b.n	8010714 <memmove+0x24>

08010724 <__malloc_lock>:
 8010724:	4801      	ldr	r0, [pc, #4]	; (801072c <__malloc_lock+0x8>)
 8010726:	f000 bc17 	b.w	8010f58 <__retarget_lock_acquire_recursive>
 801072a:	bf00      	nop
 801072c:	24010b10 	.word	0x24010b10

08010730 <__malloc_unlock>:
 8010730:	4801      	ldr	r0, [pc, #4]	; (8010738 <__malloc_unlock+0x8>)
 8010732:	f000 bc12 	b.w	8010f5a <__retarget_lock_release_recursive>
 8010736:	bf00      	nop
 8010738:	24010b10 	.word	0x24010b10

0801073c <_realloc_r>:
 801073c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801073e:	4607      	mov	r7, r0
 8010740:	4614      	mov	r4, r2
 8010742:	460e      	mov	r6, r1
 8010744:	b921      	cbnz	r1, 8010750 <_realloc_r+0x14>
 8010746:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801074a:	4611      	mov	r1, r2
 801074c:	f7ff bdc8 	b.w	80102e0 <_malloc_r>
 8010750:	b922      	cbnz	r2, 801075c <_realloc_r+0x20>
 8010752:	f7ff fd75 	bl	8010240 <_free_r>
 8010756:	4625      	mov	r5, r4
 8010758:	4628      	mov	r0, r5
 801075a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801075c:	f000 fc62 	bl	8011024 <_malloc_usable_size_r>
 8010760:	42a0      	cmp	r0, r4
 8010762:	d20f      	bcs.n	8010784 <_realloc_r+0x48>
 8010764:	4621      	mov	r1, r4
 8010766:	4638      	mov	r0, r7
 8010768:	f7ff fdba 	bl	80102e0 <_malloc_r>
 801076c:	4605      	mov	r5, r0
 801076e:	2800      	cmp	r0, #0
 8010770:	d0f2      	beq.n	8010758 <_realloc_r+0x1c>
 8010772:	4631      	mov	r1, r6
 8010774:	4622      	mov	r2, r4
 8010776:	f7fd ff1f 	bl	800e5b8 <memcpy>
 801077a:	4631      	mov	r1, r6
 801077c:	4638      	mov	r0, r7
 801077e:	f7ff fd5f 	bl	8010240 <_free_r>
 8010782:	e7e9      	b.n	8010758 <_realloc_r+0x1c>
 8010784:	4635      	mov	r5, r6
 8010786:	e7e7      	b.n	8010758 <_realloc_r+0x1c>

08010788 <__sfputc_r>:
 8010788:	6893      	ldr	r3, [r2, #8]
 801078a:	3b01      	subs	r3, #1
 801078c:	2b00      	cmp	r3, #0
 801078e:	b410      	push	{r4}
 8010790:	6093      	str	r3, [r2, #8]
 8010792:	da08      	bge.n	80107a6 <__sfputc_r+0x1e>
 8010794:	6994      	ldr	r4, [r2, #24]
 8010796:	42a3      	cmp	r3, r4
 8010798:	db01      	blt.n	801079e <__sfputc_r+0x16>
 801079a:	290a      	cmp	r1, #10
 801079c:	d103      	bne.n	80107a6 <__sfputc_r+0x1e>
 801079e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107a2:	f000 b94b 	b.w	8010a3c <__swbuf_r>
 80107a6:	6813      	ldr	r3, [r2, #0]
 80107a8:	1c58      	adds	r0, r3, #1
 80107aa:	6010      	str	r0, [r2, #0]
 80107ac:	7019      	strb	r1, [r3, #0]
 80107ae:	4608      	mov	r0, r1
 80107b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107b4:	4770      	bx	lr

080107b6 <__sfputs_r>:
 80107b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107b8:	4606      	mov	r6, r0
 80107ba:	460f      	mov	r7, r1
 80107bc:	4614      	mov	r4, r2
 80107be:	18d5      	adds	r5, r2, r3
 80107c0:	42ac      	cmp	r4, r5
 80107c2:	d101      	bne.n	80107c8 <__sfputs_r+0x12>
 80107c4:	2000      	movs	r0, #0
 80107c6:	e007      	b.n	80107d8 <__sfputs_r+0x22>
 80107c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107cc:	463a      	mov	r2, r7
 80107ce:	4630      	mov	r0, r6
 80107d0:	f7ff ffda 	bl	8010788 <__sfputc_r>
 80107d4:	1c43      	adds	r3, r0, #1
 80107d6:	d1f3      	bne.n	80107c0 <__sfputs_r+0xa>
 80107d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080107dc <_vfiprintf_r>:
 80107dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107e0:	460d      	mov	r5, r1
 80107e2:	b09d      	sub	sp, #116	; 0x74
 80107e4:	4614      	mov	r4, r2
 80107e6:	4698      	mov	r8, r3
 80107e8:	4606      	mov	r6, r0
 80107ea:	b118      	cbz	r0, 80107f4 <_vfiprintf_r+0x18>
 80107ec:	6983      	ldr	r3, [r0, #24]
 80107ee:	b90b      	cbnz	r3, 80107f4 <_vfiprintf_r+0x18>
 80107f0:	f000 fb14 	bl	8010e1c <__sinit>
 80107f4:	4b89      	ldr	r3, [pc, #548]	; (8010a1c <_vfiprintf_r+0x240>)
 80107f6:	429d      	cmp	r5, r3
 80107f8:	d11b      	bne.n	8010832 <_vfiprintf_r+0x56>
 80107fa:	6875      	ldr	r5, [r6, #4]
 80107fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80107fe:	07d9      	lsls	r1, r3, #31
 8010800:	d405      	bmi.n	801080e <_vfiprintf_r+0x32>
 8010802:	89ab      	ldrh	r3, [r5, #12]
 8010804:	059a      	lsls	r2, r3, #22
 8010806:	d402      	bmi.n	801080e <_vfiprintf_r+0x32>
 8010808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801080a:	f000 fba5 	bl	8010f58 <__retarget_lock_acquire_recursive>
 801080e:	89ab      	ldrh	r3, [r5, #12]
 8010810:	071b      	lsls	r3, r3, #28
 8010812:	d501      	bpl.n	8010818 <_vfiprintf_r+0x3c>
 8010814:	692b      	ldr	r3, [r5, #16]
 8010816:	b9eb      	cbnz	r3, 8010854 <_vfiprintf_r+0x78>
 8010818:	4629      	mov	r1, r5
 801081a:	4630      	mov	r0, r6
 801081c:	f000 f96e 	bl	8010afc <__swsetup_r>
 8010820:	b1c0      	cbz	r0, 8010854 <_vfiprintf_r+0x78>
 8010822:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010824:	07dc      	lsls	r4, r3, #31
 8010826:	d50e      	bpl.n	8010846 <_vfiprintf_r+0x6a>
 8010828:	f04f 30ff 	mov.w	r0, #4294967295
 801082c:	b01d      	add	sp, #116	; 0x74
 801082e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010832:	4b7b      	ldr	r3, [pc, #492]	; (8010a20 <_vfiprintf_r+0x244>)
 8010834:	429d      	cmp	r5, r3
 8010836:	d101      	bne.n	801083c <_vfiprintf_r+0x60>
 8010838:	68b5      	ldr	r5, [r6, #8]
 801083a:	e7df      	b.n	80107fc <_vfiprintf_r+0x20>
 801083c:	4b79      	ldr	r3, [pc, #484]	; (8010a24 <_vfiprintf_r+0x248>)
 801083e:	429d      	cmp	r5, r3
 8010840:	bf08      	it	eq
 8010842:	68f5      	ldreq	r5, [r6, #12]
 8010844:	e7da      	b.n	80107fc <_vfiprintf_r+0x20>
 8010846:	89ab      	ldrh	r3, [r5, #12]
 8010848:	0598      	lsls	r0, r3, #22
 801084a:	d4ed      	bmi.n	8010828 <_vfiprintf_r+0x4c>
 801084c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801084e:	f000 fb84 	bl	8010f5a <__retarget_lock_release_recursive>
 8010852:	e7e9      	b.n	8010828 <_vfiprintf_r+0x4c>
 8010854:	2300      	movs	r3, #0
 8010856:	9309      	str	r3, [sp, #36]	; 0x24
 8010858:	2320      	movs	r3, #32
 801085a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801085e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010862:	2330      	movs	r3, #48	; 0x30
 8010864:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010a28 <_vfiprintf_r+0x24c>
 8010868:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801086c:	f04f 0901 	mov.w	r9, #1
 8010870:	4623      	mov	r3, r4
 8010872:	469a      	mov	sl, r3
 8010874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010878:	b10a      	cbz	r2, 801087e <_vfiprintf_r+0xa2>
 801087a:	2a25      	cmp	r2, #37	; 0x25
 801087c:	d1f9      	bne.n	8010872 <_vfiprintf_r+0x96>
 801087e:	ebba 0b04 	subs.w	fp, sl, r4
 8010882:	d00b      	beq.n	801089c <_vfiprintf_r+0xc0>
 8010884:	465b      	mov	r3, fp
 8010886:	4622      	mov	r2, r4
 8010888:	4629      	mov	r1, r5
 801088a:	4630      	mov	r0, r6
 801088c:	f7ff ff93 	bl	80107b6 <__sfputs_r>
 8010890:	3001      	adds	r0, #1
 8010892:	f000 80aa 	beq.w	80109ea <_vfiprintf_r+0x20e>
 8010896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010898:	445a      	add	r2, fp
 801089a:	9209      	str	r2, [sp, #36]	; 0x24
 801089c:	f89a 3000 	ldrb.w	r3, [sl]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	f000 80a2 	beq.w	80109ea <_vfiprintf_r+0x20e>
 80108a6:	2300      	movs	r3, #0
 80108a8:	f04f 32ff 	mov.w	r2, #4294967295
 80108ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108b0:	f10a 0a01 	add.w	sl, sl, #1
 80108b4:	9304      	str	r3, [sp, #16]
 80108b6:	9307      	str	r3, [sp, #28]
 80108b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80108bc:	931a      	str	r3, [sp, #104]	; 0x68
 80108be:	4654      	mov	r4, sl
 80108c0:	2205      	movs	r2, #5
 80108c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108c6:	4858      	ldr	r0, [pc, #352]	; (8010a28 <_vfiprintf_r+0x24c>)
 80108c8:	f7ef fd12 	bl	80002f0 <memchr>
 80108cc:	9a04      	ldr	r2, [sp, #16]
 80108ce:	b9d8      	cbnz	r0, 8010908 <_vfiprintf_r+0x12c>
 80108d0:	06d1      	lsls	r1, r2, #27
 80108d2:	bf44      	itt	mi
 80108d4:	2320      	movmi	r3, #32
 80108d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80108da:	0713      	lsls	r3, r2, #28
 80108dc:	bf44      	itt	mi
 80108de:	232b      	movmi	r3, #43	; 0x2b
 80108e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80108e4:	f89a 3000 	ldrb.w	r3, [sl]
 80108e8:	2b2a      	cmp	r3, #42	; 0x2a
 80108ea:	d015      	beq.n	8010918 <_vfiprintf_r+0x13c>
 80108ec:	9a07      	ldr	r2, [sp, #28]
 80108ee:	4654      	mov	r4, sl
 80108f0:	2000      	movs	r0, #0
 80108f2:	f04f 0c0a 	mov.w	ip, #10
 80108f6:	4621      	mov	r1, r4
 80108f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108fc:	3b30      	subs	r3, #48	; 0x30
 80108fe:	2b09      	cmp	r3, #9
 8010900:	d94e      	bls.n	80109a0 <_vfiprintf_r+0x1c4>
 8010902:	b1b0      	cbz	r0, 8010932 <_vfiprintf_r+0x156>
 8010904:	9207      	str	r2, [sp, #28]
 8010906:	e014      	b.n	8010932 <_vfiprintf_r+0x156>
 8010908:	eba0 0308 	sub.w	r3, r0, r8
 801090c:	fa09 f303 	lsl.w	r3, r9, r3
 8010910:	4313      	orrs	r3, r2
 8010912:	9304      	str	r3, [sp, #16]
 8010914:	46a2      	mov	sl, r4
 8010916:	e7d2      	b.n	80108be <_vfiprintf_r+0xe2>
 8010918:	9b03      	ldr	r3, [sp, #12]
 801091a:	1d19      	adds	r1, r3, #4
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	9103      	str	r1, [sp, #12]
 8010920:	2b00      	cmp	r3, #0
 8010922:	bfbb      	ittet	lt
 8010924:	425b      	neglt	r3, r3
 8010926:	f042 0202 	orrlt.w	r2, r2, #2
 801092a:	9307      	strge	r3, [sp, #28]
 801092c:	9307      	strlt	r3, [sp, #28]
 801092e:	bfb8      	it	lt
 8010930:	9204      	strlt	r2, [sp, #16]
 8010932:	7823      	ldrb	r3, [r4, #0]
 8010934:	2b2e      	cmp	r3, #46	; 0x2e
 8010936:	d10c      	bne.n	8010952 <_vfiprintf_r+0x176>
 8010938:	7863      	ldrb	r3, [r4, #1]
 801093a:	2b2a      	cmp	r3, #42	; 0x2a
 801093c:	d135      	bne.n	80109aa <_vfiprintf_r+0x1ce>
 801093e:	9b03      	ldr	r3, [sp, #12]
 8010940:	1d1a      	adds	r2, r3, #4
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	9203      	str	r2, [sp, #12]
 8010946:	2b00      	cmp	r3, #0
 8010948:	bfb8      	it	lt
 801094a:	f04f 33ff 	movlt.w	r3, #4294967295
 801094e:	3402      	adds	r4, #2
 8010950:	9305      	str	r3, [sp, #20]
 8010952:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010a38 <_vfiprintf_r+0x25c>
 8010956:	7821      	ldrb	r1, [r4, #0]
 8010958:	2203      	movs	r2, #3
 801095a:	4650      	mov	r0, sl
 801095c:	f7ef fcc8 	bl	80002f0 <memchr>
 8010960:	b140      	cbz	r0, 8010974 <_vfiprintf_r+0x198>
 8010962:	2340      	movs	r3, #64	; 0x40
 8010964:	eba0 000a 	sub.w	r0, r0, sl
 8010968:	fa03 f000 	lsl.w	r0, r3, r0
 801096c:	9b04      	ldr	r3, [sp, #16]
 801096e:	4303      	orrs	r3, r0
 8010970:	3401      	adds	r4, #1
 8010972:	9304      	str	r3, [sp, #16]
 8010974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010978:	482c      	ldr	r0, [pc, #176]	; (8010a2c <_vfiprintf_r+0x250>)
 801097a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801097e:	2206      	movs	r2, #6
 8010980:	f7ef fcb6 	bl	80002f0 <memchr>
 8010984:	2800      	cmp	r0, #0
 8010986:	d03f      	beq.n	8010a08 <_vfiprintf_r+0x22c>
 8010988:	4b29      	ldr	r3, [pc, #164]	; (8010a30 <_vfiprintf_r+0x254>)
 801098a:	bb1b      	cbnz	r3, 80109d4 <_vfiprintf_r+0x1f8>
 801098c:	9b03      	ldr	r3, [sp, #12]
 801098e:	3307      	adds	r3, #7
 8010990:	f023 0307 	bic.w	r3, r3, #7
 8010994:	3308      	adds	r3, #8
 8010996:	9303      	str	r3, [sp, #12]
 8010998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801099a:	443b      	add	r3, r7
 801099c:	9309      	str	r3, [sp, #36]	; 0x24
 801099e:	e767      	b.n	8010870 <_vfiprintf_r+0x94>
 80109a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80109a4:	460c      	mov	r4, r1
 80109a6:	2001      	movs	r0, #1
 80109a8:	e7a5      	b.n	80108f6 <_vfiprintf_r+0x11a>
 80109aa:	2300      	movs	r3, #0
 80109ac:	3401      	adds	r4, #1
 80109ae:	9305      	str	r3, [sp, #20]
 80109b0:	4619      	mov	r1, r3
 80109b2:	f04f 0c0a 	mov.w	ip, #10
 80109b6:	4620      	mov	r0, r4
 80109b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109bc:	3a30      	subs	r2, #48	; 0x30
 80109be:	2a09      	cmp	r2, #9
 80109c0:	d903      	bls.n	80109ca <_vfiprintf_r+0x1ee>
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d0c5      	beq.n	8010952 <_vfiprintf_r+0x176>
 80109c6:	9105      	str	r1, [sp, #20]
 80109c8:	e7c3      	b.n	8010952 <_vfiprintf_r+0x176>
 80109ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80109ce:	4604      	mov	r4, r0
 80109d0:	2301      	movs	r3, #1
 80109d2:	e7f0      	b.n	80109b6 <_vfiprintf_r+0x1da>
 80109d4:	ab03      	add	r3, sp, #12
 80109d6:	9300      	str	r3, [sp, #0]
 80109d8:	462a      	mov	r2, r5
 80109da:	4b16      	ldr	r3, [pc, #88]	; (8010a34 <_vfiprintf_r+0x258>)
 80109dc:	a904      	add	r1, sp, #16
 80109de:	4630      	mov	r0, r6
 80109e0:	f7fd fe92 	bl	800e708 <_printf_float>
 80109e4:	4607      	mov	r7, r0
 80109e6:	1c78      	adds	r0, r7, #1
 80109e8:	d1d6      	bne.n	8010998 <_vfiprintf_r+0x1bc>
 80109ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109ec:	07d9      	lsls	r1, r3, #31
 80109ee:	d405      	bmi.n	80109fc <_vfiprintf_r+0x220>
 80109f0:	89ab      	ldrh	r3, [r5, #12]
 80109f2:	059a      	lsls	r2, r3, #22
 80109f4:	d402      	bmi.n	80109fc <_vfiprintf_r+0x220>
 80109f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109f8:	f000 faaf 	bl	8010f5a <__retarget_lock_release_recursive>
 80109fc:	89ab      	ldrh	r3, [r5, #12]
 80109fe:	065b      	lsls	r3, r3, #25
 8010a00:	f53f af12 	bmi.w	8010828 <_vfiprintf_r+0x4c>
 8010a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a06:	e711      	b.n	801082c <_vfiprintf_r+0x50>
 8010a08:	ab03      	add	r3, sp, #12
 8010a0a:	9300      	str	r3, [sp, #0]
 8010a0c:	462a      	mov	r2, r5
 8010a0e:	4b09      	ldr	r3, [pc, #36]	; (8010a34 <_vfiprintf_r+0x258>)
 8010a10:	a904      	add	r1, sp, #16
 8010a12:	4630      	mov	r0, r6
 8010a14:	f7fe f904 	bl	800ec20 <_printf_i>
 8010a18:	e7e4      	b.n	80109e4 <_vfiprintf_r+0x208>
 8010a1a:	bf00      	nop
 8010a1c:	0801b8ec 	.word	0x0801b8ec
 8010a20:	0801b90c 	.word	0x0801b90c
 8010a24:	0801b8cc 	.word	0x0801b8cc
 8010a28:	0801b774 	.word	0x0801b774
 8010a2c:	0801b77e 	.word	0x0801b77e
 8010a30:	0800e709 	.word	0x0800e709
 8010a34:	080107b7 	.word	0x080107b7
 8010a38:	0801b77a 	.word	0x0801b77a

08010a3c <__swbuf_r>:
 8010a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a3e:	460e      	mov	r6, r1
 8010a40:	4614      	mov	r4, r2
 8010a42:	4605      	mov	r5, r0
 8010a44:	b118      	cbz	r0, 8010a4e <__swbuf_r+0x12>
 8010a46:	6983      	ldr	r3, [r0, #24]
 8010a48:	b90b      	cbnz	r3, 8010a4e <__swbuf_r+0x12>
 8010a4a:	f000 f9e7 	bl	8010e1c <__sinit>
 8010a4e:	4b21      	ldr	r3, [pc, #132]	; (8010ad4 <__swbuf_r+0x98>)
 8010a50:	429c      	cmp	r4, r3
 8010a52:	d12b      	bne.n	8010aac <__swbuf_r+0x70>
 8010a54:	686c      	ldr	r4, [r5, #4]
 8010a56:	69a3      	ldr	r3, [r4, #24]
 8010a58:	60a3      	str	r3, [r4, #8]
 8010a5a:	89a3      	ldrh	r3, [r4, #12]
 8010a5c:	071a      	lsls	r2, r3, #28
 8010a5e:	d52f      	bpl.n	8010ac0 <__swbuf_r+0x84>
 8010a60:	6923      	ldr	r3, [r4, #16]
 8010a62:	b36b      	cbz	r3, 8010ac0 <__swbuf_r+0x84>
 8010a64:	6923      	ldr	r3, [r4, #16]
 8010a66:	6820      	ldr	r0, [r4, #0]
 8010a68:	1ac0      	subs	r0, r0, r3
 8010a6a:	6963      	ldr	r3, [r4, #20]
 8010a6c:	b2f6      	uxtb	r6, r6
 8010a6e:	4283      	cmp	r3, r0
 8010a70:	4637      	mov	r7, r6
 8010a72:	dc04      	bgt.n	8010a7e <__swbuf_r+0x42>
 8010a74:	4621      	mov	r1, r4
 8010a76:	4628      	mov	r0, r5
 8010a78:	f000 f93c 	bl	8010cf4 <_fflush_r>
 8010a7c:	bb30      	cbnz	r0, 8010acc <__swbuf_r+0x90>
 8010a7e:	68a3      	ldr	r3, [r4, #8]
 8010a80:	3b01      	subs	r3, #1
 8010a82:	60a3      	str	r3, [r4, #8]
 8010a84:	6823      	ldr	r3, [r4, #0]
 8010a86:	1c5a      	adds	r2, r3, #1
 8010a88:	6022      	str	r2, [r4, #0]
 8010a8a:	701e      	strb	r6, [r3, #0]
 8010a8c:	6963      	ldr	r3, [r4, #20]
 8010a8e:	3001      	adds	r0, #1
 8010a90:	4283      	cmp	r3, r0
 8010a92:	d004      	beq.n	8010a9e <__swbuf_r+0x62>
 8010a94:	89a3      	ldrh	r3, [r4, #12]
 8010a96:	07db      	lsls	r3, r3, #31
 8010a98:	d506      	bpl.n	8010aa8 <__swbuf_r+0x6c>
 8010a9a:	2e0a      	cmp	r6, #10
 8010a9c:	d104      	bne.n	8010aa8 <__swbuf_r+0x6c>
 8010a9e:	4621      	mov	r1, r4
 8010aa0:	4628      	mov	r0, r5
 8010aa2:	f000 f927 	bl	8010cf4 <_fflush_r>
 8010aa6:	b988      	cbnz	r0, 8010acc <__swbuf_r+0x90>
 8010aa8:	4638      	mov	r0, r7
 8010aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010aac:	4b0a      	ldr	r3, [pc, #40]	; (8010ad8 <__swbuf_r+0x9c>)
 8010aae:	429c      	cmp	r4, r3
 8010ab0:	d101      	bne.n	8010ab6 <__swbuf_r+0x7a>
 8010ab2:	68ac      	ldr	r4, [r5, #8]
 8010ab4:	e7cf      	b.n	8010a56 <__swbuf_r+0x1a>
 8010ab6:	4b09      	ldr	r3, [pc, #36]	; (8010adc <__swbuf_r+0xa0>)
 8010ab8:	429c      	cmp	r4, r3
 8010aba:	bf08      	it	eq
 8010abc:	68ec      	ldreq	r4, [r5, #12]
 8010abe:	e7ca      	b.n	8010a56 <__swbuf_r+0x1a>
 8010ac0:	4621      	mov	r1, r4
 8010ac2:	4628      	mov	r0, r5
 8010ac4:	f000 f81a 	bl	8010afc <__swsetup_r>
 8010ac8:	2800      	cmp	r0, #0
 8010aca:	d0cb      	beq.n	8010a64 <__swbuf_r+0x28>
 8010acc:	f04f 37ff 	mov.w	r7, #4294967295
 8010ad0:	e7ea      	b.n	8010aa8 <__swbuf_r+0x6c>
 8010ad2:	bf00      	nop
 8010ad4:	0801b8ec 	.word	0x0801b8ec
 8010ad8:	0801b90c 	.word	0x0801b90c
 8010adc:	0801b8cc 	.word	0x0801b8cc

08010ae0 <__ascii_wctomb>:
 8010ae0:	b149      	cbz	r1, 8010af6 <__ascii_wctomb+0x16>
 8010ae2:	2aff      	cmp	r2, #255	; 0xff
 8010ae4:	bf85      	ittet	hi
 8010ae6:	238a      	movhi	r3, #138	; 0x8a
 8010ae8:	6003      	strhi	r3, [r0, #0]
 8010aea:	700a      	strbls	r2, [r1, #0]
 8010aec:	f04f 30ff 	movhi.w	r0, #4294967295
 8010af0:	bf98      	it	ls
 8010af2:	2001      	movls	r0, #1
 8010af4:	4770      	bx	lr
 8010af6:	4608      	mov	r0, r1
 8010af8:	4770      	bx	lr
	...

08010afc <__swsetup_r>:
 8010afc:	4b32      	ldr	r3, [pc, #200]	; (8010bc8 <__swsetup_r+0xcc>)
 8010afe:	b570      	push	{r4, r5, r6, lr}
 8010b00:	681d      	ldr	r5, [r3, #0]
 8010b02:	4606      	mov	r6, r0
 8010b04:	460c      	mov	r4, r1
 8010b06:	b125      	cbz	r5, 8010b12 <__swsetup_r+0x16>
 8010b08:	69ab      	ldr	r3, [r5, #24]
 8010b0a:	b913      	cbnz	r3, 8010b12 <__swsetup_r+0x16>
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f000 f985 	bl	8010e1c <__sinit>
 8010b12:	4b2e      	ldr	r3, [pc, #184]	; (8010bcc <__swsetup_r+0xd0>)
 8010b14:	429c      	cmp	r4, r3
 8010b16:	d10f      	bne.n	8010b38 <__swsetup_r+0x3c>
 8010b18:	686c      	ldr	r4, [r5, #4]
 8010b1a:	89a3      	ldrh	r3, [r4, #12]
 8010b1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010b20:	0719      	lsls	r1, r3, #28
 8010b22:	d42c      	bmi.n	8010b7e <__swsetup_r+0x82>
 8010b24:	06dd      	lsls	r5, r3, #27
 8010b26:	d411      	bmi.n	8010b4c <__swsetup_r+0x50>
 8010b28:	2309      	movs	r3, #9
 8010b2a:	6033      	str	r3, [r6, #0]
 8010b2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010b30:	81a3      	strh	r3, [r4, #12]
 8010b32:	f04f 30ff 	mov.w	r0, #4294967295
 8010b36:	e03e      	b.n	8010bb6 <__swsetup_r+0xba>
 8010b38:	4b25      	ldr	r3, [pc, #148]	; (8010bd0 <__swsetup_r+0xd4>)
 8010b3a:	429c      	cmp	r4, r3
 8010b3c:	d101      	bne.n	8010b42 <__swsetup_r+0x46>
 8010b3e:	68ac      	ldr	r4, [r5, #8]
 8010b40:	e7eb      	b.n	8010b1a <__swsetup_r+0x1e>
 8010b42:	4b24      	ldr	r3, [pc, #144]	; (8010bd4 <__swsetup_r+0xd8>)
 8010b44:	429c      	cmp	r4, r3
 8010b46:	bf08      	it	eq
 8010b48:	68ec      	ldreq	r4, [r5, #12]
 8010b4a:	e7e6      	b.n	8010b1a <__swsetup_r+0x1e>
 8010b4c:	0758      	lsls	r0, r3, #29
 8010b4e:	d512      	bpl.n	8010b76 <__swsetup_r+0x7a>
 8010b50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010b52:	b141      	cbz	r1, 8010b66 <__swsetup_r+0x6a>
 8010b54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b58:	4299      	cmp	r1, r3
 8010b5a:	d002      	beq.n	8010b62 <__swsetup_r+0x66>
 8010b5c:	4630      	mov	r0, r6
 8010b5e:	f7ff fb6f 	bl	8010240 <_free_r>
 8010b62:	2300      	movs	r3, #0
 8010b64:	6363      	str	r3, [r4, #52]	; 0x34
 8010b66:	89a3      	ldrh	r3, [r4, #12]
 8010b68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010b6c:	81a3      	strh	r3, [r4, #12]
 8010b6e:	2300      	movs	r3, #0
 8010b70:	6063      	str	r3, [r4, #4]
 8010b72:	6923      	ldr	r3, [r4, #16]
 8010b74:	6023      	str	r3, [r4, #0]
 8010b76:	89a3      	ldrh	r3, [r4, #12]
 8010b78:	f043 0308 	orr.w	r3, r3, #8
 8010b7c:	81a3      	strh	r3, [r4, #12]
 8010b7e:	6923      	ldr	r3, [r4, #16]
 8010b80:	b94b      	cbnz	r3, 8010b96 <__swsetup_r+0x9a>
 8010b82:	89a3      	ldrh	r3, [r4, #12]
 8010b84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010b88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010b8c:	d003      	beq.n	8010b96 <__swsetup_r+0x9a>
 8010b8e:	4621      	mov	r1, r4
 8010b90:	4630      	mov	r0, r6
 8010b92:	f000 fa07 	bl	8010fa4 <__smakebuf_r>
 8010b96:	89a0      	ldrh	r0, [r4, #12]
 8010b98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010b9c:	f010 0301 	ands.w	r3, r0, #1
 8010ba0:	d00a      	beq.n	8010bb8 <__swsetup_r+0xbc>
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	60a3      	str	r3, [r4, #8]
 8010ba6:	6963      	ldr	r3, [r4, #20]
 8010ba8:	425b      	negs	r3, r3
 8010baa:	61a3      	str	r3, [r4, #24]
 8010bac:	6923      	ldr	r3, [r4, #16]
 8010bae:	b943      	cbnz	r3, 8010bc2 <__swsetup_r+0xc6>
 8010bb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010bb4:	d1ba      	bne.n	8010b2c <__swsetup_r+0x30>
 8010bb6:	bd70      	pop	{r4, r5, r6, pc}
 8010bb8:	0781      	lsls	r1, r0, #30
 8010bba:	bf58      	it	pl
 8010bbc:	6963      	ldrpl	r3, [r4, #20]
 8010bbe:	60a3      	str	r3, [r4, #8]
 8010bc0:	e7f4      	b.n	8010bac <__swsetup_r+0xb0>
 8010bc2:	2000      	movs	r0, #0
 8010bc4:	e7f7      	b.n	8010bb6 <__swsetup_r+0xba>
 8010bc6:	bf00      	nop
 8010bc8:	24000378 	.word	0x24000378
 8010bcc:	0801b8ec 	.word	0x0801b8ec
 8010bd0:	0801b90c 	.word	0x0801b90c
 8010bd4:	0801b8cc 	.word	0x0801b8cc

08010bd8 <abort>:
 8010bd8:	b508      	push	{r3, lr}
 8010bda:	2006      	movs	r0, #6
 8010bdc:	f000 fa52 	bl	8011084 <raise>
 8010be0:	2001      	movs	r0, #1
 8010be2:	f7f3 f985 	bl	8003ef0 <_exit>
	...

08010be8 <__sflush_r>:
 8010be8:	898a      	ldrh	r2, [r1, #12]
 8010bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bee:	4605      	mov	r5, r0
 8010bf0:	0710      	lsls	r0, r2, #28
 8010bf2:	460c      	mov	r4, r1
 8010bf4:	d458      	bmi.n	8010ca8 <__sflush_r+0xc0>
 8010bf6:	684b      	ldr	r3, [r1, #4]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	dc05      	bgt.n	8010c08 <__sflush_r+0x20>
 8010bfc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	dc02      	bgt.n	8010c08 <__sflush_r+0x20>
 8010c02:	2000      	movs	r0, #0
 8010c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c0a:	2e00      	cmp	r6, #0
 8010c0c:	d0f9      	beq.n	8010c02 <__sflush_r+0x1a>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010c14:	682f      	ldr	r7, [r5, #0]
 8010c16:	602b      	str	r3, [r5, #0]
 8010c18:	d032      	beq.n	8010c80 <__sflush_r+0x98>
 8010c1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010c1c:	89a3      	ldrh	r3, [r4, #12]
 8010c1e:	075a      	lsls	r2, r3, #29
 8010c20:	d505      	bpl.n	8010c2e <__sflush_r+0x46>
 8010c22:	6863      	ldr	r3, [r4, #4]
 8010c24:	1ac0      	subs	r0, r0, r3
 8010c26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010c28:	b10b      	cbz	r3, 8010c2e <__sflush_r+0x46>
 8010c2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010c2c:	1ac0      	subs	r0, r0, r3
 8010c2e:	2300      	movs	r3, #0
 8010c30:	4602      	mov	r2, r0
 8010c32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c34:	6a21      	ldr	r1, [r4, #32]
 8010c36:	4628      	mov	r0, r5
 8010c38:	47b0      	blx	r6
 8010c3a:	1c43      	adds	r3, r0, #1
 8010c3c:	89a3      	ldrh	r3, [r4, #12]
 8010c3e:	d106      	bne.n	8010c4e <__sflush_r+0x66>
 8010c40:	6829      	ldr	r1, [r5, #0]
 8010c42:	291d      	cmp	r1, #29
 8010c44:	d82c      	bhi.n	8010ca0 <__sflush_r+0xb8>
 8010c46:	4a2a      	ldr	r2, [pc, #168]	; (8010cf0 <__sflush_r+0x108>)
 8010c48:	40ca      	lsrs	r2, r1
 8010c4a:	07d6      	lsls	r6, r2, #31
 8010c4c:	d528      	bpl.n	8010ca0 <__sflush_r+0xb8>
 8010c4e:	2200      	movs	r2, #0
 8010c50:	6062      	str	r2, [r4, #4]
 8010c52:	04d9      	lsls	r1, r3, #19
 8010c54:	6922      	ldr	r2, [r4, #16]
 8010c56:	6022      	str	r2, [r4, #0]
 8010c58:	d504      	bpl.n	8010c64 <__sflush_r+0x7c>
 8010c5a:	1c42      	adds	r2, r0, #1
 8010c5c:	d101      	bne.n	8010c62 <__sflush_r+0x7a>
 8010c5e:	682b      	ldr	r3, [r5, #0]
 8010c60:	b903      	cbnz	r3, 8010c64 <__sflush_r+0x7c>
 8010c62:	6560      	str	r0, [r4, #84]	; 0x54
 8010c64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010c66:	602f      	str	r7, [r5, #0]
 8010c68:	2900      	cmp	r1, #0
 8010c6a:	d0ca      	beq.n	8010c02 <__sflush_r+0x1a>
 8010c6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010c70:	4299      	cmp	r1, r3
 8010c72:	d002      	beq.n	8010c7a <__sflush_r+0x92>
 8010c74:	4628      	mov	r0, r5
 8010c76:	f7ff fae3 	bl	8010240 <_free_r>
 8010c7a:	2000      	movs	r0, #0
 8010c7c:	6360      	str	r0, [r4, #52]	; 0x34
 8010c7e:	e7c1      	b.n	8010c04 <__sflush_r+0x1c>
 8010c80:	6a21      	ldr	r1, [r4, #32]
 8010c82:	2301      	movs	r3, #1
 8010c84:	4628      	mov	r0, r5
 8010c86:	47b0      	blx	r6
 8010c88:	1c41      	adds	r1, r0, #1
 8010c8a:	d1c7      	bne.n	8010c1c <__sflush_r+0x34>
 8010c8c:	682b      	ldr	r3, [r5, #0]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d0c4      	beq.n	8010c1c <__sflush_r+0x34>
 8010c92:	2b1d      	cmp	r3, #29
 8010c94:	d001      	beq.n	8010c9a <__sflush_r+0xb2>
 8010c96:	2b16      	cmp	r3, #22
 8010c98:	d101      	bne.n	8010c9e <__sflush_r+0xb6>
 8010c9a:	602f      	str	r7, [r5, #0]
 8010c9c:	e7b1      	b.n	8010c02 <__sflush_r+0x1a>
 8010c9e:	89a3      	ldrh	r3, [r4, #12]
 8010ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ca4:	81a3      	strh	r3, [r4, #12]
 8010ca6:	e7ad      	b.n	8010c04 <__sflush_r+0x1c>
 8010ca8:	690f      	ldr	r7, [r1, #16]
 8010caa:	2f00      	cmp	r7, #0
 8010cac:	d0a9      	beq.n	8010c02 <__sflush_r+0x1a>
 8010cae:	0793      	lsls	r3, r2, #30
 8010cb0:	680e      	ldr	r6, [r1, #0]
 8010cb2:	bf08      	it	eq
 8010cb4:	694b      	ldreq	r3, [r1, #20]
 8010cb6:	600f      	str	r7, [r1, #0]
 8010cb8:	bf18      	it	ne
 8010cba:	2300      	movne	r3, #0
 8010cbc:	eba6 0807 	sub.w	r8, r6, r7
 8010cc0:	608b      	str	r3, [r1, #8]
 8010cc2:	f1b8 0f00 	cmp.w	r8, #0
 8010cc6:	dd9c      	ble.n	8010c02 <__sflush_r+0x1a>
 8010cc8:	6a21      	ldr	r1, [r4, #32]
 8010cca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010ccc:	4643      	mov	r3, r8
 8010cce:	463a      	mov	r2, r7
 8010cd0:	4628      	mov	r0, r5
 8010cd2:	47b0      	blx	r6
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	dc06      	bgt.n	8010ce6 <__sflush_r+0xfe>
 8010cd8:	89a3      	ldrh	r3, [r4, #12]
 8010cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cde:	81a3      	strh	r3, [r4, #12]
 8010ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ce4:	e78e      	b.n	8010c04 <__sflush_r+0x1c>
 8010ce6:	4407      	add	r7, r0
 8010ce8:	eba8 0800 	sub.w	r8, r8, r0
 8010cec:	e7e9      	b.n	8010cc2 <__sflush_r+0xda>
 8010cee:	bf00      	nop
 8010cf0:	20400001 	.word	0x20400001

08010cf4 <_fflush_r>:
 8010cf4:	b538      	push	{r3, r4, r5, lr}
 8010cf6:	690b      	ldr	r3, [r1, #16]
 8010cf8:	4605      	mov	r5, r0
 8010cfa:	460c      	mov	r4, r1
 8010cfc:	b913      	cbnz	r3, 8010d04 <_fflush_r+0x10>
 8010cfe:	2500      	movs	r5, #0
 8010d00:	4628      	mov	r0, r5
 8010d02:	bd38      	pop	{r3, r4, r5, pc}
 8010d04:	b118      	cbz	r0, 8010d0e <_fflush_r+0x1a>
 8010d06:	6983      	ldr	r3, [r0, #24]
 8010d08:	b90b      	cbnz	r3, 8010d0e <_fflush_r+0x1a>
 8010d0a:	f000 f887 	bl	8010e1c <__sinit>
 8010d0e:	4b14      	ldr	r3, [pc, #80]	; (8010d60 <_fflush_r+0x6c>)
 8010d10:	429c      	cmp	r4, r3
 8010d12:	d11b      	bne.n	8010d4c <_fflush_r+0x58>
 8010d14:	686c      	ldr	r4, [r5, #4]
 8010d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d0ef      	beq.n	8010cfe <_fflush_r+0xa>
 8010d1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010d20:	07d0      	lsls	r0, r2, #31
 8010d22:	d404      	bmi.n	8010d2e <_fflush_r+0x3a>
 8010d24:	0599      	lsls	r1, r3, #22
 8010d26:	d402      	bmi.n	8010d2e <_fflush_r+0x3a>
 8010d28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d2a:	f000 f915 	bl	8010f58 <__retarget_lock_acquire_recursive>
 8010d2e:	4628      	mov	r0, r5
 8010d30:	4621      	mov	r1, r4
 8010d32:	f7ff ff59 	bl	8010be8 <__sflush_r>
 8010d36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010d38:	07da      	lsls	r2, r3, #31
 8010d3a:	4605      	mov	r5, r0
 8010d3c:	d4e0      	bmi.n	8010d00 <_fflush_r+0xc>
 8010d3e:	89a3      	ldrh	r3, [r4, #12]
 8010d40:	059b      	lsls	r3, r3, #22
 8010d42:	d4dd      	bmi.n	8010d00 <_fflush_r+0xc>
 8010d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d46:	f000 f908 	bl	8010f5a <__retarget_lock_release_recursive>
 8010d4a:	e7d9      	b.n	8010d00 <_fflush_r+0xc>
 8010d4c:	4b05      	ldr	r3, [pc, #20]	; (8010d64 <_fflush_r+0x70>)
 8010d4e:	429c      	cmp	r4, r3
 8010d50:	d101      	bne.n	8010d56 <_fflush_r+0x62>
 8010d52:	68ac      	ldr	r4, [r5, #8]
 8010d54:	e7df      	b.n	8010d16 <_fflush_r+0x22>
 8010d56:	4b04      	ldr	r3, [pc, #16]	; (8010d68 <_fflush_r+0x74>)
 8010d58:	429c      	cmp	r4, r3
 8010d5a:	bf08      	it	eq
 8010d5c:	68ec      	ldreq	r4, [r5, #12]
 8010d5e:	e7da      	b.n	8010d16 <_fflush_r+0x22>
 8010d60:	0801b8ec 	.word	0x0801b8ec
 8010d64:	0801b90c 	.word	0x0801b90c
 8010d68:	0801b8cc 	.word	0x0801b8cc

08010d6c <std>:
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	b510      	push	{r4, lr}
 8010d70:	4604      	mov	r4, r0
 8010d72:	e9c0 3300 	strd	r3, r3, [r0]
 8010d76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010d7a:	6083      	str	r3, [r0, #8]
 8010d7c:	8181      	strh	r1, [r0, #12]
 8010d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8010d80:	81c2      	strh	r2, [r0, #14]
 8010d82:	6183      	str	r3, [r0, #24]
 8010d84:	4619      	mov	r1, r3
 8010d86:	2208      	movs	r2, #8
 8010d88:	305c      	adds	r0, #92	; 0x5c
 8010d8a:	f7fd fc23 	bl	800e5d4 <memset>
 8010d8e:	4b05      	ldr	r3, [pc, #20]	; (8010da4 <std+0x38>)
 8010d90:	6263      	str	r3, [r4, #36]	; 0x24
 8010d92:	4b05      	ldr	r3, [pc, #20]	; (8010da8 <std+0x3c>)
 8010d94:	62a3      	str	r3, [r4, #40]	; 0x28
 8010d96:	4b05      	ldr	r3, [pc, #20]	; (8010dac <std+0x40>)
 8010d98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010d9a:	4b05      	ldr	r3, [pc, #20]	; (8010db0 <std+0x44>)
 8010d9c:	6224      	str	r4, [r4, #32]
 8010d9e:	6323      	str	r3, [r4, #48]	; 0x30
 8010da0:	bd10      	pop	{r4, pc}
 8010da2:	bf00      	nop
 8010da4:	080110bd 	.word	0x080110bd
 8010da8:	080110df 	.word	0x080110df
 8010dac:	08011117 	.word	0x08011117
 8010db0:	0801113b 	.word	0x0801113b

08010db4 <_cleanup_r>:
 8010db4:	4901      	ldr	r1, [pc, #4]	; (8010dbc <_cleanup_r+0x8>)
 8010db6:	f000 b8af 	b.w	8010f18 <_fwalk_reent>
 8010dba:	bf00      	nop
 8010dbc:	08010cf5 	.word	0x08010cf5

08010dc0 <__sfmoreglue>:
 8010dc0:	b570      	push	{r4, r5, r6, lr}
 8010dc2:	1e4a      	subs	r2, r1, #1
 8010dc4:	2568      	movs	r5, #104	; 0x68
 8010dc6:	4355      	muls	r5, r2
 8010dc8:	460e      	mov	r6, r1
 8010dca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010dce:	f7ff fa87 	bl	80102e0 <_malloc_r>
 8010dd2:	4604      	mov	r4, r0
 8010dd4:	b140      	cbz	r0, 8010de8 <__sfmoreglue+0x28>
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	e9c0 1600 	strd	r1, r6, [r0]
 8010ddc:	300c      	adds	r0, #12
 8010dde:	60a0      	str	r0, [r4, #8]
 8010de0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010de4:	f7fd fbf6 	bl	800e5d4 <memset>
 8010de8:	4620      	mov	r0, r4
 8010dea:	bd70      	pop	{r4, r5, r6, pc}

08010dec <__sfp_lock_acquire>:
 8010dec:	4801      	ldr	r0, [pc, #4]	; (8010df4 <__sfp_lock_acquire+0x8>)
 8010dee:	f000 b8b3 	b.w	8010f58 <__retarget_lock_acquire_recursive>
 8010df2:	bf00      	nop
 8010df4:	24010b14 	.word	0x24010b14

08010df8 <__sfp_lock_release>:
 8010df8:	4801      	ldr	r0, [pc, #4]	; (8010e00 <__sfp_lock_release+0x8>)
 8010dfa:	f000 b8ae 	b.w	8010f5a <__retarget_lock_release_recursive>
 8010dfe:	bf00      	nop
 8010e00:	24010b14 	.word	0x24010b14

08010e04 <__sinit_lock_acquire>:
 8010e04:	4801      	ldr	r0, [pc, #4]	; (8010e0c <__sinit_lock_acquire+0x8>)
 8010e06:	f000 b8a7 	b.w	8010f58 <__retarget_lock_acquire_recursive>
 8010e0a:	bf00      	nop
 8010e0c:	24010b0f 	.word	0x24010b0f

08010e10 <__sinit_lock_release>:
 8010e10:	4801      	ldr	r0, [pc, #4]	; (8010e18 <__sinit_lock_release+0x8>)
 8010e12:	f000 b8a2 	b.w	8010f5a <__retarget_lock_release_recursive>
 8010e16:	bf00      	nop
 8010e18:	24010b0f 	.word	0x24010b0f

08010e1c <__sinit>:
 8010e1c:	b510      	push	{r4, lr}
 8010e1e:	4604      	mov	r4, r0
 8010e20:	f7ff fff0 	bl	8010e04 <__sinit_lock_acquire>
 8010e24:	69a3      	ldr	r3, [r4, #24]
 8010e26:	b11b      	cbz	r3, 8010e30 <__sinit+0x14>
 8010e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e2c:	f7ff bff0 	b.w	8010e10 <__sinit_lock_release>
 8010e30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010e34:	6523      	str	r3, [r4, #80]	; 0x50
 8010e36:	4b13      	ldr	r3, [pc, #76]	; (8010e84 <__sinit+0x68>)
 8010e38:	4a13      	ldr	r2, [pc, #76]	; (8010e88 <__sinit+0x6c>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8010e3e:	42a3      	cmp	r3, r4
 8010e40:	bf04      	itt	eq
 8010e42:	2301      	moveq	r3, #1
 8010e44:	61a3      	streq	r3, [r4, #24]
 8010e46:	4620      	mov	r0, r4
 8010e48:	f000 f820 	bl	8010e8c <__sfp>
 8010e4c:	6060      	str	r0, [r4, #4]
 8010e4e:	4620      	mov	r0, r4
 8010e50:	f000 f81c 	bl	8010e8c <__sfp>
 8010e54:	60a0      	str	r0, [r4, #8]
 8010e56:	4620      	mov	r0, r4
 8010e58:	f000 f818 	bl	8010e8c <__sfp>
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	60e0      	str	r0, [r4, #12]
 8010e60:	2104      	movs	r1, #4
 8010e62:	6860      	ldr	r0, [r4, #4]
 8010e64:	f7ff ff82 	bl	8010d6c <std>
 8010e68:	68a0      	ldr	r0, [r4, #8]
 8010e6a:	2201      	movs	r2, #1
 8010e6c:	2109      	movs	r1, #9
 8010e6e:	f7ff ff7d 	bl	8010d6c <std>
 8010e72:	68e0      	ldr	r0, [r4, #12]
 8010e74:	2202      	movs	r2, #2
 8010e76:	2112      	movs	r1, #18
 8010e78:	f7ff ff78 	bl	8010d6c <std>
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	61a3      	str	r3, [r4, #24]
 8010e80:	e7d2      	b.n	8010e28 <__sinit+0xc>
 8010e82:	bf00      	nop
 8010e84:	0801b54c 	.word	0x0801b54c
 8010e88:	08010db5 	.word	0x08010db5

08010e8c <__sfp>:
 8010e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e8e:	4607      	mov	r7, r0
 8010e90:	f7ff ffac 	bl	8010dec <__sfp_lock_acquire>
 8010e94:	4b1e      	ldr	r3, [pc, #120]	; (8010f10 <__sfp+0x84>)
 8010e96:	681e      	ldr	r6, [r3, #0]
 8010e98:	69b3      	ldr	r3, [r6, #24]
 8010e9a:	b913      	cbnz	r3, 8010ea2 <__sfp+0x16>
 8010e9c:	4630      	mov	r0, r6
 8010e9e:	f7ff ffbd 	bl	8010e1c <__sinit>
 8010ea2:	3648      	adds	r6, #72	; 0x48
 8010ea4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010ea8:	3b01      	subs	r3, #1
 8010eaa:	d503      	bpl.n	8010eb4 <__sfp+0x28>
 8010eac:	6833      	ldr	r3, [r6, #0]
 8010eae:	b30b      	cbz	r3, 8010ef4 <__sfp+0x68>
 8010eb0:	6836      	ldr	r6, [r6, #0]
 8010eb2:	e7f7      	b.n	8010ea4 <__sfp+0x18>
 8010eb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010eb8:	b9d5      	cbnz	r5, 8010ef0 <__sfp+0x64>
 8010eba:	4b16      	ldr	r3, [pc, #88]	; (8010f14 <__sfp+0x88>)
 8010ebc:	60e3      	str	r3, [r4, #12]
 8010ebe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010ec2:	6665      	str	r5, [r4, #100]	; 0x64
 8010ec4:	f000 f847 	bl	8010f56 <__retarget_lock_init_recursive>
 8010ec8:	f7ff ff96 	bl	8010df8 <__sfp_lock_release>
 8010ecc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010ed0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010ed4:	6025      	str	r5, [r4, #0]
 8010ed6:	61a5      	str	r5, [r4, #24]
 8010ed8:	2208      	movs	r2, #8
 8010eda:	4629      	mov	r1, r5
 8010edc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010ee0:	f7fd fb78 	bl	800e5d4 <memset>
 8010ee4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010ee8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010eec:	4620      	mov	r0, r4
 8010eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ef0:	3468      	adds	r4, #104	; 0x68
 8010ef2:	e7d9      	b.n	8010ea8 <__sfp+0x1c>
 8010ef4:	2104      	movs	r1, #4
 8010ef6:	4638      	mov	r0, r7
 8010ef8:	f7ff ff62 	bl	8010dc0 <__sfmoreglue>
 8010efc:	4604      	mov	r4, r0
 8010efe:	6030      	str	r0, [r6, #0]
 8010f00:	2800      	cmp	r0, #0
 8010f02:	d1d5      	bne.n	8010eb0 <__sfp+0x24>
 8010f04:	f7ff ff78 	bl	8010df8 <__sfp_lock_release>
 8010f08:	230c      	movs	r3, #12
 8010f0a:	603b      	str	r3, [r7, #0]
 8010f0c:	e7ee      	b.n	8010eec <__sfp+0x60>
 8010f0e:	bf00      	nop
 8010f10:	0801b54c 	.word	0x0801b54c
 8010f14:	ffff0001 	.word	0xffff0001

08010f18 <_fwalk_reent>:
 8010f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f1c:	4606      	mov	r6, r0
 8010f1e:	4688      	mov	r8, r1
 8010f20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010f24:	2700      	movs	r7, #0
 8010f26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010f2a:	f1b9 0901 	subs.w	r9, r9, #1
 8010f2e:	d505      	bpl.n	8010f3c <_fwalk_reent+0x24>
 8010f30:	6824      	ldr	r4, [r4, #0]
 8010f32:	2c00      	cmp	r4, #0
 8010f34:	d1f7      	bne.n	8010f26 <_fwalk_reent+0xe>
 8010f36:	4638      	mov	r0, r7
 8010f38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f3c:	89ab      	ldrh	r3, [r5, #12]
 8010f3e:	2b01      	cmp	r3, #1
 8010f40:	d907      	bls.n	8010f52 <_fwalk_reent+0x3a>
 8010f42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f46:	3301      	adds	r3, #1
 8010f48:	d003      	beq.n	8010f52 <_fwalk_reent+0x3a>
 8010f4a:	4629      	mov	r1, r5
 8010f4c:	4630      	mov	r0, r6
 8010f4e:	47c0      	blx	r8
 8010f50:	4307      	orrs	r7, r0
 8010f52:	3568      	adds	r5, #104	; 0x68
 8010f54:	e7e9      	b.n	8010f2a <_fwalk_reent+0x12>

08010f56 <__retarget_lock_init_recursive>:
 8010f56:	4770      	bx	lr

08010f58 <__retarget_lock_acquire_recursive>:
 8010f58:	4770      	bx	lr

08010f5a <__retarget_lock_release_recursive>:
 8010f5a:	4770      	bx	lr

08010f5c <__swhatbuf_r>:
 8010f5c:	b570      	push	{r4, r5, r6, lr}
 8010f5e:	460e      	mov	r6, r1
 8010f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f64:	2900      	cmp	r1, #0
 8010f66:	b096      	sub	sp, #88	; 0x58
 8010f68:	4614      	mov	r4, r2
 8010f6a:	461d      	mov	r5, r3
 8010f6c:	da07      	bge.n	8010f7e <__swhatbuf_r+0x22>
 8010f6e:	2300      	movs	r3, #0
 8010f70:	602b      	str	r3, [r5, #0]
 8010f72:	89b3      	ldrh	r3, [r6, #12]
 8010f74:	061a      	lsls	r2, r3, #24
 8010f76:	d410      	bmi.n	8010f9a <__swhatbuf_r+0x3e>
 8010f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010f7c:	e00e      	b.n	8010f9c <__swhatbuf_r+0x40>
 8010f7e:	466a      	mov	r2, sp
 8010f80:	f000 f902 	bl	8011188 <_fstat_r>
 8010f84:	2800      	cmp	r0, #0
 8010f86:	dbf2      	blt.n	8010f6e <__swhatbuf_r+0x12>
 8010f88:	9a01      	ldr	r2, [sp, #4]
 8010f8a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010f8e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010f92:	425a      	negs	r2, r3
 8010f94:	415a      	adcs	r2, r3
 8010f96:	602a      	str	r2, [r5, #0]
 8010f98:	e7ee      	b.n	8010f78 <__swhatbuf_r+0x1c>
 8010f9a:	2340      	movs	r3, #64	; 0x40
 8010f9c:	2000      	movs	r0, #0
 8010f9e:	6023      	str	r3, [r4, #0]
 8010fa0:	b016      	add	sp, #88	; 0x58
 8010fa2:	bd70      	pop	{r4, r5, r6, pc}

08010fa4 <__smakebuf_r>:
 8010fa4:	898b      	ldrh	r3, [r1, #12]
 8010fa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010fa8:	079d      	lsls	r5, r3, #30
 8010faa:	4606      	mov	r6, r0
 8010fac:	460c      	mov	r4, r1
 8010fae:	d507      	bpl.n	8010fc0 <__smakebuf_r+0x1c>
 8010fb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010fb4:	6023      	str	r3, [r4, #0]
 8010fb6:	6123      	str	r3, [r4, #16]
 8010fb8:	2301      	movs	r3, #1
 8010fba:	6163      	str	r3, [r4, #20]
 8010fbc:	b002      	add	sp, #8
 8010fbe:	bd70      	pop	{r4, r5, r6, pc}
 8010fc0:	ab01      	add	r3, sp, #4
 8010fc2:	466a      	mov	r2, sp
 8010fc4:	f7ff ffca 	bl	8010f5c <__swhatbuf_r>
 8010fc8:	9900      	ldr	r1, [sp, #0]
 8010fca:	4605      	mov	r5, r0
 8010fcc:	4630      	mov	r0, r6
 8010fce:	f7ff f987 	bl	80102e0 <_malloc_r>
 8010fd2:	b948      	cbnz	r0, 8010fe8 <__smakebuf_r+0x44>
 8010fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fd8:	059a      	lsls	r2, r3, #22
 8010fda:	d4ef      	bmi.n	8010fbc <__smakebuf_r+0x18>
 8010fdc:	f023 0303 	bic.w	r3, r3, #3
 8010fe0:	f043 0302 	orr.w	r3, r3, #2
 8010fe4:	81a3      	strh	r3, [r4, #12]
 8010fe6:	e7e3      	b.n	8010fb0 <__smakebuf_r+0xc>
 8010fe8:	4b0d      	ldr	r3, [pc, #52]	; (8011020 <__smakebuf_r+0x7c>)
 8010fea:	62b3      	str	r3, [r6, #40]	; 0x28
 8010fec:	89a3      	ldrh	r3, [r4, #12]
 8010fee:	6020      	str	r0, [r4, #0]
 8010ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ff4:	81a3      	strh	r3, [r4, #12]
 8010ff6:	9b00      	ldr	r3, [sp, #0]
 8010ff8:	6163      	str	r3, [r4, #20]
 8010ffa:	9b01      	ldr	r3, [sp, #4]
 8010ffc:	6120      	str	r0, [r4, #16]
 8010ffe:	b15b      	cbz	r3, 8011018 <__smakebuf_r+0x74>
 8011000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011004:	4630      	mov	r0, r6
 8011006:	f000 f8d1 	bl	80111ac <_isatty_r>
 801100a:	b128      	cbz	r0, 8011018 <__smakebuf_r+0x74>
 801100c:	89a3      	ldrh	r3, [r4, #12]
 801100e:	f023 0303 	bic.w	r3, r3, #3
 8011012:	f043 0301 	orr.w	r3, r3, #1
 8011016:	81a3      	strh	r3, [r4, #12]
 8011018:	89a0      	ldrh	r0, [r4, #12]
 801101a:	4305      	orrs	r5, r0
 801101c:	81a5      	strh	r5, [r4, #12]
 801101e:	e7cd      	b.n	8010fbc <__smakebuf_r+0x18>
 8011020:	08010db5 	.word	0x08010db5

08011024 <_malloc_usable_size_r>:
 8011024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011028:	1f18      	subs	r0, r3, #4
 801102a:	2b00      	cmp	r3, #0
 801102c:	bfbc      	itt	lt
 801102e:	580b      	ldrlt	r3, [r1, r0]
 8011030:	18c0      	addlt	r0, r0, r3
 8011032:	4770      	bx	lr

08011034 <_raise_r>:
 8011034:	291f      	cmp	r1, #31
 8011036:	b538      	push	{r3, r4, r5, lr}
 8011038:	4604      	mov	r4, r0
 801103a:	460d      	mov	r5, r1
 801103c:	d904      	bls.n	8011048 <_raise_r+0x14>
 801103e:	2316      	movs	r3, #22
 8011040:	6003      	str	r3, [r0, #0]
 8011042:	f04f 30ff 	mov.w	r0, #4294967295
 8011046:	bd38      	pop	{r3, r4, r5, pc}
 8011048:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801104a:	b112      	cbz	r2, 8011052 <_raise_r+0x1e>
 801104c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011050:	b94b      	cbnz	r3, 8011066 <_raise_r+0x32>
 8011052:	4620      	mov	r0, r4
 8011054:	f000 f830 	bl	80110b8 <_getpid_r>
 8011058:	462a      	mov	r2, r5
 801105a:	4601      	mov	r1, r0
 801105c:	4620      	mov	r0, r4
 801105e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011062:	f000 b817 	b.w	8011094 <_kill_r>
 8011066:	2b01      	cmp	r3, #1
 8011068:	d00a      	beq.n	8011080 <_raise_r+0x4c>
 801106a:	1c59      	adds	r1, r3, #1
 801106c:	d103      	bne.n	8011076 <_raise_r+0x42>
 801106e:	2316      	movs	r3, #22
 8011070:	6003      	str	r3, [r0, #0]
 8011072:	2001      	movs	r0, #1
 8011074:	e7e7      	b.n	8011046 <_raise_r+0x12>
 8011076:	2400      	movs	r4, #0
 8011078:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801107c:	4628      	mov	r0, r5
 801107e:	4798      	blx	r3
 8011080:	2000      	movs	r0, #0
 8011082:	e7e0      	b.n	8011046 <_raise_r+0x12>

08011084 <raise>:
 8011084:	4b02      	ldr	r3, [pc, #8]	; (8011090 <raise+0xc>)
 8011086:	4601      	mov	r1, r0
 8011088:	6818      	ldr	r0, [r3, #0]
 801108a:	f7ff bfd3 	b.w	8011034 <_raise_r>
 801108e:	bf00      	nop
 8011090:	24000378 	.word	0x24000378

08011094 <_kill_r>:
 8011094:	b538      	push	{r3, r4, r5, lr}
 8011096:	4d07      	ldr	r5, [pc, #28]	; (80110b4 <_kill_r+0x20>)
 8011098:	2300      	movs	r3, #0
 801109a:	4604      	mov	r4, r0
 801109c:	4608      	mov	r0, r1
 801109e:	4611      	mov	r1, r2
 80110a0:	602b      	str	r3, [r5, #0]
 80110a2:	f7f2 ff1b 	bl	8003edc <_kill>
 80110a6:	1c43      	adds	r3, r0, #1
 80110a8:	d102      	bne.n	80110b0 <_kill_r+0x1c>
 80110aa:	682b      	ldr	r3, [r5, #0]
 80110ac:	b103      	cbz	r3, 80110b0 <_kill_r+0x1c>
 80110ae:	6023      	str	r3, [r4, #0]
 80110b0:	bd38      	pop	{r3, r4, r5, pc}
 80110b2:	bf00      	nop
 80110b4:	24010b08 	.word	0x24010b08

080110b8 <_getpid_r>:
 80110b8:	f7f2 bf0e 	b.w	8003ed8 <_getpid>

080110bc <__sread>:
 80110bc:	b510      	push	{r4, lr}
 80110be:	460c      	mov	r4, r1
 80110c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110c4:	f000 f894 	bl	80111f0 <_read_r>
 80110c8:	2800      	cmp	r0, #0
 80110ca:	bfab      	itete	ge
 80110cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80110ce:	89a3      	ldrhlt	r3, [r4, #12]
 80110d0:	181b      	addge	r3, r3, r0
 80110d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80110d6:	bfac      	ite	ge
 80110d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80110da:	81a3      	strhlt	r3, [r4, #12]
 80110dc:	bd10      	pop	{r4, pc}

080110de <__swrite>:
 80110de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110e2:	461f      	mov	r7, r3
 80110e4:	898b      	ldrh	r3, [r1, #12]
 80110e6:	05db      	lsls	r3, r3, #23
 80110e8:	4605      	mov	r5, r0
 80110ea:	460c      	mov	r4, r1
 80110ec:	4616      	mov	r6, r2
 80110ee:	d505      	bpl.n	80110fc <__swrite+0x1e>
 80110f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110f4:	2302      	movs	r3, #2
 80110f6:	2200      	movs	r2, #0
 80110f8:	f000 f868 	bl	80111cc <_lseek_r>
 80110fc:	89a3      	ldrh	r3, [r4, #12]
 80110fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011106:	81a3      	strh	r3, [r4, #12]
 8011108:	4632      	mov	r2, r6
 801110a:	463b      	mov	r3, r7
 801110c:	4628      	mov	r0, r5
 801110e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011112:	f000 b817 	b.w	8011144 <_write_r>

08011116 <__sseek>:
 8011116:	b510      	push	{r4, lr}
 8011118:	460c      	mov	r4, r1
 801111a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801111e:	f000 f855 	bl	80111cc <_lseek_r>
 8011122:	1c43      	adds	r3, r0, #1
 8011124:	89a3      	ldrh	r3, [r4, #12]
 8011126:	bf15      	itete	ne
 8011128:	6560      	strne	r0, [r4, #84]	; 0x54
 801112a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801112e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011132:	81a3      	strheq	r3, [r4, #12]
 8011134:	bf18      	it	ne
 8011136:	81a3      	strhne	r3, [r4, #12]
 8011138:	bd10      	pop	{r4, pc}

0801113a <__sclose>:
 801113a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801113e:	f000 b813 	b.w	8011168 <_close_r>
	...

08011144 <_write_r>:
 8011144:	b538      	push	{r3, r4, r5, lr}
 8011146:	4d07      	ldr	r5, [pc, #28]	; (8011164 <_write_r+0x20>)
 8011148:	4604      	mov	r4, r0
 801114a:	4608      	mov	r0, r1
 801114c:	4611      	mov	r1, r2
 801114e:	2200      	movs	r2, #0
 8011150:	602a      	str	r2, [r5, #0]
 8011152:	461a      	mov	r2, r3
 8011154:	f7f2 fee0 	bl	8003f18 <_write>
 8011158:	1c43      	adds	r3, r0, #1
 801115a:	d102      	bne.n	8011162 <_write_r+0x1e>
 801115c:	682b      	ldr	r3, [r5, #0]
 801115e:	b103      	cbz	r3, 8011162 <_write_r+0x1e>
 8011160:	6023      	str	r3, [r4, #0]
 8011162:	bd38      	pop	{r3, r4, r5, pc}
 8011164:	24010b08 	.word	0x24010b08

08011168 <_close_r>:
 8011168:	b538      	push	{r3, r4, r5, lr}
 801116a:	4d06      	ldr	r5, [pc, #24]	; (8011184 <_close_r+0x1c>)
 801116c:	2300      	movs	r3, #0
 801116e:	4604      	mov	r4, r0
 8011170:	4608      	mov	r0, r1
 8011172:	602b      	str	r3, [r5, #0]
 8011174:	f7f2 fede 	bl	8003f34 <_close>
 8011178:	1c43      	adds	r3, r0, #1
 801117a:	d102      	bne.n	8011182 <_close_r+0x1a>
 801117c:	682b      	ldr	r3, [r5, #0]
 801117e:	b103      	cbz	r3, 8011182 <_close_r+0x1a>
 8011180:	6023      	str	r3, [r4, #0]
 8011182:	bd38      	pop	{r3, r4, r5, pc}
 8011184:	24010b08 	.word	0x24010b08

08011188 <_fstat_r>:
 8011188:	b538      	push	{r3, r4, r5, lr}
 801118a:	4d07      	ldr	r5, [pc, #28]	; (80111a8 <_fstat_r+0x20>)
 801118c:	2300      	movs	r3, #0
 801118e:	4604      	mov	r4, r0
 8011190:	4608      	mov	r0, r1
 8011192:	4611      	mov	r1, r2
 8011194:	602b      	str	r3, [r5, #0]
 8011196:	f7f2 fed1 	bl	8003f3c <_fstat>
 801119a:	1c43      	adds	r3, r0, #1
 801119c:	d102      	bne.n	80111a4 <_fstat_r+0x1c>
 801119e:	682b      	ldr	r3, [r5, #0]
 80111a0:	b103      	cbz	r3, 80111a4 <_fstat_r+0x1c>
 80111a2:	6023      	str	r3, [r4, #0]
 80111a4:	bd38      	pop	{r3, r4, r5, pc}
 80111a6:	bf00      	nop
 80111a8:	24010b08 	.word	0x24010b08

080111ac <_isatty_r>:
 80111ac:	b538      	push	{r3, r4, r5, lr}
 80111ae:	4d06      	ldr	r5, [pc, #24]	; (80111c8 <_isatty_r+0x1c>)
 80111b0:	2300      	movs	r3, #0
 80111b2:	4604      	mov	r4, r0
 80111b4:	4608      	mov	r0, r1
 80111b6:	602b      	str	r3, [r5, #0]
 80111b8:	f7f2 fec6 	bl	8003f48 <_isatty>
 80111bc:	1c43      	adds	r3, r0, #1
 80111be:	d102      	bne.n	80111c6 <_isatty_r+0x1a>
 80111c0:	682b      	ldr	r3, [r5, #0]
 80111c2:	b103      	cbz	r3, 80111c6 <_isatty_r+0x1a>
 80111c4:	6023      	str	r3, [r4, #0]
 80111c6:	bd38      	pop	{r3, r4, r5, pc}
 80111c8:	24010b08 	.word	0x24010b08

080111cc <_lseek_r>:
 80111cc:	b538      	push	{r3, r4, r5, lr}
 80111ce:	4d07      	ldr	r5, [pc, #28]	; (80111ec <_lseek_r+0x20>)
 80111d0:	4604      	mov	r4, r0
 80111d2:	4608      	mov	r0, r1
 80111d4:	4611      	mov	r1, r2
 80111d6:	2200      	movs	r2, #0
 80111d8:	602a      	str	r2, [r5, #0]
 80111da:	461a      	mov	r2, r3
 80111dc:	f7f2 feb6 	bl	8003f4c <_lseek>
 80111e0:	1c43      	adds	r3, r0, #1
 80111e2:	d102      	bne.n	80111ea <_lseek_r+0x1e>
 80111e4:	682b      	ldr	r3, [r5, #0]
 80111e6:	b103      	cbz	r3, 80111ea <_lseek_r+0x1e>
 80111e8:	6023      	str	r3, [r4, #0]
 80111ea:	bd38      	pop	{r3, r4, r5, pc}
 80111ec:	24010b08 	.word	0x24010b08

080111f0 <_read_r>:
 80111f0:	b538      	push	{r3, r4, r5, lr}
 80111f2:	4d07      	ldr	r5, [pc, #28]	; (8011210 <_read_r+0x20>)
 80111f4:	4604      	mov	r4, r0
 80111f6:	4608      	mov	r0, r1
 80111f8:	4611      	mov	r1, r2
 80111fa:	2200      	movs	r2, #0
 80111fc:	602a      	str	r2, [r5, #0]
 80111fe:	461a      	mov	r2, r3
 8011200:	f7f2 fe7c 	bl	8003efc <_read>
 8011204:	1c43      	adds	r3, r0, #1
 8011206:	d102      	bne.n	801120e <_read_r+0x1e>
 8011208:	682b      	ldr	r3, [r5, #0]
 801120a:	b103      	cbz	r3, 801120e <_read_r+0x1e>
 801120c:	6023      	str	r3, [r4, #0]
 801120e:	bd38      	pop	{r3, r4, r5, pc}
 8011210:	24010b08 	.word	0x24010b08
 8011214:	00000000 	.word	0x00000000

08011218 <exp>:
 8011218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801121c:	b087      	sub	sp, #28
 801121e:	ed8d 0b00 	vstr	d0, [sp]
 8011222:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011226:	f46f 7372 	mvn.w	r3, #968	; 0x3c8
 801122a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 801122e:	18f7      	adds	r7, r6, r3
 8011230:	2f3e      	cmp	r7, #62	; 0x3e
 8011232:	d929      	bls.n	8011288 <exp+0x70>
 8011234:	2f00      	cmp	r7, #0
 8011236:	da08      	bge.n	801124a <exp+0x32>
 8011238:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801123c:	ed9d 7b00 	vldr	d7, [sp]
 8011240:	ee37 0b00 	vadd.f64	d0, d7, d0
 8011244:	b007      	add	sp, #28
 8011246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801124a:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 801124e:	d91a      	bls.n	8011286 <exp+0x6e>
 8011250:	4b65      	ldr	r3, [pc, #404]	; (80113e8 <exp+0x1d0>)
 8011252:	2200      	movs	r2, #0
 8011254:	4299      	cmp	r1, r3
 8011256:	bf08      	it	eq
 8011258:	4290      	cmpeq	r0, r2
 801125a:	f000 80b6 	beq.w	80113ca <exp+0x1b2>
 801125e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8011262:	429e      	cmp	r6, r3
 8011264:	d0e8      	beq.n	8011238 <exp+0x20>
 8011266:	2800      	cmp	r0, #0
 8011268:	f171 0300 	sbcs.w	r3, r1, #0
 801126c:	f04f 0000 	mov.w	r0, #0
 8011270:	da04      	bge.n	801127c <exp+0x64>
 8011272:	b007      	add	sp, #28
 8011274:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011278:	f000 b9f6 	b.w	8011668 <__math_uflow>
 801127c:	b007      	add	sp, #28
 801127e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011282:	f000 b9f9 	b.w	8011678 <__math_oflow>
 8011286:	2600      	movs	r6, #0
 8011288:	4858      	ldr	r0, [pc, #352]	; (80113ec <exp+0x1d4>)
 801128a:	ed9d 3b00 	vldr	d3, [sp]
 801128e:	ed90 6b02 	vldr	d6, [r0, #8]
 8011292:	ed90 7b00 	vldr	d7, [r0]
 8011296:	eeb0 4b46 	vmov.f64	d4, d6
 801129a:	eea7 4b03 	vfma.f64	d4, d7, d3
 801129e:	ee34 7b46 	vsub.f64	d7, d4, d6
 80112a2:	ed90 6b04 	vldr	d6, [r0, #16]
 80112a6:	ee14 ca10 	vmov	ip, s8
 80112aa:	eeb0 4b43 	vmov.f64	d4, d3
 80112ae:	f00c 017f 	and.w	r1, ip, #127	; 0x7f
 80112b2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80112b6:	eeb0 6b44 	vmov.f64	d6, d4
 80112ba:	ed90 4b06 	vldr	d4, [r0, #24]
 80112be:	1849      	adds	r1, r1, r1
 80112c0:	eb00 09c1 	add.w	r9, r0, r1, lsl #3
 80112c4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80112c8:	eea4 6b07 	vfma.f64	d6, d4, d7
 80112cc:	ed90 3b0a 	vldr	d3, [r0, #40]	; 0x28
 80112d0:	ee26 2b06 	vmul.f64	d2, d6, d6
 80112d4:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 80112d8:	ed90 4b08 	vldr	d4, [r0, #32]
 80112dc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80112e0:	e9d9 891e 	ldrd	r8, r9, [r9, #120]	; 0x78
 80112e4:	eea3 4b06 	vfma.f64	d4, d3, d6
 80112e8:	eea4 7b02 	vfma.f64	d7, d4, d2
 80112ec:	ed90 3b0e 	vldr	d3, [r0, #56]	; 0x38
 80112f0:	ee22 2b02 	vmul.f64	d2, d2, d2
 80112f4:	ed90 4b0c 	vldr	d4, [r0, #48]	; 0x30
 80112f8:	2700      	movs	r7, #0
 80112fa:	ea4f 3e4c 	mov.w	lr, ip, lsl #13
 80112fe:	eb17 0a08 	adds.w	sl, r7, r8
 8011302:	eea3 4b06 	vfma.f64	d4, d3, d6
 8011306:	eb4e 0b09 	adc.w	fp, lr, r9
 801130a:	eea2 7b04 	vfma.f64	d7, d2, d4
 801130e:	2e00      	cmp	r6, #0
 8011310:	d156      	bne.n	80113c0 <exp+0x1a8>
 8011312:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8011316:	4631      	mov	r1, r6
 8011318:	ea50 0301 	orrs.w	r3, r0, r1
 801131c:	d113      	bne.n	8011346 <exp+0x12e>
 801131e:	4a34      	ldr	r2, [pc, #208]	; (80113f0 <exp+0x1d8>)
 8011320:	eb1a 0407 	adds.w	r4, sl, r7
 8011324:	eb4b 0502 	adc.w	r5, fp, r2
 8011328:	ec45 4b10 	vmov	d0, r4, r5
 801132c:	ec45 4b16 	vmov	d6, r4, r5
 8011330:	eea7 0b06 	vfma.f64	d0, d7, d6
 8011334:	ed9f 7b26 	vldr	d7, [pc, #152]	; 80113d0 <exp+0x1b8>
 8011338:	ee20 0b07 	vmul.f64	d0, d0, d7
 801133c:	b007      	add	sp, #28
 801133e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011342:	f000 b9d1 	b.w	80116e8 <__math_check_oflow>
 8011346:	4a2b      	ldr	r2, [pc, #172]	; (80113f4 <exp+0x1dc>)
 8011348:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801134c:	2100      	movs	r1, #0
 801134e:	eb1a 0301 	adds.w	r3, sl, r1
 8011352:	ee05 3a10 	vmov	s10, r3
 8011356:	eb4b 0302 	adc.w	r3, fp, r2
 801135a:	ee05 3a90 	vmov	s11, r3
 801135e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011362:	ee35 6b07 	vadd.f64	d6, d5, d7
 8011366:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801136e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80113d8 <exp+0x1c0>
 8011372:	d51e      	bpl.n	80113b2 <exp+0x19a>
 8011374:	ee35 5b46 	vsub.f64	d5, d5, d6
 8011378:	ee36 3b04 	vadd.f64	d3, d6, d4
 801137c:	ee35 7b07 	vadd.f64	d7, d5, d7
 8011380:	ee34 5b43 	vsub.f64	d5, d4, d3
 8011384:	ee35 6b06 	vadd.f64	d6, d5, d6
 8011388:	ee36 6b07 	vadd.f64	d6, d6, d7
 801138c:	ee36 6b03 	vadd.f64	d6, d6, d3
 8011390:	ee36 6b44 	vsub.f64	d6, d6, d4
 8011394:	eeb5 6b40 	vcmp.f64	d6, #0.0
 8011398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801139c:	d101      	bne.n	80113a2 <exp+0x18a>
 801139e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 80113e0 <exp+0x1c8>
 80113a2:	ed8d 0b02 	vstr	d0, [sp, #8]
 80113a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80113aa:	ee27 7b00 	vmul.f64	d7, d7, d0
 80113ae:	ed8d 7b04 	vstr	d7, [sp, #16]
 80113b2:	ee26 0b00 	vmul.f64	d0, d6, d0
 80113b6:	b007      	add	sp, #28
 80113b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113bc:	f000 b98b 	b.w	80116d6 <__math_check_uflow>
 80113c0:	ec4b ab10 	vmov	d0, sl, fp
 80113c4:	eea7 0b00 	vfma.f64	d0, d7, d0
 80113c8:	e73c      	b.n	8011244 <exp+0x2c>
 80113ca:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80113e0 <exp+0x1c8>
 80113ce:	e739      	b.n	8011244 <exp+0x2c>
 80113d0:	00000000 	.word	0x00000000
 80113d4:	7f000000 	.word	0x7f000000
 80113d8:	00000000 	.word	0x00000000
 80113dc:	00100000 	.word	0x00100000
	...
 80113e8:	fff00000 	.word	0xfff00000
 80113ec:	0801b930 	.word	0x0801b930
 80113f0:	c0f00000 	.word	0xc0f00000
 80113f4:	3fe00000 	.word	0x3fe00000

080113f8 <log>:
 80113f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80113fc:	ed2d 8b02 	vpush	{d8}
 8011400:	b082      	sub	sp, #8
 8011402:	ed8d 0b00 	vstr	d0, [sp]
 8011406:	e9dd 2300 	ldrd	r2, r3, [sp]
 801140a:	2600      	movs	r6, #0
 801140c:	1994      	adds	r4, r2, r6
 801140e:	4e80      	ldr	r6, [pc, #512]	; (8011610 <log+0x218>)
 8011410:	4f80      	ldr	r7, [pc, #512]	; (8011614 <log+0x21c>)
 8011412:	eb43 0506 	adc.w	r5, r3, r6
 8011416:	42af      	cmp	r7, r5
 8011418:	f04f 36ff 	mov.w	r6, #4294967295
 801141c:	bf08      	it	eq
 801141e:	42a6      	cmpeq	r6, r4
 8011420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8011424:	d363      	bcc.n	80114ee <log+0xf6>
 8011426:	497c      	ldr	r1, [pc, #496]	; (8011618 <log+0x220>)
 8011428:	2000      	movs	r0, #0
 801142a:	428b      	cmp	r3, r1
 801142c:	bf08      	it	eq
 801142e:	4282      	cmpeq	r2, r0
 8011430:	f000 80de 	beq.w	80115f0 <log+0x1f8>
 8011434:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8011438:	ee30 7b47 	vsub.f64	d7, d0, d7
 801143c:	4b77      	ldr	r3, [pc, #476]	; (801161c <log+0x224>)
 801143e:	ee27 1b07 	vmul.f64	d1, d7, d7
 8011442:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8011446:	ee27 3b01 	vmul.f64	d3, d7, d1
 801144a:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 801144e:	eea6 4b07 	vfma.f64	d4, d6, d7
 8011452:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8011456:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 801145a:	eea6 4b01 	vfma.f64	d4, d6, d1
 801145e:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8011462:	eea5 6b07 	vfma.f64	d6, d5, d7
 8011466:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 801146a:	eea5 6b01 	vfma.f64	d6, d5, d1
 801146e:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 8011472:	eeb0 2b46 	vmov.f64	d2, d6
 8011476:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 801147a:	eea5 6b07 	vfma.f64	d6, d5, d7
 801147e:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 8011482:	eea5 6b01 	vfma.f64	d6, d5, d1
 8011486:	ed93 5b22 	vldr	d5, [r3, #136]	; 0x88
 801148a:	ed93 1b0e 	vldr	d1, [r3, #56]	; 0x38
 801148e:	eea5 6b03 	vfma.f64	d6, d5, d3
 8011492:	eea6 2b03 	vfma.f64	d2, d6, d3
 8011496:	ed9f 6b58 	vldr	d6, [pc, #352]	; 80115f8 <log+0x200>
 801149a:	eea2 4b03 	vfma.f64	d4, d2, d3
 801149e:	eeb0 2b47 	vmov.f64	d2, d7
 80114a2:	eea7 2b06 	vfma.f64	d2, d7, d6
 80114a6:	eea7 2b46 	vfms.f64	d2, d7, d6
 80114aa:	eeb0 6b47 	vmov.f64	d6, d7
 80114ae:	ee37 8b42 	vsub.f64	d8, d7, d2
 80114b2:	ee22 0b02 	vmul.f64	d0, d2, d2
 80114b6:	eea0 6b01 	vfma.f64	d6, d0, d1
 80114ba:	ee37 5b46 	vsub.f64	d5, d7, d6
 80114be:	ee37 7b02 	vadd.f64	d7, d7, d2
 80114c2:	eea0 5b01 	vfma.f64	d5, d0, d1
 80114c6:	ee21 1b08 	vmul.f64	d1, d1, d8
 80114ca:	eea1 5b07 	vfma.f64	d5, d1, d7
 80114ce:	eeb0 7b45 	vmov.f64	d7, d5
 80114d2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80114d6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80114da:	ed8d 7b00 	vstr	d7, [sp]
 80114de:	ed9d 0b00 	vldr	d0, [sp]
 80114e2:	b002      	add	sp, #8
 80114e4:	ecbd 8b02 	vpop	{d8}
 80114e8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80114ec:	4770      	bx	lr
 80114ee:	f1ac 0510 	sub.w	r5, ip, #16
 80114f2:	f647 74df 	movw	r4, #32735	; 0x7fdf
 80114f6:	42a5      	cmp	r5, r4
 80114f8:	d930      	bls.n	801155c <log+0x164>
 80114fa:	1890      	adds	r0, r2, r2
 80114fc:	eb43 0103 	adc.w	r1, r3, r3
 8011500:	4301      	orrs	r1, r0
 8011502:	d107      	bne.n	8011514 <log+0x11c>
 8011504:	2001      	movs	r0, #1
 8011506:	b002      	add	sp, #8
 8011508:	ecbd 8b02 	vpop	{d8}
 801150c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011510:	f000 b8ba 	b.w	8011688 <__math_divzero>
 8011514:	4942      	ldr	r1, [pc, #264]	; (8011620 <log+0x228>)
 8011516:	2000      	movs	r0, #0
 8011518:	428b      	cmp	r3, r1
 801151a:	bf08      	it	eq
 801151c:	4282      	cmpeq	r2, r0
 801151e:	d0de      	beq.n	80114de <log+0xe6>
 8011520:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
 8011524:	d104      	bne.n	8011530 <log+0x138>
 8011526:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 801152a:	ea31 010c 	bics.w	r1, r1, ip
 801152e:	d108      	bne.n	8011542 <log+0x14a>
 8011530:	ed9d 0b00 	vldr	d0, [sp]
 8011534:	b002      	add	sp, #8
 8011536:	ecbd 8b02 	vpop	{d8}
 801153a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 801153e:	f000 b8bb 	b.w	80116b8 <__math_invalid>
 8011542:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011600 <log+0x208>
 8011546:	ed9d 6b00 	vldr	d6, [sp]
 801154a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801154e:	ec56 5b17 	vmov	r5, r6, d7
 8011552:	4834      	ldr	r0, [pc, #208]	; (8011624 <log+0x22c>)
 8011554:	2400      	movs	r4, #0
 8011556:	192a      	adds	r2, r5, r4
 8011558:	eb46 0300 	adc.w	r3, r6, r0
 801155c:	2100      	movs	r1, #0
 801155e:	1851      	adds	r1, r2, r1
 8011560:	4931      	ldr	r1, [pc, #196]	; (8011628 <log+0x230>)
 8011562:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 8011566:	eb43 0101 	adc.w	r1, r3, r1
 801156a:	0d0c      	lsrs	r4, r1, #20
 801156c:	2500      	movs	r5, #0
 801156e:	ebb2 0805 	subs.w	r8, r2, r5
 8011572:	ea4f 5404 	mov.w	r4, r4, lsl #20
 8011576:	eb63 0904 	sbc.w	r9, r3, r4
 801157a:	4b28      	ldr	r3, [pc, #160]	; (801161c <log+0x224>)
 801157c:	f3c1 3046 	ubfx	r0, r1, #13, #7
 8011580:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 8011584:	ed92 7b24 	vldr	d7, [r2, #144]	; 0x90
 8011588:	ec49 8b16 	vmov	d6, r8, r9
 801158c:	1509      	asrs	r1, r1, #20
 801158e:	eea6 4b07 	vfma.f64	d4, d6, d7
 8011592:	ee07 1a90 	vmov	s15, r1
 8011596:	ee24 1b04 	vmul.f64	d1, d4, d4
 801159a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801159e:	ed93 5b00 	vldr	d5, [r3]
 80115a2:	ee24 0b01 	vmul.f64	d0, d4, d1
 80115a6:	ed93 3b02 	vldr	d3, [r3, #8]
 80115aa:	ed92 7b26 	vldr	d7, [r2, #152]	; 0x98
 80115ae:	eea5 7b06 	vfma.f64	d7, d5, d6
 80115b2:	ee34 5b07 	vadd.f64	d5, d4, d7
 80115b6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80115ba:	ee37 7b04 	vadd.f64	d7, d7, d4
 80115be:	eea3 7b06 	vfma.f64	d7, d3, d6
 80115c2:	ed93 6b04 	vldr	d6, [r3, #16]
 80115c6:	ed93 3b08 	vldr	d3, [r3, #32]
 80115ca:	eea6 7b01 	vfma.f64	d7, d6, d1
 80115ce:	ed93 6b06 	vldr	d6, [r3, #24]
 80115d2:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 80115d6:	eea3 6b04 	vfma.f64	d6, d3, d4
 80115da:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 80115de:	eea2 3b04 	vfma.f64	d3, d2, d4
 80115e2:	eea3 6b01 	vfma.f64	d6, d3, d1
 80115e6:	eea0 7b06 	vfma.f64	d7, d0, d6
 80115ea:	ee37 7b05 	vadd.f64	d7, d7, d5
 80115ee:	e774      	b.n	80114da <log+0xe2>
 80115f0:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8011608 <log+0x210>
 80115f4:	e771      	b.n	80114da <log+0xe2>
 80115f6:	bf00      	nop
 80115f8:	00000000 	.word	0x00000000
 80115fc:	41a00000 	.word	0x41a00000
 8011600:	00000000 	.word	0x00000000
 8011604:	43300000 	.word	0x43300000
	...
 8011610:	c0120000 	.word	0xc0120000
 8011614:	000308ff 	.word	0x000308ff
 8011618:	3ff00000 	.word	0x3ff00000
 801161c:	0801c1a0 	.word	0x0801c1a0
 8011620:	7ff00000 	.word	0x7ff00000
 8011624:	fcc00000 	.word	0xfcc00000
 8011628:	c01a0000 	.word	0xc01a0000

0801162c <with_errno>:
 801162c:	b513      	push	{r0, r1, r4, lr}
 801162e:	4604      	mov	r4, r0
 8011630:	ed8d 0b00 	vstr	d0, [sp]
 8011634:	f7fc ff96 	bl	800e564 <__errno>
 8011638:	ed9d 0b00 	vldr	d0, [sp]
 801163c:	6004      	str	r4, [r0, #0]
 801163e:	b002      	add	sp, #8
 8011640:	bd10      	pop	{r4, pc}

08011642 <xflow>:
 8011642:	b082      	sub	sp, #8
 8011644:	b158      	cbz	r0, 801165e <xflow+0x1c>
 8011646:	eeb1 7b40 	vneg.f64	d7, d0
 801164a:	ed8d 7b00 	vstr	d7, [sp]
 801164e:	ed9d 7b00 	vldr	d7, [sp]
 8011652:	2022      	movs	r0, #34	; 0x22
 8011654:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011658:	b002      	add	sp, #8
 801165a:	f7ff bfe7 	b.w	801162c <with_errno>
 801165e:	eeb0 7b40 	vmov.f64	d7, d0
 8011662:	e7f2      	b.n	801164a <xflow+0x8>
 8011664:	0000      	movs	r0, r0
	...

08011668 <__math_uflow>:
 8011668:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011670 <__math_uflow+0x8>
 801166c:	f7ff bfe9 	b.w	8011642 <xflow>
 8011670:	00000000 	.word	0x00000000
 8011674:	10000000 	.word	0x10000000

08011678 <__math_oflow>:
 8011678:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011680 <__math_oflow+0x8>
 801167c:	f7ff bfe1 	b.w	8011642 <xflow>
 8011680:	00000000 	.word	0x00000000
 8011684:	70000000 	.word	0x70000000

08011688 <__math_divzero>:
 8011688:	b082      	sub	sp, #8
 801168a:	2800      	cmp	r0, #0
 801168c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011690:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8011694:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8011698:	ed8d 7b00 	vstr	d7, [sp]
 801169c:	ed9d 0b00 	vldr	d0, [sp]
 80116a0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 80116b0 <__math_divzero+0x28>
 80116a4:	2022      	movs	r0, #34	; 0x22
 80116a6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80116aa:	b002      	add	sp, #8
 80116ac:	f7ff bfbe 	b.w	801162c <with_errno>
	...

080116b8 <__math_invalid>:
 80116b8:	eeb0 7b40 	vmov.f64	d7, d0
 80116bc:	eeb4 7b47 	vcmp.f64	d7, d7
 80116c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116c4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80116c8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80116cc:	d602      	bvs.n	80116d4 <__math_invalid+0x1c>
 80116ce:	2021      	movs	r0, #33	; 0x21
 80116d0:	f7ff bfac 	b.w	801162c <with_errno>
 80116d4:	4770      	bx	lr

080116d6 <__math_check_uflow>:
 80116d6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80116da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116de:	d102      	bne.n	80116e6 <__math_check_uflow+0x10>
 80116e0:	2022      	movs	r0, #34	; 0x22
 80116e2:	f7ff bfa3 	b.w	801162c <with_errno>
 80116e6:	4770      	bx	lr

080116e8 <__math_check_oflow>:
 80116e8:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8011708 <__math_check_oflow+0x20>
 80116ec:	eeb0 7bc0 	vabs.f64	d7, d0
 80116f0:	eeb4 7b46 	vcmp.f64	d7, d6
 80116f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116f8:	dd02      	ble.n	8011700 <__math_check_oflow+0x18>
 80116fa:	2022      	movs	r0, #34	; 0x22
 80116fc:	f7ff bf96 	b.w	801162c <with_errno>
 8011700:	4770      	bx	lr
 8011702:	bf00      	nop
 8011704:	f3af 8000 	nop.w
 8011708:	ffffffff 	.word	0xffffffff
 801170c:	7fefffff 	.word	0x7fefffff

08011710 <cos>:
 8011710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011712:	eeb0 7b40 	vmov.f64	d7, d0
 8011716:	ee17 3a90 	vmov	r3, s15
 801171a:	4a1f      	ldr	r2, [pc, #124]	; (8011798 <cos+0x88>)
 801171c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011720:	4293      	cmp	r3, r2
 8011722:	dc04      	bgt.n	801172e <cos+0x1e>
 8011724:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8011790 <cos+0x80>
 8011728:	f000 fa72 	bl	8011c10 <__kernel_cos>
 801172c:	e004      	b.n	8011738 <cos+0x28>
 801172e:	4a1b      	ldr	r2, [pc, #108]	; (801179c <cos+0x8c>)
 8011730:	4293      	cmp	r3, r2
 8011732:	dd04      	ble.n	801173e <cos+0x2e>
 8011734:	ee30 0b40 	vsub.f64	d0, d0, d0
 8011738:	b005      	add	sp, #20
 801173a:	f85d fb04 	ldr.w	pc, [sp], #4
 801173e:	4668      	mov	r0, sp
 8011740:	f000 f926 	bl	8011990 <__ieee754_rem_pio2>
 8011744:	f000 0003 	and.w	r0, r0, #3
 8011748:	2801      	cmp	r0, #1
 801174a:	d007      	beq.n	801175c <cos+0x4c>
 801174c:	2802      	cmp	r0, #2
 801174e:	d00e      	beq.n	801176e <cos+0x5e>
 8011750:	b9a0      	cbnz	r0, 801177c <cos+0x6c>
 8011752:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011756:	ed9d 0b00 	vldr	d0, [sp]
 801175a:	e7e5      	b.n	8011728 <cos+0x18>
 801175c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011760:	ed9d 0b00 	vldr	d0, [sp]
 8011764:	f000 fd40 	bl	80121e8 <__kernel_sin>
 8011768:	eeb1 0b40 	vneg.f64	d0, d0
 801176c:	e7e4      	b.n	8011738 <cos+0x28>
 801176e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011772:	ed9d 0b00 	vldr	d0, [sp]
 8011776:	f000 fa4b 	bl	8011c10 <__kernel_cos>
 801177a:	e7f5      	b.n	8011768 <cos+0x58>
 801177c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011780:	ed9d 0b00 	vldr	d0, [sp]
 8011784:	2001      	movs	r0, #1
 8011786:	f000 fd2f 	bl	80121e8 <__kernel_sin>
 801178a:	e7d5      	b.n	8011738 <cos+0x28>
 801178c:	f3af 8000 	nop.w
	...
 8011798:	3fe921fb 	.word	0x3fe921fb
 801179c:	7fefffff 	.word	0x7fefffff

080117a0 <sin>:
 80117a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80117a2:	eeb0 7b40 	vmov.f64	d7, d0
 80117a6:	ee17 3a90 	vmov	r3, s15
 80117aa:	4a1f      	ldr	r2, [pc, #124]	; (8011828 <sin+0x88>)
 80117ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80117b0:	4293      	cmp	r3, r2
 80117b2:	dc05      	bgt.n	80117c0 <sin+0x20>
 80117b4:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8011820 <sin+0x80>
 80117b8:	2000      	movs	r0, #0
 80117ba:	f000 fd15 	bl	80121e8 <__kernel_sin>
 80117be:	e004      	b.n	80117ca <sin+0x2a>
 80117c0:	4a1a      	ldr	r2, [pc, #104]	; (801182c <sin+0x8c>)
 80117c2:	4293      	cmp	r3, r2
 80117c4:	dd04      	ble.n	80117d0 <sin+0x30>
 80117c6:	ee30 0b40 	vsub.f64	d0, d0, d0
 80117ca:	b005      	add	sp, #20
 80117cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80117d0:	4668      	mov	r0, sp
 80117d2:	f000 f8dd 	bl	8011990 <__ieee754_rem_pio2>
 80117d6:	f000 0003 	and.w	r0, r0, #3
 80117da:	2801      	cmp	r0, #1
 80117dc:	d008      	beq.n	80117f0 <sin+0x50>
 80117de:	2802      	cmp	r0, #2
 80117e0:	d00d      	beq.n	80117fe <sin+0x5e>
 80117e2:	b9b0      	cbnz	r0, 8011812 <sin+0x72>
 80117e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117e8:	ed9d 0b00 	vldr	d0, [sp]
 80117ec:	2001      	movs	r0, #1
 80117ee:	e7e4      	b.n	80117ba <sin+0x1a>
 80117f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117f4:	ed9d 0b00 	vldr	d0, [sp]
 80117f8:	f000 fa0a 	bl	8011c10 <__kernel_cos>
 80117fc:	e7e5      	b.n	80117ca <sin+0x2a>
 80117fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011802:	ed9d 0b00 	vldr	d0, [sp]
 8011806:	2001      	movs	r0, #1
 8011808:	f000 fcee 	bl	80121e8 <__kernel_sin>
 801180c:	eeb1 0b40 	vneg.f64	d0, d0
 8011810:	e7db      	b.n	80117ca <sin+0x2a>
 8011812:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011816:	ed9d 0b00 	vldr	d0, [sp]
 801181a:	f000 f9f9 	bl	8011c10 <__kernel_cos>
 801181e:	e7f5      	b.n	801180c <sin+0x6c>
	...
 8011828:	3fe921fb 	.word	0x3fe921fb
 801182c:	7fefffff 	.word	0x7fefffff

08011830 <log10>:
 8011830:	b508      	push	{r3, lr}
 8011832:	ed2d 8b02 	vpush	{d8}
 8011836:	eeb0 8b40 	vmov.f64	d8, d0
 801183a:	f000 f831 	bl	80118a0 <__ieee754_log10>
 801183e:	4b16      	ldr	r3, [pc, #88]	; (8011898 <log10+0x68>)
 8011840:	f993 3000 	ldrsb.w	r3, [r3]
 8011844:	3301      	adds	r3, #1
 8011846:	d014      	beq.n	8011872 <log10+0x42>
 8011848:	eeb4 8b48 	vcmp.f64	d8, d8
 801184c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011850:	d60f      	bvs.n	8011872 <log10+0x42>
 8011852:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8011856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801185a:	d80a      	bhi.n	8011872 <log10+0x42>
 801185c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011864:	d108      	bne.n	8011878 <log10+0x48>
 8011866:	f7fc fe7d 	bl	800e564 <__errno>
 801186a:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011890 <log10+0x60>
 801186e:	2322      	movs	r3, #34	; 0x22
 8011870:	6003      	str	r3, [r0, #0]
 8011872:	ecbd 8b02 	vpop	{d8}
 8011876:	bd08      	pop	{r3, pc}
 8011878:	f7fc fe74 	bl	800e564 <__errno>
 801187c:	ecbd 8b02 	vpop	{d8}
 8011880:	2321      	movs	r3, #33	; 0x21
 8011882:	6003      	str	r3, [r0, #0]
 8011884:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011888:	4804      	ldr	r0, [pc, #16]	; (801189c <log10+0x6c>)
 801188a:	f000 bd85 	b.w	8012398 <nan>
 801188e:	bf00      	nop
 8011890:	00000000 	.word	0x00000000
 8011894:	fff00000 	.word	0xfff00000
 8011898:	24000548 	.word	0x24000548
 801189c:	0801b7c0 	.word	0x0801b7c0

080118a0 <__ieee754_log10>:
 80118a0:	b510      	push	{r4, lr}
 80118a2:	ed2d 8b02 	vpush	{d8}
 80118a6:	b082      	sub	sp, #8
 80118a8:	ed8d 0b00 	vstr	d0, [sp]
 80118ac:	9b01      	ldr	r3, [sp, #4]
 80118ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80118b2:	da28      	bge.n	8011906 <__ieee754_log10+0x66>
 80118b4:	9900      	ldr	r1, [sp, #0]
 80118b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80118ba:	430a      	orrs	r2, r1
 80118bc:	d109      	bne.n	80118d2 <__ieee754_log10+0x32>
 80118be:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8011958 <__ieee754_log10+0xb8>
 80118c2:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8011960 <__ieee754_log10+0xc0>
 80118c6:	ee86 0b07 	vdiv.f64	d0, d6, d7
 80118ca:	b002      	add	sp, #8
 80118cc:	ecbd 8b02 	vpop	{d8}
 80118d0:	bd10      	pop	{r4, pc}
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	da04      	bge.n	80118e0 <__ieee754_log10+0x40>
 80118d6:	ed9d 7b00 	vldr	d7, [sp]
 80118da:	ee37 6b47 	vsub.f64	d6, d7, d7
 80118de:	e7f0      	b.n	80118c2 <__ieee754_log10+0x22>
 80118e0:	ed9d 6b00 	vldr	d6, [sp]
 80118e4:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011968 <__ieee754_log10+0xc8>
 80118e8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80118ec:	ed8d 7b00 	vstr	d7, [sp]
 80118f0:	9b01      	ldr	r3, [sp, #4]
 80118f2:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80118f6:	4924      	ldr	r1, [pc, #144]	; (8011988 <__ieee754_log10+0xe8>)
 80118f8:	428b      	cmp	r3, r1
 80118fa:	dd06      	ble.n	801190a <__ieee754_log10+0x6a>
 80118fc:	ed9d 7b00 	vldr	d7, [sp]
 8011900:	ee37 0b07 	vadd.f64	d0, d7, d7
 8011904:	e7e1      	b.n	80118ca <__ieee754_log10+0x2a>
 8011906:	2200      	movs	r2, #0
 8011908:	e7f5      	b.n	80118f6 <__ieee754_log10+0x56>
 801190a:	1518      	asrs	r0, r3, #20
 801190c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8011910:	4410      	add	r0, r2
 8011912:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8011916:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 801191a:	ee08 3a10 	vmov	s16, r3
 801191e:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8011922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011926:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801192a:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801192e:	ec43 2b10 	vmov	d0, r2, r3
 8011932:	f7ff fd61 	bl	80113f8 <log>
 8011936:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011970 <__ieee754_log10+0xd0>
 801193a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801193e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011978 <__ieee754_log10+0xd8>
 8011942:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8011946:	eea8 0b07 	vfma.f64	d0, d8, d7
 801194a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8011980 <__ieee754_log10+0xe0>
 801194e:	eea8 0b07 	vfma.f64	d0, d8, d7
 8011952:	e7ba      	b.n	80118ca <__ieee754_log10+0x2a>
 8011954:	f3af 8000 	nop.w
 8011958:	00000000 	.word	0x00000000
 801195c:	c3500000 	.word	0xc3500000
	...
 801196c:	43500000 	.word	0x43500000
 8011970:	1526e50e 	.word	0x1526e50e
 8011974:	3fdbcb7b 	.word	0x3fdbcb7b
 8011978:	11f12b36 	.word	0x11f12b36
 801197c:	3d59fef3 	.word	0x3d59fef3
 8011980:	509f6000 	.word	0x509f6000
 8011984:	3fd34413 	.word	0x3fd34413
 8011988:	7fefffff 	.word	0x7fefffff
 801198c:	00000000 	.word	0x00000000

08011990 <__ieee754_rem_pio2>:
 8011990:	b570      	push	{r4, r5, r6, lr}
 8011992:	eeb0 7b40 	vmov.f64	d7, d0
 8011996:	ee17 5a90 	vmov	r5, s15
 801199a:	4b97      	ldr	r3, [pc, #604]	; (8011bf8 <__ieee754_rem_pio2+0x268>)
 801199c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80119a0:	429e      	cmp	r6, r3
 80119a2:	b088      	sub	sp, #32
 80119a4:	4604      	mov	r4, r0
 80119a6:	dc07      	bgt.n	80119b8 <__ieee754_rem_pio2+0x28>
 80119a8:	2200      	movs	r2, #0
 80119aa:	2300      	movs	r3, #0
 80119ac:	ed84 0b00 	vstr	d0, [r4]
 80119b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80119b4:	2000      	movs	r0, #0
 80119b6:	e01b      	b.n	80119f0 <__ieee754_rem_pio2+0x60>
 80119b8:	4b90      	ldr	r3, [pc, #576]	; (8011bfc <__ieee754_rem_pio2+0x26c>)
 80119ba:	429e      	cmp	r6, r3
 80119bc:	dc3b      	bgt.n	8011a36 <__ieee754_rem_pio2+0xa6>
 80119be:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80119c2:	2d00      	cmp	r5, #0
 80119c4:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8011bb8 <__ieee754_rem_pio2+0x228>
 80119c8:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 80119cc:	dd19      	ble.n	8011a02 <__ieee754_rem_pio2+0x72>
 80119ce:	ee30 7b46 	vsub.f64	d7, d0, d6
 80119d2:	429e      	cmp	r6, r3
 80119d4:	d00e      	beq.n	80119f4 <__ieee754_rem_pio2+0x64>
 80119d6:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8011bc0 <__ieee754_rem_pio2+0x230>
 80119da:	ee37 5b46 	vsub.f64	d5, d7, d6
 80119de:	ee37 7b45 	vsub.f64	d7, d7, d5
 80119e2:	ed84 5b00 	vstr	d5, [r4]
 80119e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80119ea:	ed84 7b02 	vstr	d7, [r4, #8]
 80119ee:	2001      	movs	r0, #1
 80119f0:	b008      	add	sp, #32
 80119f2:	bd70      	pop	{r4, r5, r6, pc}
 80119f4:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011bc8 <__ieee754_rem_pio2+0x238>
 80119f8:	ee37 7b46 	vsub.f64	d7, d7, d6
 80119fc:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011bd0 <__ieee754_rem_pio2+0x240>
 8011a00:	e7eb      	b.n	80119da <__ieee754_rem_pio2+0x4a>
 8011a02:	429e      	cmp	r6, r3
 8011a04:	ee30 7b06 	vadd.f64	d7, d0, d6
 8011a08:	d00e      	beq.n	8011a28 <__ieee754_rem_pio2+0x98>
 8011a0a:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8011bc0 <__ieee754_rem_pio2+0x230>
 8011a0e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8011a12:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011a16:	ed84 5b00 	vstr	d5, [r4]
 8011a1a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8011a22:	ed84 7b02 	vstr	d7, [r4, #8]
 8011a26:	e7e3      	b.n	80119f0 <__ieee754_rem_pio2+0x60>
 8011a28:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011bc8 <__ieee754_rem_pio2+0x238>
 8011a2c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011a30:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011bd0 <__ieee754_rem_pio2+0x240>
 8011a34:	e7eb      	b.n	8011a0e <__ieee754_rem_pio2+0x7e>
 8011a36:	4b72      	ldr	r3, [pc, #456]	; (8011c00 <__ieee754_rem_pio2+0x270>)
 8011a38:	429e      	cmp	r6, r3
 8011a3a:	dc6e      	bgt.n	8011b1a <__ieee754_rem_pio2+0x18a>
 8011a3c:	f000 fc2c 	bl	8012298 <fabs>
 8011a40:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011a44:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8011bd8 <__ieee754_rem_pio2+0x248>
 8011a48:	eea0 7b06 	vfma.f64	d7, d0, d6
 8011a4c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8011a50:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8011a54:	ee17 0a90 	vmov	r0, s15
 8011a58:	eeb1 4b45 	vneg.f64	d4, d5
 8011a5c:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8011bb8 <__ieee754_rem_pio2+0x228>
 8011a60:	eea5 0b47 	vfms.f64	d0, d5, d7
 8011a64:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8011bc0 <__ieee754_rem_pio2+0x230>
 8011a68:	281f      	cmp	r0, #31
 8011a6a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8011a6e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011a72:	dc08      	bgt.n	8011a86 <__ieee754_rem_pio2+0xf6>
 8011a74:	4b63      	ldr	r3, [pc, #396]	; (8011c04 <__ieee754_rem_pio2+0x274>)
 8011a76:	1e42      	subs	r2, r0, #1
 8011a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a7c:	42b3      	cmp	r3, r6
 8011a7e:	d002      	beq.n	8011a86 <__ieee754_rem_pio2+0xf6>
 8011a80:	ed84 6b00 	vstr	d6, [r4]
 8011a84:	e024      	b.n	8011ad0 <__ieee754_rem_pio2+0x140>
 8011a86:	ee16 3a90 	vmov	r3, s13
 8011a8a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011a8e:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8011a92:	2b10      	cmp	r3, #16
 8011a94:	ea4f 5226 	mov.w	r2, r6, asr #20
 8011a98:	ddf2      	ble.n	8011a80 <__ieee754_rem_pio2+0xf0>
 8011a9a:	eeb0 6b40 	vmov.f64	d6, d0
 8011a9e:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8011bc8 <__ieee754_rem_pio2+0x238>
 8011aa2:	eea4 6b03 	vfma.f64	d6, d4, d3
 8011aa6:	ee30 7b46 	vsub.f64	d7, d0, d6
 8011aaa:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011aae:	ed9f 3b48 	vldr	d3, [pc, #288]	; 8011bd0 <__ieee754_rem_pio2+0x240>
 8011ab2:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8011ab6:	ee36 3b47 	vsub.f64	d3, d6, d7
 8011aba:	ee13 3a90 	vmov	r3, s7
 8011abe:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011ac2:	1ad3      	subs	r3, r2, r3
 8011ac4:	2b31      	cmp	r3, #49	; 0x31
 8011ac6:	dc17      	bgt.n	8011af8 <__ieee754_rem_pio2+0x168>
 8011ac8:	eeb0 0b46 	vmov.f64	d0, d6
 8011acc:	ed84 3b00 	vstr	d3, [r4]
 8011ad0:	ed94 6b00 	vldr	d6, [r4]
 8011ad4:	2d00      	cmp	r5, #0
 8011ad6:	ee30 0b46 	vsub.f64	d0, d0, d6
 8011ada:	ee30 7b47 	vsub.f64	d7, d0, d7
 8011ade:	ed84 7b02 	vstr	d7, [r4, #8]
 8011ae2:	da85      	bge.n	80119f0 <__ieee754_rem_pio2+0x60>
 8011ae4:	eeb1 6b46 	vneg.f64	d6, d6
 8011ae8:	ed84 6b00 	vstr	d6, [r4]
 8011aec:	eeb1 7b47 	vneg.f64	d7, d7
 8011af0:	4240      	negs	r0, r0
 8011af2:	ed84 7b02 	vstr	d7, [r4, #8]
 8011af6:	e77b      	b.n	80119f0 <__ieee754_rem_pio2+0x60>
 8011af8:	ed9f 3b39 	vldr	d3, [pc, #228]	; 8011be0 <__ieee754_rem_pio2+0x250>
 8011afc:	eeb0 0b46 	vmov.f64	d0, d6
 8011b00:	eea4 0b03 	vfma.f64	d0, d4, d3
 8011b04:	ee36 7b40 	vsub.f64	d7, d6, d0
 8011b08:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8011be8 <__ieee754_rem_pio2+0x258>
 8011b0c:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011b10:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8011b14:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011b18:	e7b2      	b.n	8011a80 <__ieee754_rem_pio2+0xf0>
 8011b1a:	4b3b      	ldr	r3, [pc, #236]	; (8011c08 <__ieee754_rem_pio2+0x278>)
 8011b1c:	429e      	cmp	r6, r3
 8011b1e:	dd06      	ble.n	8011b2e <__ieee754_rem_pio2+0x19e>
 8011b20:	ee30 7b40 	vsub.f64	d7, d0, d0
 8011b24:	ed80 7b02 	vstr	d7, [r0, #8]
 8011b28:	ed80 7b00 	vstr	d7, [r0]
 8011b2c:	e742      	b.n	80119b4 <__ieee754_rem_pio2+0x24>
 8011b2e:	1532      	asrs	r2, r6, #20
 8011b30:	ee10 0a10 	vmov	r0, s0
 8011b34:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8011b38:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8011b3c:	ec41 0b17 	vmov	d7, r0, r1
 8011b40:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011b44:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8011bf0 <__ieee754_rem_pio2+0x260>
 8011b48:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011b4c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011b50:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011b54:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011b58:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011b5c:	a902      	add	r1, sp, #8
 8011b5e:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011b62:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011b66:	ed8d 6b04 	vstr	d6, [sp, #16]
 8011b6a:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011b6e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011b72:	2603      	movs	r6, #3
 8011b74:	4608      	mov	r0, r1
 8011b76:	ed91 7b04 	vldr	d7, [r1, #16]
 8011b7a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b82:	4633      	mov	r3, r6
 8011b84:	f1a1 0108 	sub.w	r1, r1, #8
 8011b88:	f106 36ff 	add.w	r6, r6, #4294967295
 8011b8c:	d0f3      	beq.n	8011b76 <__ieee754_rem_pio2+0x1e6>
 8011b8e:	491f      	ldr	r1, [pc, #124]	; (8011c0c <__ieee754_rem_pio2+0x27c>)
 8011b90:	9101      	str	r1, [sp, #4]
 8011b92:	2102      	movs	r1, #2
 8011b94:	9100      	str	r1, [sp, #0]
 8011b96:	4621      	mov	r1, r4
 8011b98:	f000 f8a6 	bl	8011ce8 <__kernel_rem_pio2>
 8011b9c:	2d00      	cmp	r5, #0
 8011b9e:	f6bf af27 	bge.w	80119f0 <__ieee754_rem_pio2+0x60>
 8011ba2:	ed94 7b00 	vldr	d7, [r4]
 8011ba6:	eeb1 7b47 	vneg.f64	d7, d7
 8011baa:	ed84 7b00 	vstr	d7, [r4]
 8011bae:	ed94 7b02 	vldr	d7, [r4, #8]
 8011bb2:	e79b      	b.n	8011aec <__ieee754_rem_pio2+0x15c>
 8011bb4:	f3af 8000 	nop.w
 8011bb8:	54400000 	.word	0x54400000
 8011bbc:	3ff921fb 	.word	0x3ff921fb
 8011bc0:	1a626331 	.word	0x1a626331
 8011bc4:	3dd0b461 	.word	0x3dd0b461
 8011bc8:	1a600000 	.word	0x1a600000
 8011bcc:	3dd0b461 	.word	0x3dd0b461
 8011bd0:	2e037073 	.word	0x2e037073
 8011bd4:	3ba3198a 	.word	0x3ba3198a
 8011bd8:	6dc9c883 	.word	0x6dc9c883
 8011bdc:	3fe45f30 	.word	0x3fe45f30
 8011be0:	2e000000 	.word	0x2e000000
 8011be4:	3ba3198a 	.word	0x3ba3198a
 8011be8:	252049c1 	.word	0x252049c1
 8011bec:	397b839a 	.word	0x397b839a
 8011bf0:	00000000 	.word	0x00000000
 8011bf4:	41700000 	.word	0x41700000
 8011bf8:	3fe921fb 	.word	0x3fe921fb
 8011bfc:	4002d97b 	.word	0x4002d97b
 8011c00:	413921fb 	.word	0x413921fb
 8011c04:	0801ca30 	.word	0x0801ca30
 8011c08:	7fefffff 	.word	0x7fefffff
 8011c0c:	0801cab0 	.word	0x0801cab0

08011c10 <__kernel_cos>:
 8011c10:	ee10 1a90 	vmov	r1, s1
 8011c14:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8011c18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011c1c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8011c20:	da05      	bge.n	8011c2e <__kernel_cos+0x1e>
 8011c22:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011c26:	ee17 3a90 	vmov	r3, s15
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d03d      	beq.n	8011caa <__kernel_cos+0x9a>
 8011c2e:	ee20 3b00 	vmul.f64	d3, d0, d0
 8011c32:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8011cb0 <__kernel_cos+0xa0>
 8011c36:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011cb8 <__kernel_cos+0xa8>
 8011c3a:	eea3 6b07 	vfma.f64	d6, d3, d7
 8011c3e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011cc0 <__kernel_cos+0xb0>
 8011c42:	eea6 7b03 	vfma.f64	d7, d6, d3
 8011c46:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011cc8 <__kernel_cos+0xb8>
 8011c4a:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011c4e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011cd0 <__kernel_cos+0xc0>
 8011c52:	4b23      	ldr	r3, [pc, #140]	; (8011ce0 <__kernel_cos+0xd0>)
 8011c54:	eea6 7b03 	vfma.f64	d7, d6, d3
 8011c58:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011cd8 <__kernel_cos+0xc8>
 8011c5c:	4299      	cmp	r1, r3
 8011c5e:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011c62:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011c66:	ee26 5b03 	vmul.f64	d5, d6, d3
 8011c6a:	ee23 7b07 	vmul.f64	d7, d3, d7
 8011c6e:	ee21 6b40 	vnmul.f64	d6, d1, d0
 8011c72:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011c76:	dc04      	bgt.n	8011c82 <__kernel_cos+0x72>
 8011c78:	ee37 6b46 	vsub.f64	d6, d7, d6
 8011c7c:	ee34 0b46 	vsub.f64	d0, d4, d6
 8011c80:	4770      	bx	lr
 8011c82:	4b18      	ldr	r3, [pc, #96]	; (8011ce4 <__kernel_cos+0xd4>)
 8011c84:	4299      	cmp	r1, r3
 8011c86:	dc0d      	bgt.n	8011ca4 <__kernel_cos+0x94>
 8011c88:	2200      	movs	r2, #0
 8011c8a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8011c8e:	ec43 2b15 	vmov	d5, r2, r3
 8011c92:	ee34 0b45 	vsub.f64	d0, d4, d5
 8011c96:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011c9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011c9e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011ca2:	4770      	bx	lr
 8011ca4:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8011ca8:	e7f3      	b.n	8011c92 <__kernel_cos+0x82>
 8011caa:	eeb0 0b44 	vmov.f64	d0, d4
 8011cae:	4770      	bx	lr
 8011cb0:	be8838d4 	.word	0xbe8838d4
 8011cb4:	bda8fae9 	.word	0xbda8fae9
 8011cb8:	bdb4b1c4 	.word	0xbdb4b1c4
 8011cbc:	3e21ee9e 	.word	0x3e21ee9e
 8011cc0:	809c52ad 	.word	0x809c52ad
 8011cc4:	be927e4f 	.word	0xbe927e4f
 8011cc8:	19cb1590 	.word	0x19cb1590
 8011ccc:	3efa01a0 	.word	0x3efa01a0
 8011cd0:	16c15177 	.word	0x16c15177
 8011cd4:	bf56c16c 	.word	0xbf56c16c
 8011cd8:	5555554c 	.word	0x5555554c
 8011cdc:	3fa55555 	.word	0x3fa55555
 8011ce0:	3fd33332 	.word	0x3fd33332
 8011ce4:	3fe90000 	.word	0x3fe90000

08011ce8 <__kernel_rem_pio2>:
 8011ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cec:	ed2d 8b06 	vpush	{d8-d10}
 8011cf0:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 8011cf4:	469b      	mov	fp, r3
 8011cf6:	460f      	mov	r7, r1
 8011cf8:	4bcf      	ldr	r3, [pc, #828]	; (8012038 <__kernel_rem_pio2+0x350>)
 8011cfa:	99a0      	ldr	r1, [sp, #640]	; 0x280
 8011cfc:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8011d00:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8011d04:	9000      	str	r0, [sp, #0]
 8011d06:	f112 0f14 	cmn.w	r2, #20
 8011d0a:	bfa8      	it	ge
 8011d0c:	2318      	movge	r3, #24
 8011d0e:	f10b 31ff 	add.w	r1, fp, #4294967295
 8011d12:	bfb8      	it	lt
 8011d14:	2300      	movlt	r3, #0
 8011d16:	f06f 0417 	mvn.w	r4, #23
 8011d1a:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 8012020 <__kernel_rem_pio2+0x338>
 8011d1e:	bfa4      	itt	ge
 8011d20:	f1a2 0a03 	subge.w	sl, r2, #3
 8011d24:	fb9a f3f3 	sdivge	r3, sl, r3
 8011d28:	fb03 4404 	mla	r4, r3, r4, r4
 8011d2c:	1a5d      	subs	r5, r3, r1
 8011d2e:	4414      	add	r4, r2
 8011d30:	eb09 0601 	add.w	r6, r9, r1
 8011d34:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 8011d38:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	42b2      	cmp	r2, r6
 8011d40:	dd12      	ble.n	8011d68 <__kernel_rem_pio2+0x80>
 8011d42:	aa18      	add	r2, sp, #96	; 0x60
 8011d44:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8011d48:	460e      	mov	r6, r1
 8011d4a:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 8011d4e:	f1cb 0a01 	rsb	sl, fp, #1
 8011d52:	eb0a 0006 	add.w	r0, sl, r6
 8011d56:	4581      	cmp	r9, r0
 8011d58:	db25      	blt.n	8011da6 <__kernel_rem_pio2+0xbe>
 8011d5a:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 8012020 <__kernel_rem_pio2+0x338>
 8011d5e:	f8dd e000 	ldr.w	lr, [sp]
 8011d62:	4615      	mov	r5, r2
 8011d64:	2000      	movs	r0, #0
 8011d66:	e015      	b.n	8011d94 <__kernel_rem_pio2+0xac>
 8011d68:	42d5      	cmn	r5, r2
 8011d6a:	d409      	bmi.n	8011d80 <__kernel_rem_pio2+0x98>
 8011d6c:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 8011d70:	ee07 0a90 	vmov	s15, r0
 8011d74:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011d78:	eca8 7b02 	vstmia	r8!, {d7}
 8011d7c:	3201      	adds	r2, #1
 8011d7e:	e7de      	b.n	8011d3e <__kernel_rem_pio2+0x56>
 8011d80:	eeb0 7b46 	vmov.f64	d7, d6
 8011d84:	e7f8      	b.n	8011d78 <__kernel_rem_pio2+0x90>
 8011d86:	ecbe 5b02 	vldmia	lr!, {d5}
 8011d8a:	ed95 6b00 	vldr	d6, [r5]
 8011d8e:	3001      	adds	r0, #1
 8011d90:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011d94:	4288      	cmp	r0, r1
 8011d96:	f1a5 0508 	sub.w	r5, r5, #8
 8011d9a:	ddf4      	ble.n	8011d86 <__kernel_rem_pio2+0x9e>
 8011d9c:	eca8 7b02 	vstmia	r8!, {d7}
 8011da0:	3208      	adds	r2, #8
 8011da2:	3601      	adds	r6, #1
 8011da4:	e7d5      	b.n	8011d52 <__kernel_rem_pio2+0x6a>
 8011da6:	aa04      	add	r2, sp, #16
 8011da8:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 8012028 <__kernel_rem_pio2+0x340>
 8011dac:	ed9f aba0 	vldr	d10, [pc, #640]	; 8012030 <__kernel_rem_pio2+0x348>
 8011db0:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8011db4:	9201      	str	r2, [sp, #4]
 8011db6:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 8011dba:	464e      	mov	r6, r9
 8011dbc:	ab90      	add	r3, sp, #576	; 0x240
 8011dbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011dc2:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 8011dc6:	ab04      	add	r3, sp, #16
 8011dc8:	4618      	mov	r0, r3
 8011dca:	4632      	mov	r2, r6
 8011dcc:	2a00      	cmp	r2, #0
 8011dce:	dc4e      	bgt.n	8011e6e <__kernel_rem_pio2+0x186>
 8011dd0:	4620      	mov	r0, r4
 8011dd2:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8011dd6:	f000 fae7 	bl	80123a8 <scalbn>
 8011dda:	eeb0 8b40 	vmov.f64	d8, d0
 8011dde:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8011de2:	ee28 0b00 	vmul.f64	d0, d8, d0
 8011de6:	f000 fa63 	bl	80122b0 <floor>
 8011dea:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011dee:	eea0 8b47 	vfms.f64	d8, d0, d7
 8011df2:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8011df6:	2c00      	cmp	r4, #0
 8011df8:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011dfc:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8011e00:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011e04:	ee17 8a90 	vmov	r8, s15
 8011e08:	dd46      	ble.n	8011e98 <__kernel_rem_pio2+0x1b0>
 8011e0a:	1e70      	subs	r0, r6, #1
 8011e0c:	aa04      	add	r2, sp, #16
 8011e0e:	f1c4 0c18 	rsb	ip, r4, #24
 8011e12:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 8011e16:	fa45 f20c 	asr.w	r2, r5, ip
 8011e1a:	4490      	add	r8, r2
 8011e1c:	fa02 f20c 	lsl.w	r2, r2, ip
 8011e20:	1aad      	subs	r5, r5, r2
 8011e22:	aa04      	add	r2, sp, #16
 8011e24:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8011e28:	f1c4 0217 	rsb	r2, r4, #23
 8011e2c:	4115      	asrs	r5, r2
 8011e2e:	2d00      	cmp	r5, #0
 8011e30:	dd41      	ble.n	8011eb6 <__kernel_rem_pio2+0x1ce>
 8011e32:	f04f 0c00 	mov.w	ip, #0
 8011e36:	f108 0801 	add.w	r8, r8, #1
 8011e3a:	4660      	mov	r0, ip
 8011e3c:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8011e40:	4566      	cmp	r6, ip
 8011e42:	dc69      	bgt.n	8011f18 <__kernel_rem_pio2+0x230>
 8011e44:	2c00      	cmp	r4, #0
 8011e46:	dd03      	ble.n	8011e50 <__kernel_rem_pio2+0x168>
 8011e48:	2c01      	cmp	r4, #1
 8011e4a:	d076      	beq.n	8011f3a <__kernel_rem_pio2+0x252>
 8011e4c:	2c02      	cmp	r4, #2
 8011e4e:	d07f      	beq.n	8011f50 <__kernel_rem_pio2+0x268>
 8011e50:	2d02      	cmp	r5, #2
 8011e52:	d130      	bne.n	8011eb6 <__kernel_rem_pio2+0x1ce>
 8011e54:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011e58:	ee30 8b48 	vsub.f64	d8, d0, d8
 8011e5c:	b358      	cbz	r0, 8011eb6 <__kernel_rem_pio2+0x1ce>
 8011e5e:	4620      	mov	r0, r4
 8011e60:	9102      	str	r1, [sp, #8]
 8011e62:	f000 faa1 	bl	80123a8 <scalbn>
 8011e66:	9902      	ldr	r1, [sp, #8]
 8011e68:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011e6c:	e023      	b.n	8011eb6 <__kernel_rem_pio2+0x1ce>
 8011e6e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8011e72:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011e76:	3a01      	subs	r2, #1
 8011e78:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8011e7c:	ad68      	add	r5, sp, #416	; 0x1a0
 8011e7e:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8011e82:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8011e86:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8011e8a:	eca0 0a01 	vstmia	r0!, {s0}
 8011e8e:	ed95 0b00 	vldr	d0, [r5]
 8011e92:	ee37 0b00 	vadd.f64	d0, d7, d0
 8011e96:	e799      	b.n	8011dcc <__kernel_rem_pio2+0xe4>
 8011e98:	d105      	bne.n	8011ea6 <__kernel_rem_pio2+0x1be>
 8011e9a:	1e72      	subs	r2, r6, #1
 8011e9c:	a804      	add	r0, sp, #16
 8011e9e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8011ea2:	15ed      	asrs	r5, r5, #23
 8011ea4:	e7c3      	b.n	8011e2e <__kernel_rem_pio2+0x146>
 8011ea6:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011eaa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011eb2:	da2f      	bge.n	8011f14 <__kernel_rem_pio2+0x22c>
 8011eb4:	2500      	movs	r5, #0
 8011eb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ebe:	f040 8087 	bne.w	8011fd0 <__kernel_rem_pio2+0x2e8>
 8011ec2:	1e73      	subs	r3, r6, #1
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f04f 0c00 	mov.w	ip, #0
 8011eca:	4548      	cmp	r0, r9
 8011ecc:	da47      	bge.n	8011f5e <__kernel_rem_pio2+0x276>
 8011ece:	f1bc 0f00 	cmp.w	ip, #0
 8011ed2:	d070      	beq.n	8011fb6 <__kernel_rem_pio2+0x2ce>
 8011ed4:	aa04      	add	r2, sp, #16
 8011ed6:	3c18      	subs	r4, #24
 8011ed8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8011edc:	2a00      	cmp	r2, #0
 8011ede:	d075      	beq.n	8011fcc <__kernel_rem_pio2+0x2e4>
 8011ee0:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011ee4:	4620      	mov	r0, r4
 8011ee6:	9300      	str	r3, [sp, #0]
 8011ee8:	f000 fa5e 	bl	80123a8 <scalbn>
 8011eec:	9b00      	ldr	r3, [sp, #0]
 8011eee:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8012028 <__kernel_rem_pio2+0x340>
 8011ef2:	461a      	mov	r2, r3
 8011ef4:	2a00      	cmp	r2, #0
 8011ef6:	f280 80ac 	bge.w	8012052 <__kernel_rem_pio2+0x36a>
 8011efa:	4619      	mov	r1, r3
 8011efc:	2000      	movs	r0, #0
 8011efe:	2900      	cmp	r1, #0
 8011f00:	f2c0 80cd 	blt.w	801209e <__kernel_rem_pio2+0x3b6>
 8011f04:	aa68      	add	r2, sp, #416	; 0x1a0
 8011f06:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 8011f0a:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8012020 <__kernel_rem_pio2+0x338>
 8011f0e:	4e4b      	ldr	r6, [pc, #300]	; (801203c <__kernel_rem_pio2+0x354>)
 8011f10:	2200      	movs	r2, #0
 8011f12:	e0b8      	b.n	8012086 <__kernel_rem_pio2+0x39e>
 8011f14:	2502      	movs	r5, #2
 8011f16:	e78c      	b.n	8011e32 <__kernel_rem_pio2+0x14a>
 8011f18:	681a      	ldr	r2, [r3, #0]
 8011f1a:	b948      	cbnz	r0, 8011f30 <__kernel_rem_pio2+0x248>
 8011f1c:	b11a      	cbz	r2, 8011f26 <__kernel_rem_pio2+0x23e>
 8011f1e:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8011f22:	601a      	str	r2, [r3, #0]
 8011f24:	2201      	movs	r2, #1
 8011f26:	f10c 0c01 	add.w	ip, ip, #1
 8011f2a:	3304      	adds	r3, #4
 8011f2c:	4610      	mov	r0, r2
 8011f2e:	e787      	b.n	8011e40 <__kernel_rem_pio2+0x158>
 8011f30:	ebae 0202 	sub.w	r2, lr, r2
 8011f34:	601a      	str	r2, [r3, #0]
 8011f36:	4602      	mov	r2, r0
 8011f38:	e7f5      	b.n	8011f26 <__kernel_rem_pio2+0x23e>
 8011f3a:	1e72      	subs	r2, r6, #1
 8011f3c:	ab04      	add	r3, sp, #16
 8011f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f42:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011f46:	f10d 0c10 	add.w	ip, sp, #16
 8011f4a:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 8011f4e:	e77f      	b.n	8011e50 <__kernel_rem_pio2+0x168>
 8011f50:	1e72      	subs	r2, r6, #1
 8011f52:	ab04      	add	r3, sp, #16
 8011f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f58:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011f5c:	e7f3      	b.n	8011f46 <__kernel_rem_pio2+0x25e>
 8011f5e:	aa04      	add	r2, sp, #16
 8011f60:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8011f64:	3801      	subs	r0, #1
 8011f66:	ea4c 0c02 	orr.w	ip, ip, r2
 8011f6a:	e7ae      	b.n	8011eca <__kernel_rem_pio2+0x1e2>
 8011f6c:	3001      	adds	r0, #1
 8011f6e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011f72:	2a00      	cmp	r2, #0
 8011f74:	d0fa      	beq.n	8011f6c <__kernel_rem_pio2+0x284>
 8011f76:	eb06 020b 	add.w	r2, r6, fp
 8011f7a:	ad18      	add	r5, sp, #96	; 0x60
 8011f7c:	1c73      	adds	r3, r6, #1
 8011f7e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8011f82:	4406      	add	r6, r0
 8011f84:	429e      	cmp	r6, r3
 8011f86:	f6ff af19 	blt.w	8011dbc <__kernel_rem_pio2+0xd4>
 8011f8a:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 8011f8e:	9d00      	ldr	r5, [sp, #0]
 8011f90:	ee07 0a90 	vmov	s15, r0
 8011f94:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011f98:	2000      	movs	r0, #0
 8011f9a:	eca2 7b02 	vstmia	r2!, {d7}
 8011f9e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8012020 <__kernel_rem_pio2+0x338>
 8011fa2:	4694      	mov	ip, r2
 8011fa4:	4288      	cmp	r0, r1
 8011fa6:	dd09      	ble.n	8011fbc <__kernel_rem_pio2+0x2d4>
 8011fa8:	a868      	add	r0, sp, #416	; 0x1a0
 8011faa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8011fae:	ed80 7b00 	vstr	d7, [r0]
 8011fb2:	3301      	adds	r3, #1
 8011fb4:	e7e6      	b.n	8011f84 <__kernel_rem_pio2+0x29c>
 8011fb6:	9b01      	ldr	r3, [sp, #4]
 8011fb8:	2001      	movs	r0, #1
 8011fba:	e7d8      	b.n	8011f6e <__kernel_rem_pio2+0x286>
 8011fbc:	ecb5 5b02 	vldmia	r5!, {d5}
 8011fc0:	ed3c 6b02 	vldmdb	ip!, {d6}
 8011fc4:	3001      	adds	r0, #1
 8011fc6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011fca:	e7eb      	b.n	8011fa4 <__kernel_rem_pio2+0x2bc>
 8011fcc:	3b01      	subs	r3, #1
 8011fce:	e781      	b.n	8011ed4 <__kernel_rem_pio2+0x1ec>
 8011fd0:	4260      	negs	r0, r4
 8011fd2:	eeb0 0b48 	vmov.f64	d0, d8
 8011fd6:	f000 f9e7 	bl	80123a8 <scalbn>
 8011fda:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8012030 <__kernel_rem_pio2+0x348>
 8011fde:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8011fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fe6:	db2b      	blt.n	8012040 <__kernel_rem_pio2+0x358>
 8011fe8:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8012028 <__kernel_rem_pio2+0x340>
 8011fec:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011ff0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011ff4:	aa04      	add	r2, sp, #16
 8011ff6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8011ffa:	eea5 0b46 	vfms.f64	d0, d5, d6
 8011ffe:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012002:	a904      	add	r1, sp, #16
 8012004:	ee10 3a10 	vmov	r3, s0
 8012008:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801200c:	ee17 2a10 	vmov	r2, s14
 8012010:	1c73      	adds	r3, r6, #1
 8012012:	3418      	adds	r4, #24
 8012014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8012018:	e762      	b.n	8011ee0 <__kernel_rem_pio2+0x1f8>
 801201a:	bf00      	nop
 801201c:	f3af 8000 	nop.w
	...
 801202c:	3e700000 	.word	0x3e700000
 8012030:	00000000 	.word	0x00000000
 8012034:	41700000 	.word	0x41700000
 8012038:	0801cbf8 	.word	0x0801cbf8
 801203c:	0801cbb8 	.word	0x0801cbb8
 8012040:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012044:	aa04      	add	r2, sp, #16
 8012046:	ee10 3a10 	vmov	r3, s0
 801204a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801204e:	4633      	mov	r3, r6
 8012050:	e746      	b.n	8011ee0 <__kernel_rem_pio2+0x1f8>
 8012052:	a804      	add	r0, sp, #16
 8012054:	a968      	add	r1, sp, #416	; 0x1a0
 8012056:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801205a:	9000      	str	r0, [sp, #0]
 801205c:	ee07 0a90 	vmov	s15, r0
 8012060:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8012064:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012068:	3a01      	subs	r2, #1
 801206a:	ee27 7b00 	vmul.f64	d7, d7, d0
 801206e:	ee20 0b06 	vmul.f64	d0, d0, d6
 8012072:	ed81 7b00 	vstr	d7, [r1]
 8012076:	e73d      	b.n	8011ef4 <__kernel_rem_pio2+0x20c>
 8012078:	ecb6 5b02 	vldmia	r6!, {d5}
 801207c:	ecb4 6b02 	vldmia	r4!, {d6}
 8012080:	3201      	adds	r2, #1
 8012082:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012086:	454a      	cmp	r2, r9
 8012088:	dc01      	bgt.n	801208e <__kernel_rem_pio2+0x3a6>
 801208a:	4290      	cmp	r0, r2
 801208c:	daf4      	bge.n	8012078 <__kernel_rem_pio2+0x390>
 801208e:	aa40      	add	r2, sp, #256	; 0x100
 8012090:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012094:	ed82 7b00 	vstr	d7, [r2]
 8012098:	3901      	subs	r1, #1
 801209a:	3001      	adds	r0, #1
 801209c:	e72f      	b.n	8011efe <__kernel_rem_pio2+0x216>
 801209e:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 80120a0:	2a02      	cmp	r2, #2
 80120a2:	dc0a      	bgt.n	80120ba <__kernel_rem_pio2+0x3d2>
 80120a4:	2a00      	cmp	r2, #0
 80120a6:	dc5a      	bgt.n	801215e <__kernel_rem_pio2+0x476>
 80120a8:	d039      	beq.n	801211e <__kernel_rem_pio2+0x436>
 80120aa:	f008 0007 	and.w	r0, r8, #7
 80120ae:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 80120b2:	ecbd 8b06 	vpop	{d8-d10}
 80120b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ba:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 80120bc:	2a03      	cmp	r2, #3
 80120be:	d1f4      	bne.n	80120aa <__kernel_rem_pio2+0x3c2>
 80120c0:	aa40      	add	r2, sp, #256	; 0x100
 80120c2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80120c6:	4611      	mov	r1, r2
 80120c8:	4618      	mov	r0, r3
 80120ca:	2800      	cmp	r0, #0
 80120cc:	f1a1 0108 	sub.w	r1, r1, #8
 80120d0:	dc52      	bgt.n	8012178 <__kernel_rem_pio2+0x490>
 80120d2:	4619      	mov	r1, r3
 80120d4:	2901      	cmp	r1, #1
 80120d6:	f1a2 0208 	sub.w	r2, r2, #8
 80120da:	dc5d      	bgt.n	8012198 <__kernel_rem_pio2+0x4b0>
 80120dc:	ed9f 7b40 	vldr	d7, [pc, #256]	; 80121e0 <__kernel_rem_pio2+0x4f8>
 80120e0:	2b01      	cmp	r3, #1
 80120e2:	dc69      	bgt.n	80121b8 <__kernel_rem_pio2+0x4d0>
 80120e4:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 80120e8:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 80120ec:	2d00      	cmp	r5, #0
 80120ee:	d16c      	bne.n	80121ca <__kernel_rem_pio2+0x4e2>
 80120f0:	ed87 5b00 	vstr	d5, [r7]
 80120f4:	ed87 6b02 	vstr	d6, [r7, #8]
 80120f8:	ed87 7b04 	vstr	d7, [r7, #16]
 80120fc:	e7d5      	b.n	80120aa <__kernel_rem_pio2+0x3c2>
 80120fe:	aa40      	add	r2, sp, #256	; 0x100
 8012100:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012104:	ed92 6b00 	vldr	d6, [r2]
 8012108:	3b01      	subs	r3, #1
 801210a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801210e:	2b00      	cmp	r3, #0
 8012110:	daf5      	bge.n	80120fe <__kernel_rem_pio2+0x416>
 8012112:	b10d      	cbz	r5, 8012118 <__kernel_rem_pio2+0x430>
 8012114:	eeb1 7b47 	vneg.f64	d7, d7
 8012118:	ed87 7b00 	vstr	d7, [r7]
 801211c:	e7c5      	b.n	80120aa <__kernel_rem_pio2+0x3c2>
 801211e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80121e0 <__kernel_rem_pio2+0x4f8>
 8012122:	e7f4      	b.n	801210e <__kernel_rem_pio2+0x426>
 8012124:	a940      	add	r1, sp, #256	; 0x100
 8012126:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801212a:	ed91 7b00 	vldr	d7, [r1]
 801212e:	3a01      	subs	r2, #1
 8012130:	ee36 6b07 	vadd.f64	d6, d6, d7
 8012134:	2a00      	cmp	r2, #0
 8012136:	daf5      	bge.n	8012124 <__kernel_rem_pio2+0x43c>
 8012138:	b1ad      	cbz	r5, 8012166 <__kernel_rem_pio2+0x47e>
 801213a:	eeb1 7b46 	vneg.f64	d7, d6
 801213e:	ed87 7b00 	vstr	d7, [r7]
 8012142:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 8012146:	a942      	add	r1, sp, #264	; 0x108
 8012148:	2201      	movs	r2, #1
 801214a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801214e:	4293      	cmp	r3, r2
 8012150:	da0c      	bge.n	801216c <__kernel_rem_pio2+0x484>
 8012152:	b10d      	cbz	r5, 8012158 <__kernel_rem_pio2+0x470>
 8012154:	eeb1 7b47 	vneg.f64	d7, d7
 8012158:	ed87 7b02 	vstr	d7, [r7, #8]
 801215c:	e7a5      	b.n	80120aa <__kernel_rem_pio2+0x3c2>
 801215e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80121e0 <__kernel_rem_pio2+0x4f8>
 8012162:	461a      	mov	r2, r3
 8012164:	e7e6      	b.n	8012134 <__kernel_rem_pio2+0x44c>
 8012166:	eeb0 7b46 	vmov.f64	d7, d6
 801216a:	e7e8      	b.n	801213e <__kernel_rem_pio2+0x456>
 801216c:	ecb1 6b02 	vldmia	r1!, {d6}
 8012170:	3201      	adds	r2, #1
 8012172:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012176:	e7ea      	b.n	801214e <__kernel_rem_pio2+0x466>
 8012178:	ed91 7b00 	vldr	d7, [r1]
 801217c:	ed91 5b02 	vldr	d5, [r1, #8]
 8012180:	3801      	subs	r0, #1
 8012182:	ee37 6b05 	vadd.f64	d6, d7, d5
 8012186:	ee37 7b46 	vsub.f64	d7, d7, d6
 801218a:	ed81 6b00 	vstr	d6, [r1]
 801218e:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012192:	ed81 7b02 	vstr	d7, [r1, #8]
 8012196:	e798      	b.n	80120ca <__kernel_rem_pio2+0x3e2>
 8012198:	ed92 7b00 	vldr	d7, [r2]
 801219c:	ed92 5b02 	vldr	d5, [r2, #8]
 80121a0:	3901      	subs	r1, #1
 80121a2:	ee37 6b05 	vadd.f64	d6, d7, d5
 80121a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80121aa:	ed82 6b00 	vstr	d6, [r2]
 80121ae:	ee37 7b05 	vadd.f64	d7, d7, d5
 80121b2:	ed82 7b02 	vstr	d7, [r2, #8]
 80121b6:	e78d      	b.n	80120d4 <__kernel_rem_pio2+0x3ec>
 80121b8:	aa40      	add	r2, sp, #256	; 0x100
 80121ba:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80121be:	ed92 6b00 	vldr	d6, [r2]
 80121c2:	3b01      	subs	r3, #1
 80121c4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80121c8:	e78a      	b.n	80120e0 <__kernel_rem_pio2+0x3f8>
 80121ca:	eeb1 5b45 	vneg.f64	d5, d5
 80121ce:	eeb1 6b46 	vneg.f64	d6, d6
 80121d2:	ed87 5b00 	vstr	d5, [r7]
 80121d6:	eeb1 7b47 	vneg.f64	d7, d7
 80121da:	ed87 6b02 	vstr	d6, [r7, #8]
 80121de:	e78b      	b.n	80120f8 <__kernel_rem_pio2+0x410>
	...

080121e8 <__kernel_sin>:
 80121e8:	ee10 3a90 	vmov	r3, s1
 80121ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80121f0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80121f4:	da04      	bge.n	8012200 <__kernel_sin+0x18>
 80121f6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80121fa:	ee17 3a90 	vmov	r3, s15
 80121fe:	b35b      	cbz	r3, 8012258 <__kernel_sin+0x70>
 8012200:	ee20 6b00 	vmul.f64	d6, d0, d0
 8012204:	ee20 5b06 	vmul.f64	d5, d0, d6
 8012208:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8012260 <__kernel_sin+0x78>
 801220c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012268 <__kernel_sin+0x80>
 8012210:	eea6 4b07 	vfma.f64	d4, d6, d7
 8012214:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8012270 <__kernel_sin+0x88>
 8012218:	eea4 7b06 	vfma.f64	d7, d4, d6
 801221c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012278 <__kernel_sin+0x90>
 8012220:	eea7 4b06 	vfma.f64	d4, d7, d6
 8012224:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8012280 <__kernel_sin+0x98>
 8012228:	eea4 7b06 	vfma.f64	d7, d4, d6
 801222c:	b930      	cbnz	r0, 801223c <__kernel_sin+0x54>
 801222e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012288 <__kernel_sin+0xa0>
 8012232:	eea6 4b07 	vfma.f64	d4, d6, d7
 8012236:	eea4 0b05 	vfma.f64	d0, d4, d5
 801223a:	4770      	bx	lr
 801223c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8012240:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8012244:	eea1 7b04 	vfma.f64	d7, d1, d4
 8012248:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801224c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8012290 <__kernel_sin+0xa8>
 8012250:	eea5 1b07 	vfma.f64	d1, d5, d7
 8012254:	ee30 0b41 	vsub.f64	d0, d0, d1
 8012258:	4770      	bx	lr
 801225a:	bf00      	nop
 801225c:	f3af 8000 	nop.w
 8012260:	5acfd57c 	.word	0x5acfd57c
 8012264:	3de5d93a 	.word	0x3de5d93a
 8012268:	8a2b9ceb 	.word	0x8a2b9ceb
 801226c:	be5ae5e6 	.word	0xbe5ae5e6
 8012270:	57b1fe7d 	.word	0x57b1fe7d
 8012274:	3ec71de3 	.word	0x3ec71de3
 8012278:	19c161d5 	.word	0x19c161d5
 801227c:	bf2a01a0 	.word	0xbf2a01a0
 8012280:	1110f8a6 	.word	0x1110f8a6
 8012284:	3f811111 	.word	0x3f811111
 8012288:	55555549 	.word	0x55555549
 801228c:	bfc55555 	.word	0xbfc55555
 8012290:	55555549 	.word	0x55555549
 8012294:	3fc55555 	.word	0x3fc55555

08012298 <fabs>:
 8012298:	ec51 0b10 	vmov	r0, r1, d0
 801229c:	ee10 2a10 	vmov	r2, s0
 80122a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80122a4:	ec43 2b10 	vmov	d0, r2, r3
 80122a8:	4770      	bx	lr
 80122aa:	0000      	movs	r0, r0
 80122ac:	0000      	movs	r0, r0
	...

080122b0 <floor>:
 80122b0:	ee10 1a90 	vmov	r1, s1
 80122b4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80122b8:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80122bc:	2b13      	cmp	r3, #19
 80122be:	b530      	push	{r4, r5, lr}
 80122c0:	ee10 0a10 	vmov	r0, s0
 80122c4:	ee10 5a10 	vmov	r5, s0
 80122c8:	dc31      	bgt.n	801232e <floor+0x7e>
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	da15      	bge.n	80122fa <floor+0x4a>
 80122ce:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8012388 <floor+0xd8>
 80122d2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80122d6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80122da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122de:	dd07      	ble.n	80122f0 <floor+0x40>
 80122e0:	2900      	cmp	r1, #0
 80122e2:	da4e      	bge.n	8012382 <floor+0xd2>
 80122e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80122e8:	4318      	orrs	r0, r3
 80122ea:	d001      	beq.n	80122f0 <floor+0x40>
 80122ec:	4928      	ldr	r1, [pc, #160]	; (8012390 <floor+0xe0>)
 80122ee:	2000      	movs	r0, #0
 80122f0:	460b      	mov	r3, r1
 80122f2:	4602      	mov	r2, r0
 80122f4:	ec43 2b10 	vmov	d0, r2, r3
 80122f8:	e020      	b.n	801233c <floor+0x8c>
 80122fa:	4a26      	ldr	r2, [pc, #152]	; (8012394 <floor+0xe4>)
 80122fc:	411a      	asrs	r2, r3
 80122fe:	ea01 0402 	and.w	r4, r1, r2
 8012302:	4304      	orrs	r4, r0
 8012304:	d01a      	beq.n	801233c <floor+0x8c>
 8012306:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8012388 <floor+0xd8>
 801230a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801230e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012316:	ddeb      	ble.n	80122f0 <floor+0x40>
 8012318:	2900      	cmp	r1, #0
 801231a:	bfbe      	ittt	lt
 801231c:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8012320:	fa40 f303 	asrlt.w	r3, r0, r3
 8012324:	18c9      	addlt	r1, r1, r3
 8012326:	ea21 0102 	bic.w	r1, r1, r2
 801232a:	2000      	movs	r0, #0
 801232c:	e7e0      	b.n	80122f0 <floor+0x40>
 801232e:	2b33      	cmp	r3, #51	; 0x33
 8012330:	dd05      	ble.n	801233e <floor+0x8e>
 8012332:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012336:	d101      	bne.n	801233c <floor+0x8c>
 8012338:	ee30 0b00 	vadd.f64	d0, d0, d0
 801233c:	bd30      	pop	{r4, r5, pc}
 801233e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8012342:	f04f 32ff 	mov.w	r2, #4294967295
 8012346:	40e2      	lsrs	r2, r4
 8012348:	4202      	tst	r2, r0
 801234a:	d0f7      	beq.n	801233c <floor+0x8c>
 801234c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8012388 <floor+0xd8>
 8012350:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012354:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801235c:	ddc8      	ble.n	80122f0 <floor+0x40>
 801235e:	2900      	cmp	r1, #0
 8012360:	da02      	bge.n	8012368 <floor+0xb8>
 8012362:	2b14      	cmp	r3, #20
 8012364:	d103      	bne.n	801236e <floor+0xbe>
 8012366:	3101      	adds	r1, #1
 8012368:	ea20 0002 	bic.w	r0, r0, r2
 801236c:	e7c0      	b.n	80122f0 <floor+0x40>
 801236e:	2401      	movs	r4, #1
 8012370:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012374:	fa04 f303 	lsl.w	r3, r4, r3
 8012378:	4418      	add	r0, r3
 801237a:	42a8      	cmp	r0, r5
 801237c:	bf38      	it	cc
 801237e:	1909      	addcc	r1, r1, r4
 8012380:	e7f2      	b.n	8012368 <floor+0xb8>
 8012382:	2000      	movs	r0, #0
 8012384:	4601      	mov	r1, r0
 8012386:	e7b3      	b.n	80122f0 <floor+0x40>
 8012388:	8800759c 	.word	0x8800759c
 801238c:	7e37e43c 	.word	0x7e37e43c
 8012390:	bff00000 	.word	0xbff00000
 8012394:	000fffff 	.word	0x000fffff

08012398 <nan>:
 8012398:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80123a0 <nan+0x8>
 801239c:	4770      	bx	lr
 801239e:	bf00      	nop
 80123a0:	00000000 	.word	0x00000000
 80123a4:	7ff80000 	.word	0x7ff80000

080123a8 <scalbn>:
 80123a8:	b082      	sub	sp, #8
 80123aa:	ed8d 0b00 	vstr	d0, [sp]
 80123ae:	9b01      	ldr	r3, [sp, #4]
 80123b0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80123b4:	b9a2      	cbnz	r2, 80123e0 <scalbn+0x38>
 80123b6:	9a00      	ldr	r2, [sp, #0]
 80123b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80123bc:	4313      	orrs	r3, r2
 80123be:	d03a      	beq.n	8012436 <scalbn+0x8e>
 80123c0:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8012498 <scalbn+0xf0>
 80123c4:	4b40      	ldr	r3, [pc, #256]	; (80124c8 <scalbn+0x120>)
 80123c6:	ee20 7b07 	vmul.f64	d7, d0, d7
 80123ca:	4298      	cmp	r0, r3
 80123cc:	ed8d 7b00 	vstr	d7, [sp]
 80123d0:	da11      	bge.n	80123f6 <scalbn+0x4e>
 80123d2:	ed9f 7b33 	vldr	d7, [pc, #204]	; 80124a0 <scalbn+0xf8>
 80123d6:	ed9d 6b00 	vldr	d6, [sp]
 80123da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80123de:	e007      	b.n	80123f0 <scalbn+0x48>
 80123e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80123e4:	428a      	cmp	r2, r1
 80123e6:	d10a      	bne.n	80123fe <scalbn+0x56>
 80123e8:	ed9d 7b00 	vldr	d7, [sp]
 80123ec:	ee37 7b07 	vadd.f64	d7, d7, d7
 80123f0:	ed8d 7b00 	vstr	d7, [sp]
 80123f4:	e01f      	b.n	8012436 <scalbn+0x8e>
 80123f6:	9b01      	ldr	r3, [sp, #4]
 80123f8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80123fc:	3a36      	subs	r2, #54	; 0x36
 80123fe:	4402      	add	r2, r0
 8012400:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012404:	428a      	cmp	r2, r1
 8012406:	dd0a      	ble.n	801241e <scalbn+0x76>
 8012408:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80124a8 <scalbn+0x100>
 801240c:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80124b0 <scalbn+0x108>
 8012410:	eeb0 6b47 	vmov.f64	d6, d7
 8012414:	9b01      	ldr	r3, [sp, #4]
 8012416:	2b00      	cmp	r3, #0
 8012418:	fe27 7b05 	vselge.f64	d7, d7, d5
 801241c:	e7dd      	b.n	80123da <scalbn+0x32>
 801241e:	2a00      	cmp	r2, #0
 8012420:	dd0d      	ble.n	801243e <scalbn+0x96>
 8012422:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012426:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801242a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801242e:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8012432:	e9cd 0100 	strd	r0, r1, [sp]
 8012436:	ed9d 0b00 	vldr	d0, [sp]
 801243a:	b002      	add	sp, #8
 801243c:	4770      	bx	lr
 801243e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012442:	da18      	bge.n	8012476 <scalbn+0xce>
 8012444:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012448:	4298      	cmp	r0, r3
 801244a:	9b01      	ldr	r3, [sp, #4]
 801244c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012450:	dd09      	ble.n	8012466 <scalbn+0xbe>
 8012452:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80124a8 <scalbn+0x100>
 8012456:	ed9f 5b16 	vldr	d5, [pc, #88]	; 80124b0 <scalbn+0x108>
 801245a:	eeb0 6b47 	vmov.f64	d6, d7
 801245e:	2b00      	cmp	r3, #0
 8012460:	fe07 7b05 	vseleq.f64	d7, d7, d5
 8012464:	e7b9      	b.n	80123da <scalbn+0x32>
 8012466:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80124a0 <scalbn+0xf8>
 801246a:	ed9f 5b13 	vldr	d5, [pc, #76]	; 80124b8 <scalbn+0x110>
 801246e:	eeb0 6b47 	vmov.f64	d6, d7
 8012472:	2b00      	cmp	r3, #0
 8012474:	e7f4      	b.n	8012460 <scalbn+0xb8>
 8012476:	e9dd 0100 	ldrd	r0, r1, [sp]
 801247a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801247e:	3236      	adds	r2, #54	; 0x36
 8012480:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012484:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8012488:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80124c0 <scalbn+0x118>
 801248c:	ec41 0b17 	vmov	d7, r0, r1
 8012490:	e7a3      	b.n	80123da <scalbn+0x32>
 8012492:	bf00      	nop
 8012494:	f3af 8000 	nop.w
 8012498:	00000000 	.word	0x00000000
 801249c:	43500000 	.word	0x43500000
 80124a0:	c2f8f359 	.word	0xc2f8f359
 80124a4:	01a56e1f 	.word	0x01a56e1f
 80124a8:	8800759c 	.word	0x8800759c
 80124ac:	7e37e43c 	.word	0x7e37e43c
 80124b0:	8800759c 	.word	0x8800759c
 80124b4:	fe37e43c 	.word	0xfe37e43c
 80124b8:	c2f8f359 	.word	0xc2f8f359
 80124bc:	81a56e1f 	.word	0x81a56e1f
 80124c0:	00000000 	.word	0x00000000
 80124c4:	3c900000 	.word	0x3c900000
 80124c8:	ffff3cb0 	.word	0xffff3cb0

080124cc <_init>:
 80124cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124ce:	bf00      	nop
 80124d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124d2:	bc08      	pop	{r3}
 80124d4:	469e      	mov	lr, r3
 80124d6:	4770      	bx	lr

080124d8 <_fini>:
 80124d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124da:	bf00      	nop
 80124dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124de:	bc08      	pop	{r3}
 80124e0:	469e      	mov	lr, r3
 80124e2:	4770      	bx	lr
