
20250312_mekab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c40  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  08009e10  08009e10  0000ae10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a488  0800a488  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a488  0800a488  0000b488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a490  0800a490  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a490  0800a490  0000b490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a494  0800a494  0000b494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a498  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  200001d4  0800a66c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  0800a66c  0000c498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000faac  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002646  00000000  00000000  0001bcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  0001e2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b14  00000000  00000000  0001f138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023838  00000000  00000000  0001fc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011dd9  00000000  00000000  00043484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3d7e  00000000  00000000  0005525d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00128fdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005170  00000000  00000000  00129020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  0012e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009df8 	.word	0x08009df8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009df8 	.word	0x08009df8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <STprintf>:
#include <stdio.h>
#include "STprintf.h"

static UART_HandleTypeDef* Huart;

void STprintf(UART_HandleTypeDef* huart){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	setbuf(stdout,NULL);
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <STprintf+0x24>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	2100      	movs	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f004 fd3d 	bl	80059e4 <setbuf>
	Huart = huart;
 8000f6a:	4a04      	ldr	r2, [pc, #16]	@ (8000f7c <STprintf+0x28>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000018 	.word	0x20000018
 8000f7c:	200001f0 	.word	0x200001f0

08000f80 <_write>:

int _write(int file,char *ptr,int len){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(Huart, (uint8_t*)ptr, len, 10);
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <_write+0x28>)
 8000f8e:	6818      	ldr	r0, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	230a      	movs	r3, #10
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	f002 fff4 	bl	8003f84 <HAL_UART_Transmit>
	return len;
 8000f9c:	687b      	ldr	r3, [r7, #4]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001f0 	.word	0x200001f0

08000fac <getDataIT>:
	}
	return;
}

// IT Function
void getDataIT(UART_HandleTypeDef* huart){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	FAF = 0;
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <getDataIT+0x20>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4904      	ldr	r1, [pc, #16]	@ (8000fd0 <getDataIT+0x24>)
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f003 f86b 	bl	800409a <HAL_UART_Receive_IT>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000201 	.word	0x20000201
 8000fd0:	200001ff 	.word	0x200001ff

08000fd4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	FAF = 1;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <HAL_UART_RxCpltCallback+0x94>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
	static int GIcount;
	static int Itimeout;
	if(GIdata == 0xaf){
 8000fe2:	4b22      	ldr	r3, [pc, #136]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2baf      	cmp	r3, #175	@ 0xaf
 8000fe8:	d106      	bne.n	8000ff8 <HAL_UART_RxCpltCallback+0x24>
		AFF = true;
 8000fea:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]
		GIcount = 0;
 8000ff0:	4b20      	ldr	r3, [pc, #128]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	e00b      	b.n	8001010 <HAL_UART_RxCpltCallback+0x3c>
	}else{
		Itimeout++;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001000:	6013      	str	r3, [r2, #0]
		if(Itimeout >= TIMEOUT_MAX){
 8001002:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b09      	cmp	r3, #9
 8001008:	dd02      	ble.n	8001010 <HAL_UART_RxCpltCallback+0x3c>
			Itimeout = 0;
 800100a:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
		}
	}
	if(AFF == true){
 8001010:	4b17      	ldr	r3, [pc, #92]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d01e      	beq.n	8001056 <HAL_UART_RxCpltCallback+0x82>
		AIdata[GIcount] = GIdata;
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a13      	ldr	r2, [pc, #76]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 800101e:	7811      	ldrb	r1, [r2, #0]
 8001020:	4a16      	ldr	r2, [pc, #88]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 8001022:	54d1      	strb	r1, [r2, r3]
		GIcount++;
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 800102c:	6013      	str	r3, [r2, #0]
		if(GIcount == REV_SIZE){
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b0b      	cmp	r3, #11
 8001034:	d10f      	bne.n	8001056 <HAL_UART_RxCpltCallback+0x82>
			AFF = false;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
			if(ChSUM(AIdata) == 0xed){
 800103c:	480f      	ldr	r0, [pc, #60]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800103e:	f000 f821 	bl	8001084 <ChSUM>
 8001042:	4603      	mov	r3, r0
 8001044:	2bed      	cmp	r3, #237	@ 0xed
 8001046:	d103      	bne.n	8001050 <HAL_UART_RxCpltCallback+0x7c>
				AddStruct(&data,AIdata);
 8001048:	490c      	ldr	r1, [pc, #48]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800104a:	480d      	ldr	r0, [pc, #52]	@ (8001080 <HAL_UART_RxCpltCallback+0xac>)
 800104c:	f000 f846 	bl	80010dc <AddStruct>
			}
			GIcount = 0;
 8001050:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8001056:	2201      	movs	r2, #1
 8001058:	4904      	ldr	r1, [pc, #16]	@ (800106c <HAL_UART_RxCpltCallback+0x98>)
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f003 f81d 	bl	800409a <HAL_UART_Receive_IT>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000201 	.word	0x20000201
 800106c:	200001ff 	.word	0x200001ff
 8001070:	20000200 	.word	0x20000200
 8001074:	2000021c 	.word	0x2000021c
 8001078:	20000220 	.word	0x20000220
 800107c:	200001f4 	.word	0x200001f4
 8001080:	20000204 	.word	0x20000204

08001084 <ChSUM>:

// All Function
uint8_t ChSUM(uint8_t* Adata){
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	if(Adata[10] == 0xed){
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	330a      	adds	r3, #10
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2bed      	cmp	r3, #237	@ 0xed
 8001094:	d11b      	bne.n	80010ce <ChSUM+0x4a>
		uint8_t revsum = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 800109a:	2301      	movs	r3, #1
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	e009      	b.n	80010b4 <ChSUM+0x30>
			revsum += (int)Adata[i];
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	4413      	add	r3, r2
 80010ac:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	ddf2      	ble.n	80010a0 <ChSUM+0x1c>
		}
		if(revsum == Adata[9]){
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3309      	adds	r3, #9
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	7bfa      	ldrb	r2, [r7, #15]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d101      	bne.n	80010ca <ChSUM+0x46>
			return 0xed;
 80010c6:	23ed      	movs	r3, #237	@ 0xed
 80010c8:	e002      	b.n	80010d0 <ChSUM+0x4c>
		}else{
			return 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <ChSUM+0x4c>
		}
	}else{
		return 0xff;
 80010ce:	23ff      	movs	r3, #255	@ 0xff
	}
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <AddStruct>:

void AddStruct(getdata* Udata,uint8_t* Adata){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	StructInit(Udata);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 f8bb 	bl	8001262 <StructInit>
	Udata->LX = Adata[1];
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	785a      	ldrb	r2, [r3, #1]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	701a      	strb	r2, [r3, #0]
	Udata->LY = Adata[2];
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	789a      	ldrb	r2, [r3, #2]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	705a      	strb	r2, [r3, #1]
	Udata->L2 = Adata[5];
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	795a      	ldrb	r2, [r3, #5]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	709a      	strb	r2, [r3, #2]
	Udata->RX = Adata[3];
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	78da      	ldrb	r2, [r3, #3]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	70da      	strb	r2, [r3, #3]
	Udata->RY = Adata[4];
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	791a      	ldrb	r2, [r3, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	711a      	strb	r2, [r3, #4]
	Udata->R2 = Adata[6];
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	799a      	ldrb	r2, [r3, #6]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	715a      	strb	r2, [r3, #5]

	if(Adata[7] & 0x01)	Udata->TRIANGLE = 1;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	3307      	adds	r3, #7
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <AddStruct+0x54>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	719a      	strb	r2, [r3, #6]
	if(Adata[7] & 0x02)	Udata->CIRCLE 	= 1;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	3307      	adds	r3, #7
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <AddStruct+0x68>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	71da      	strb	r2, [r3, #7]
	if(Adata[7] & 0x04)	Udata->CROSS 	= 1;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	3307      	adds	r3, #7
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <AddStruct+0x7c>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	721a      	strb	r2, [r3, #8]
	if(Adata[7] & 0x08)	Udata->SQUARE 	= 1;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	3307      	adds	r3, #7
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	f003 0308 	and.w	r3, r3, #8
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <AddStruct+0x90>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2201      	movs	r2, #1
 800116a:	725a      	strb	r2, [r3, #9]
	if(Adata[7] & 0x10)	Udata->UP 		= 1;
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	3307      	adds	r3, #7
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	2b00      	cmp	r3, #0
 8001178:	d002      	beq.n	8001180 <AddStruct+0xa4>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	729a      	strb	r2, [r3, #10]
	if(Adata[7] & 0x20)	Udata->RIGHT 	= 1;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	3307      	adds	r3, #7
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	f003 0320 	and.w	r3, r3, #32
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <AddStruct+0xb8>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	72da      	strb	r2, [r3, #11]
	if(Adata[7] & 0x40)	Udata->DOWN 	= 1;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3307      	adds	r3, #7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <AddStruct+0xcc>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2201      	movs	r2, #1
 80011a6:	731a      	strb	r2, [r3, #12]
	if(Adata[7] & 0x80)	Udata->LEFT		= 1;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3307      	adds	r3, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	da02      	bge.n	80011ba <AddStruct+0xde>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2201      	movs	r2, #1
 80011b8:	735a      	strb	r2, [r3, #13]

	if(Adata[8] & 0x01)	Udata->L1 		= 1;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3308      	adds	r3, #8
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d002      	beq.n	80011ce <AddStruct+0xf2>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2201      	movs	r2, #1
 80011cc:	739a      	strb	r2, [r3, #14]
	if(Adata[8] & 0x02)	Udata->L3		= 1;
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	3308      	adds	r3, #8
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <AddStruct+0x106>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	73da      	strb	r2, [r3, #15]
	if(Adata[8] & 0x04)	Udata->R1		= 1;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	3308      	adds	r3, #8
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <AddStruct+0x11a>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	741a      	strb	r2, [r3, #16]
	if(Adata[8] & 0x08)	Udata->R3		= 1;
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	3308      	adds	r3, #8
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	2b00      	cmp	r3, #0
 8001202:	d002      	beq.n	800120a <AddStruct+0x12e>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2201      	movs	r2, #1
 8001208:	745a      	strb	r2, [r3, #17]
	if(Adata[8] & 0x10)	Udata->SHARE 	= 1;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3308      	adds	r3, #8
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <AddStruct+0x142>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2201      	movs	r2, #1
 800121c:	749a      	strb	r2, [r3, #18]
	if(Adata[8] & 0x20)	Udata->OPTIONS 	= 1;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3308      	adds	r3, #8
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	f003 0320 	and.w	r3, r3, #32
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <AddStruct+0x156>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2201      	movs	r2, #1
 8001230:	74da      	strb	r2, [r3, #19]
	if(Adata[8] & 0x40)	Udata->PS 		= 1;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3308      	adds	r3, #8
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <AddStruct+0x16a>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2201      	movs	r2, #1
 8001244:	751a      	strb	r2, [r3, #20]
	if(Adata[8] & 0x80)	Udata->TOUCHPAD = 1;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	3308      	adds	r3, #8
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	da03      	bge.n	800125a <AddStruct+0x17e>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2201      	movs	r2, #1
 8001256:	755a      	strb	r2, [r3, #21]

	return;
 8001258:	bf00      	nop
 800125a:	bf00      	nop
}
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <StructInit>:

void StructInit(getdata* Udata){
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
	Udata->LX = 0x80;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2280      	movs	r2, #128	@ 0x80
 800126e:	701a      	strb	r2, [r3, #0]
	Udata->LY = 0x80;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2280      	movs	r2, #128	@ 0x80
 8001274:	705a      	strb	r2, [r3, #1]
	Udata->L2 = 0x00;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	709a      	strb	r2, [r3, #2]
	Udata->RX = 0x80;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2280      	movs	r2, #128	@ 0x80
 8001280:	70da      	strb	r2, [r3, #3]
	Udata->RY = 0x80;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2280      	movs	r2, #128	@ 0x80
 8001286:	711a      	strb	r2, [r3, #4]
	Udata->R2 = 0x00;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	715a      	strb	r2, [r3, #5]

	Udata->TRIANGLE = 0;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	719a      	strb	r2, [r3, #6]
	Udata->CIRCLE = 0;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	71da      	strb	r2, [r3, #7]
	Udata->CROSS = 0;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	721a      	strb	r2, [r3, #8]
	Udata->SQUARE = 0;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	725a      	strb	r2, [r3, #9]
	Udata->UP = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	729a      	strb	r2, [r3, #10]
	Udata->RIGHT = 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	72da      	strb	r2, [r3, #11]
	Udata->DOWN = 0;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	731a      	strb	r2, [r3, #12]
	Udata->LEFT = 0;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	735a      	strb	r2, [r3, #13]
	Udata->L1 = 0;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	739a      	strb	r2, [r3, #14]
	Udata->L3 = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	73da      	strb	r2, [r3, #15]
	Udata->R1 = 0;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	741a      	strb	r2, [r3, #16]
	Udata->R3 = 0;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	745a      	strb	r2, [r3, #17]
	Udata->SHARE = 0;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	749a      	strb	r2, [r3, #18]
	Udata->OPTIONS = 0;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	74da      	strb	r2, [r3, #19]
	Udata->PS = 0;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	751a      	strb	r2, [r3, #20]
	Udata->TOUCHPAD = 0;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	755a      	strb	r2, [r3, #21]

	return;
 80012ee:	bf00      	nop
}
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001302:	f000 ff9f 	bl	8002244 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001306:	f000 f88b 	bl	8001420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800130a:	f000 fa4d 	bl	80017a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800130e:	f000 fa21 	bl	8001754 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001312:	f000 f8e5 	bl	80014e0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001316:	f000 f981 	bl	800161c <MX_TIM2_Init>
  MX_UART5_Init();
 800131a:	f000 f9f1 	bl	8001700 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  STprintf(&huart2);
 800131e:	4838      	ldr	r0, [pc, #224]	@ (8001400 <main+0x104>)
 8001320:	f7ff fe18 	bl	8000f54 <STprintf>
  uint8_t Out[8] = {0};
 8001324:	463b      	mov	r3, r7
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_TIM_PWM_Start(&htim1, TIMCH_1);
 800132c:	2100      	movs	r1, #0
 800132e:	4835      	ldr	r0, [pc, #212]	@ (8001404 <main+0x108>)
 8001330:	f002 f8fe 	bl	8003530 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIMCH_2);
 8001334:	2104      	movs	r1, #4
 8001336:	4833      	ldr	r0, [pc, #204]	@ (8001404 <main+0x108>)
 8001338:	f002 f8fa 	bl	8003530 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIMCH_2);
 800133c:	2104      	movs	r1, #4
 800133e:	4832      	ldr	r0, [pc, #200]	@ (8001408 <main+0x10c>)
 8001340:	f002 f8f6 	bl	8003530 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIMCH_1);
 8001344:	2100      	movs	r1, #0
 8001346:	4830      	ldr	r0, [pc, #192]	@ (8001408 <main+0x10c>)
 8001348:	f002 f8f2 	bl	8003530 <HAL_TIM_PWM_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  getDataIT(&huart5);
 800134c:	482f      	ldr	r0, [pc, #188]	@ (800140c <main+0x110>)
 800134e:	f7ff fe2d 	bl	8000fac <getDataIT>
//	  }
//	  printf("%d ",FAF);
//	  printf("LX:%+4d LY:%+4d RX:%+4d RY:%+4d \r\n",halfX(data.LX),halfY(data.LY),halfX(data.RX),halfY(data.RY));
//	  HAL_Delay(250);
//	  MoveST(Out,data.LX,data.LY,data.RY);
	  MoveBT(Out,data.LX,data.LY,data.R1,data.L1);
 8001352:	4b2f      	ldr	r3, [pc, #188]	@ (8001410 <main+0x114>)
 8001354:	7819      	ldrb	r1, [r3, #0]
 8001356:	4b2e      	ldr	r3, [pc, #184]	@ (8001410 <main+0x114>)
 8001358:	785a      	ldrb	r2, [r3, #1]
 800135a:	4b2d      	ldr	r3, [pc, #180]	@ (8001410 <main+0x114>)
 800135c:	7c1c      	ldrb	r4, [r3, #16]
 800135e:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <main+0x114>)
 8001360:	7b9b      	ldrb	r3, [r3, #14]
 8001362:	4638      	mov	r0, r7
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	4623      	mov	r3, r4
 8001368:	f000 fada 	bl	8001920 <MoveBT>
	  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_14, Out[LUD]);
 800136c:	783b      	ldrb	r3, [r7, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001374:	4827      	ldr	r0, [pc, #156]	@ (8001414 <main+0x118>)
 8001376:	f001 fb0f 	bl	8002998 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_Pin_7,	Out[RUD]);
 800137a:	787b      	ldrb	r3, [r7, #1]
 800137c:	461a      	mov	r2, r3
 800137e:	2180      	movs	r1, #128	@ 0x80
 8001380:	4825      	ldr	r0, [pc, #148]	@ (8001418 <main+0x11c>)
 8001382:	f001 fb09 	bl	8002998 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_Pin_4, 	Out[LDD]);
 8001386:	78bb      	ldrb	r3, [r7, #2]
 8001388:	461a      	mov	r2, r3
 800138a:	2110      	movs	r1, #16
 800138c:	4822      	ldr	r0, [pc, #136]	@ (8001418 <main+0x11c>)
 800138e:	f001 fb03 	bl	8002998 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 	Out[RDD]);
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	461a      	mov	r2, r3
 8001396:	2180      	movs	r1, #128	@ 0x80
 8001398:	481e      	ldr	r0, [pc, #120]	@ (8001414 <main+0x118>)
 800139a:	f001 fafd 	bl	8002998 <HAL_GPIO_WritePin>

	  __HAL_TIM_SET_COMPARE(&htim1,TIMCH_1,0xff - Out[LUP]);
 800139e:	793b      	ldrb	r3, [r7, #4]
 80013a0:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 80013a4:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <main+0x108>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIMCH_2,0xff - Out[RUP]);
 80013aa:	797b      	ldrb	r3, [r7, #5]
 80013ac:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 80013b0:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <main+0x108>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_2,0xff - Out[LDP]);
 80013b6:	79bb      	ldrb	r3, [r7, #6]
 80013b8:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <main+0x10c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,0xff - Out[RDP]);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <main+0x10c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	635a      	str	r2, [r3, #52]	@ 0x34
#ifdef PRI
	  printf("左上 %d %2X 右上 %d %2X 左下 %d %2X 右下 %d %2X\r\n",Out[LUD],Out[LUP],Out[RUD],Out[RUP],Out[LDD],Out[LDP],Out[RDD],Out[RDP]);
 80013ce:	783b      	ldrb	r3, [r7, #0]
 80013d0:	461d      	mov	r5, r3
 80013d2:	793b      	ldrb	r3, [r7, #4]
 80013d4:	461e      	mov	r6, r3
 80013d6:	787b      	ldrb	r3, [r7, #1]
 80013d8:	469c      	mov	ip, r3
 80013da:	797b      	ldrb	r3, [r7, #5]
 80013dc:	78ba      	ldrb	r2, [r7, #2]
 80013de:	79b9      	ldrb	r1, [r7, #6]
 80013e0:	78f8      	ldrb	r0, [r7, #3]
 80013e2:	79fc      	ldrb	r4, [r7, #7]
 80013e4:	9404      	str	r4, [sp, #16]
 80013e6:	9003      	str	r0, [sp, #12]
 80013e8:	9102      	str	r1, [sp, #8]
 80013ea:	9201      	str	r2, [sp, #4]
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	4663      	mov	r3, ip
 80013f0:	4632      	mov	r2, r6
 80013f2:	4629      	mov	r1, r5
 80013f4:	4809      	ldr	r0, [pc, #36]	@ (800141c <main+0x120>)
 80013f6:	f004 fae3 	bl	80059c0 <iprintf>
	  HAL_TIM_PWM_Start(&htim1, TIMCH_1);
 80013fa:	bf00      	nop
 80013fc:	e796      	b.n	800132c <main+0x30>
 80013fe:	bf00      	nop
 8001400:	200002fc 	.word	0x200002fc
 8001404:	20000224 	.word	0x20000224
 8001408:	2000026c 	.word	0x2000026c
 800140c:	200002b4 	.word	0x200002b4
 8001410:	20000204 	.word	0x20000204
 8001414:	40020400 	.word	0x40020400
 8001418:	40020000 	.word	0x40020000
 800141c:	08009e10 	.word	0x08009e10

08001420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b094      	sub	sp, #80	@ 0x50
 8001424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	2234      	movs	r2, #52	@ 0x34
 800142c:	2100      	movs	r1, #0
 800142e:	4618      	mov	r0, r3
 8001430:	f004 fc6c 	bl	8005d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001434:	f107 0308 	add.w	r3, r7, #8
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001444:	2300      	movs	r3, #0
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	4b23      	ldr	r3, [pc, #140]	@ (80014d8 <SystemClock_Config+0xb8>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144c:	4a22      	ldr	r2, [pc, #136]	@ (80014d8 <SystemClock_Config+0xb8>)
 800144e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001452:	6413      	str	r3, [r2, #64]	@ 0x40
 8001454:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <SystemClock_Config+0xb8>)
 8001456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001458:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001460:	2300      	movs	r3, #0
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	4b1d      	ldr	r3, [pc, #116]	@ (80014dc <SystemClock_Config+0xbc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800146c:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <SystemClock_Config+0xbc>)
 800146e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <SystemClock_Config+0xbc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001480:	2302      	movs	r3, #2
 8001482:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001484:	2301      	movs	r3, #1
 8001486:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001488:	2310      	movs	r3, #16
 800148a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800148c:	2300      	movs	r3, #0
 800148e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fd5d 	bl	8002f54 <HAL_RCC_OscConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80014a0:	f000 f9f8 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a4:	230f      	movs	r3, #15
 80014a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f001 fa84 	bl	80029cc <HAL_RCC_ClockConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014ca:	f000 f9e3 	bl	8001894 <Error_Handler>
  }
}
 80014ce:	bf00      	nop
 80014d0:	3750      	adds	r7, #80	@ 0x50
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40007000 	.word	0x40007000

080014e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b092      	sub	sp, #72	@ 0x48
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
 8001500:	615a      	str	r2, [r3, #20]
 8001502:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2220      	movs	r2, #32
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f004 fbfe 	bl	8005d0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001510:	4b40      	ldr	r3, [pc, #256]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001512:	4a41      	ldr	r2, [pc, #260]	@ (8001618 <MX_TIM1_Init+0x138>)
 8001514:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8001516:	4b3f      	ldr	r3, [pc, #252]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001518:	2204      	movs	r2, #4
 800151a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b3d      	ldr	r3, [pc, #244]	@ (8001614 <MX_TIM1_Init+0x134>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001522:	4b3c      	ldr	r3, [pc, #240]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001524:	22ff      	movs	r2, #255	@ 0xff
 8001526:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001528:	4b3a      	ldr	r3, [pc, #232]	@ (8001614 <MX_TIM1_Init+0x134>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800152e:	4b39      	ldr	r3, [pc, #228]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001530:	2200      	movs	r2, #0
 8001532:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001534:	4b37      	ldr	r3, [pc, #220]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800153a:	4836      	ldr	r0, [pc, #216]	@ (8001614 <MX_TIM1_Init+0x134>)
 800153c:	f001 ffa8 	bl	8003490 <HAL_TIM_PWM_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001546:	f000 f9a5 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001552:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001556:	4619      	mov	r1, r3
 8001558:	482e      	ldr	r0, [pc, #184]	@ (8001614 <MX_TIM1_Init+0x134>)
 800155a:	f002 fbf5 	bl	8003d48 <HAL_TIMEx_MasterConfigSynchronization>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001564:	f000 f996 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001568:	2360      	movs	r3, #96	@ 0x60
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001570:	2300      	movs	r3, #0
 8001572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001574:	2300      	movs	r3, #0
 8001576:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001580:	2300      	movs	r3, #0
 8001582:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001588:	2200      	movs	r2, #0
 800158a:	4619      	mov	r1, r3
 800158c:	4821      	ldr	r0, [pc, #132]	@ (8001614 <MX_TIM1_Init+0x134>)
 800158e:	f002 f897 	bl	80036c0 <HAL_TIM_PWM_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001598:	f000 f97c 	bl	8001894 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 800159c:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <MX_TIM1_Init+0x134>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	699a      	ldr	r2, [r3, #24]
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <MX_TIM1_Init+0x134>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f022 0208 	bic.w	r2, r2, #8
 80015aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b0:	2204      	movs	r2, #4
 80015b2:	4619      	mov	r1, r3
 80015b4:	4817      	ldr	r0, [pc, #92]	@ (8001614 <MX_TIM1_Init+0x134>)
 80015b6:	f002 f883 	bl	80036c0 <HAL_TIM_PWM_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 80015c0:	f000 f968 	bl	8001894 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <MX_TIM1_Init+0x134>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	699a      	ldr	r2, [r3, #24]
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_TIM1_Init+0x134>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80015d2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015dc:	2300      	movs	r3, #0
 80015de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4619      	mov	r1, r3
 80015f6:	4807      	ldr	r0, [pc, #28]	@ (8001614 <MX_TIM1_Init+0x134>)
 80015f8:	f002 fc22 	bl	8003e40 <HAL_TIMEx_ConfigBreakDeadTime>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001602:	f000 f947 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001606:	4803      	ldr	r0, [pc, #12]	@ (8001614 <MX_TIM1_Init+0x134>)
 8001608:	f000 fbf6 	bl	8001df8 <HAL_TIM_MspPostInit>

}
 800160c:	bf00      	nop
 800160e:	3748      	adds	r7, #72	@ 0x48
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000224 	.word	0x20000224
 8001618:	40010000 	.word	0x40010000

0800161c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	@ 0x28
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001622:	f107 0320 	add.w	r3, r7, #32
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]
 800163a:	615a      	str	r2, [r3, #20]
 800163c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800163e:	4b2f      	ldr	r3, [pc, #188]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001640:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001644:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8001646:	4b2d      	ldr	r3, [pc, #180]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001648:	2204      	movs	r2, #4
 800164a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164c:	4b2b      	ldr	r3, [pc, #172]	@ (80016fc <MX_TIM2_Init+0xe0>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001652:	4b2a      	ldr	r3, [pc, #168]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001654:	22ff      	movs	r2, #255	@ 0xff
 8001656:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001658:	4b28      	ldr	r3, [pc, #160]	@ (80016fc <MX_TIM2_Init+0xe0>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165e:	4b27      	ldr	r3, [pc, #156]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001664:	4825      	ldr	r0, [pc, #148]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001666:	f001 ff13 	bl	8003490 <HAL_TIM_PWM_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001670:	f000 f910 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001674:	2300      	movs	r3, #0
 8001676:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800167c:	f107 0320 	add.w	r3, r7, #32
 8001680:	4619      	mov	r1, r3
 8001682:	481e      	ldr	r0, [pc, #120]	@ (80016fc <MX_TIM2_Init+0xe0>)
 8001684:	f002 fb60 	bl	8003d48 <HAL_TIMEx_MasterConfigSynchronization>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800168e:	f000 f901 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001692:	2360      	movs	r3, #96	@ 0x60
 8001694:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2200      	movs	r2, #0
 80016a6:	4619      	mov	r1, r3
 80016a8:	4814      	ldr	r0, [pc, #80]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016aa:	f002 f809 	bl	80036c0 <HAL_TIM_PWM_ConfigChannel>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80016b4:	f000 f8ee 	bl	8001894 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_1);
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	699a      	ldr	r2, [r3, #24]
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f022 0208 	bic.w	r2, r2, #8
 80016c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	2204      	movs	r2, #4
 80016cc:	4619      	mov	r1, r3
 80016ce:	480b      	ldr	r0, [pc, #44]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016d0:	f001 fff6 	bl	80036c0 <HAL_TIM_PWM_ConfigChannel>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 80016da:	f000 f8db 	bl	8001894 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	699a      	ldr	r2, [r3, #24]
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016ec:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016ee:	4803      	ldr	r0, [pc, #12]	@ (80016fc <MX_TIM2_Init+0xe0>)
 80016f0:	f000 fb82 	bl	8001df8 <HAL_TIM_MspPostInit>

}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	@ 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	2000026c 	.word	0x2000026c

08001700 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <MX_UART5_Init+0x4c>)
 8001706:	4a12      	ldr	r2, [pc, #72]	@ (8001750 <MX_UART5_Init+0x50>)
 8001708:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 38400;
 800170a:	4b10      	ldr	r3, [pc, #64]	@ (800174c <MX_UART5_Init+0x4c>)
 800170c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001710:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_UART5_Init+0x4c>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001718:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <MX_UART5_Init+0x4c>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <MX_UART5_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <MX_UART5_Init+0x4c>)
 8001726:	220c      	movs	r2, #12
 8001728:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172a:	4b08      	ldr	r3, [pc, #32]	@ (800174c <MX_UART5_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <MX_UART5_Init+0x4c>)
 8001732:	2200      	movs	r2, #0
 8001734:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	@ (800174c <MX_UART5_Init+0x4c>)
 8001738:	f002 fbd4 	bl	8003ee4 <HAL_UART_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001742:	f000 f8a7 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200002b4 	.word	0x200002b4
 8001750:	40005000 	.word	0x40005000

08001754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <MX_USART2_UART_Init+0x50>)
 800175c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001760:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001766:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001772:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001778:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800177a:	220c      	movs	r2, #12
 800177c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800178a:	4805      	ldr	r0, [pc, #20]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800178c:	f002 fbaa 	bl	8003ee4 <HAL_UART_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001796:	f000 f87d 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200002fc 	.word	0x200002fc
 80017a4:	40004400 	.word	0x40004400

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	@ 0x28
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a30      	ldr	r2, [pc, #192]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	4b2a      	ldr	r3, [pc, #168]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a29      	ldr	r2, [pc, #164]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b27      	ldr	r3, [pc, #156]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	4b23      	ldr	r3, [pc, #140]	@ (8001888 <MX_GPIO_Init+0xe0>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <MX_GPIO_Init+0xe0>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <MX_GPIO_Init+0xe0>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <MX_GPIO_Init+0xe0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a1b      	ldr	r2, [pc, #108]	@ (8001888 <MX_GPIO_Init+0xe0>)
 800181c:	f043 0308 	orr.w	r3, r3, #8
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <MX_GPIO_Init+0xe0>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_7, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	2190      	movs	r1, #144	@ 0x90
 8001832:	4816      	ldr	r0, [pc, #88]	@ (800188c <MX_GPIO_Init+0xe4>)
 8001834:	f001 f8b0 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 800183e:	4814      	ldr	r0, [pc, #80]	@ (8001890 <MX_GPIO_Init+0xe8>)
 8001840:	f001 f8aa 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7;
 8001844:	2390      	movs	r3, #144	@ 0x90
 8001846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001848:	2301      	movs	r3, #1
 800184a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001850:	2300      	movs	r3, #0
 8001852:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	480c      	ldr	r0, [pc, #48]	@ (800188c <MX_GPIO_Init+0xe4>)
 800185c:	f000 ff08 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 8001860:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_GPIO_Init+0xe8>)
 800187a:	f000 fef9 	bl	8002670 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800187e:	bf00      	nop
 8001880:	3728      	adds	r7, #40	@ 0x28
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	40020000 	.word	0x40020000
 8001890:	40020400 	.word	0x40020400

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <Error_Handler+0x8>

080018a0 <halfX>:
 */

#include <mekanamu.h>
#include <stdio.h>

signed char halfX(uint8_t X){
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	if(X > 0x7f - TOLE_VALUE && X < 0x7f + TOLE_VALUE){
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	2b75      	cmp	r3, #117	@ 0x75
 80018ae:	d904      	bls.n	80018ba <halfX+0x1a>
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b88      	cmp	r3, #136	@ 0x88
 80018b4:	d801      	bhi.n	80018ba <halfX+0x1a>
		return 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e008      	b.n	80018cc <halfX+0x2c>
	}else {
		if(X - 0x7f < -0x7f){
			return -0x7f;
		}else if(X - 0x7f > 0x7f){
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2bff      	cmp	r3, #255	@ 0xff
 80018be:	d101      	bne.n	80018c4 <halfX+0x24>
			return 0x7f;
 80018c0:	237f      	movs	r3, #127	@ 0x7f
 80018c2:	e003      	b.n	80018cc <halfX+0x2c>
		}else {
			return X - 0x7f;
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	3b7f      	subs	r3, #127	@ 0x7f
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	b25b      	sxtb	r3, r3
		}
	}
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <halfY>:

signed char halfY(uint8_t Y){
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	71fb      	strb	r3, [r7, #7]
	if(Y > 0x7f - TOLE_VALUE && Y < 0x7f + TOLE_VALUE){
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	2b75      	cmp	r3, #117	@ 0x75
 80018e6:	d904      	bls.n	80018f2 <halfY+0x1a>
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	2b88      	cmp	r3, #136	@ 0x88
 80018ec:	d801      	bhi.n	80018f2 <halfY+0x1a>
		return 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	e00d      	b.n	800190e <halfY+0x36>
	}else {
		if(0x7f - Y < -0x7f){
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 80018f8:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 80018fc:	da02      	bge.n	8001904 <halfY+0x2c>
			return -0x7f;
 80018fe:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8001902:	e004      	b.n	800190e <halfY+0x36>
		}else if(0x7f - Y > 0x7f){
			return 0x7f;
		}else {
			return 0x7f - Y;
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800190a:	b2db      	uxtb	r3, r3
 800190c:	b25b      	sxtb	r3, r3
		}
	}
}
 800190e:	4618      	mov	r0, r3
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	0000      	movs	r0, r0
 800191c:	0000      	movs	r0, r0
	...

08001920 <MoveBT>:
		}
	}
}


void MoveBT(uint8_t *Udata,uint8_t stX,uint8_t stY,bool R,bool L){
 8001920:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001924:	b0a8      	sub	sp, #160	@ 0xa0
 8001926:	af02      	add	r7, sp, #8
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	4608      	mov	r0, r1
 800192c:	4611      	mov	r1, r2
 800192e:	461a      	mov	r2, r3
 8001930:	4603      	mov	r3, r0
 8001932:	72fb      	strb	r3, [r7, #11]
 8001934:	460b      	mov	r3, r1
 8001936:	72bb      	strb	r3, [r7, #10]
 8001938:	4613      	mov	r3, r2
 800193a:	727b      	strb	r3, [r7, #9]
	double COS;
	double SIN;
	double theta;
	double theta_plus;
	double Adata[8];
	PosX = halfX(stX);
 800193c:	7afb      	ldrb	r3, [r7, #11]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ffae 	bl	80018a0 <halfX>
 8001944:	4603      	mov	r3, r0
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fe0c 	bl	8000564 <__aeabi_i2d>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
	PosY = halfY(stY);
 8001954:	7abb      	ldrb	r3, [r7, #10]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff ffbe 	bl	80018d8 <halfY>
 800195c:	4603      	mov	r3, r0
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fe00 	bl	8000564 <__aeabi_i2d>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	Vroll = (R | L) * 0x7f * RAITO;
 800196c:	7a7a      	ldrb	r2, [r7, #9]
 800196e:	f897 30b0 	ldrb.w	r3, [r7, #176]	@ 0xb0
 8001972:	4313      	orrs	r3, r2
 8001974:	b2db      	uxtb	r3, r3
 8001976:	461a      	mov	r2, r3
 8001978:	4613      	mov	r3, r2
 800197a:	01db      	lsls	r3, r3, #7
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fdf0 	bl	8000564 <__aeabi_i2d>
 8001984:	a3d8      	add	r3, pc, #864	@ (adr r3, 8001ce8 <MoveBT+0x3c8>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7fe fe55 	bl	8000638 <__aeabi_dmul>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	if(R == 1){
 8001996:	7a7b      	ldrb	r3, [r7, #9]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10b      	bne.n	80019b4 <MoveBT+0x94>
		Vroll = Vroll;
	}else if(L == 1){
 800199c:	f897 30b0 	ldrb.w	r3, [r7, #176]	@ 0xb0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d007      	beq.n	80019b4 <MoveBT+0x94>
		Vroll = - Vroll;
 80019a4:	f8d7 4090 	ldr.w	r4, [r7, #144]	@ 0x90
 80019a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80019ac:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80019b0:	e9c7 4524 	strd	r4, r5, [r7, #144]	@ 0x90
	}
	Z = sqrt(pow(PosX,2) + pow(PosY,2));
 80019b4:	ed9f 1bc2 	vldr	d1, [pc, #776]	@ 8001cc0 <MoveBT+0x3a0>
 80019b8:	ed97 0b20 	vldr	d0, [r7, #128]	@ 0x80
 80019bc:	f006 f83c 	bl	8007a38 <pow>
 80019c0:	ec55 4b10 	vmov	r4, r5, d0
 80019c4:	ed9f 1bbe 	vldr	d1, [pc, #760]	@ 8001cc0 <MoveBT+0x3a0>
 80019c8:	ed97 0b1e 	vldr	d0, [r7, #120]	@ 0x78
 80019cc:	f006 f834 	bl	8007a38 <pow>
 80019d0:	ec53 2b10 	vmov	r2, r3, d0
 80019d4:	4620      	mov	r0, r4
 80019d6:	4629      	mov	r1, r5
 80019d8:	f7fe fc78 	bl	80002cc <__adddf3>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	ec43 2b17 	vmov	d7, r2, r3
 80019e4:	eeb0 0a47 	vmov.f32	s0, s14
 80019e8:	eef0 0a67 	vmov.f32	s1, s15
 80019ec:	f006 f894 	bl	8007b18 <sqrt>
 80019f0:	ed87 0b1c 	vstr	d0, [r7, #112]	@ 0x70
	theta = atan2(PosY,PosX);
 80019f4:	ed97 1b20 	vldr	d1, [r7, #128]	@ 0x80
 80019f8:	ed97 0b1e 	vldr	d0, [r7, #120]	@ 0x78
 80019fc:	f006 f81a 	bl	8007a34 <atan2>
 8001a00:	ed87 0b1a 	vstr	d0, [r7, #104]	@ 0x68
	theta_plus = rad(PLUS);
 8001a04:	ed9f 0bb0 	vldr	d0, [pc, #704]	@ 8001cc8 <MoveBT+0x3a8>
 8001a08:	f000 f972 	bl	8001cf0 <rad>
 8001a0c:	ed87 0b18 	vstr	d0, [r7, #96]	@ 0x60

	COS = (Z * cos(theta)) / 2;
 8001a10:	ed97 0b1a 	vldr	d0, [r7, #104]	@ 0x68
 8001a14:	f006 f8ac 	bl	8007b70 <cos>
 8001a18:	ec51 0b10 	vmov	r0, r1, d0
 8001a1c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a20:	f7fe fe0a 	bl	8000638 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	SIN = (Z * sin(theta)) / (2 * sin(theta_plus) * cos(theta_plus));
 8001a40:	ed97 0b1a 	vldr	d0, [r7, #104]	@ 0x68
 8001a44:	f006 f8e8 	bl	8007c18 <sin>
 8001a48:	ec51 0b10 	vmov	r0, r1, d0
 8001a4c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a50:	f7fe fdf2 	bl	8000638 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4614      	mov	r4, r2
 8001a5a:	461d      	mov	r5, r3
 8001a5c:	ed97 0b18 	vldr	d0, [r7, #96]	@ 0x60
 8001a60:	f006 f8da 	bl	8007c18 <sin>
 8001a64:	ec51 0b10 	vmov	r0, r1, d0
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	f7fe fc2e 	bl	80002cc <__adddf3>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4690      	mov	r8, r2
 8001a76:	4699      	mov	r9, r3
 8001a78:	ed97 0b18 	vldr	d0, [r7, #96]	@ 0x60
 8001a7c:	f006 f878 	bl	8007b70 <cos>
 8001a80:	ec53 2b10 	vmov	r2, r3, d0
 8001a84:	4640      	mov	r0, r8
 8001a86:	4649      	mov	r1, r9
 8001a88:	f7fe fdd6 	bl	8000638 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4620      	mov	r0, r4
 8001a92:	4629      	mov	r1, r5
 8001a94:	f7fe fefa 	bl	800088c <__aeabi_ddiv>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	Adata[LUP] = - COS - SIN - Vroll;
 8001aa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001aa2:	603b      	str	r3, [r7, #0]
 8001aa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001aa6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001ab0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ab4:	f7fe fc08 	bl	80002c8 <__aeabi_dsub>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4610      	mov	r0, r2
 8001abe:	4619      	mov	r1, r3
 8001ac0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001ac4:	f7fe fc00 	bl	80002c8 <__aeabi_dsub>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	Adata[RUP] =   COS + SIN - Vroll;
 8001ad0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001ad4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001ad8:	f7fe fbf8 	bl	80002cc <__adddf3>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001ae8:	f7fe fbee 	bl	80002c8 <__aeabi_dsub>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	Adata[LDP] =   COS - SIN - Vroll;
 8001af4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001af8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001afc:	f7fe fbe4 	bl	80002c8 <__aeabi_dsub>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001b0c:	f7fe fbdc 	bl	80002c8 <__aeabi_dsub>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	Adata[RDP] = - COS + SIN - Vroll;
 8001b18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b1c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001b20:	f7fe fbd2 	bl	80002c8 <__aeabi_dsub>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4610      	mov	r0, r2
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001b30:	f7fe fbca 	bl	80002c8 <__aeabi_dsub>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
#ifdef PRI
	printf("SIN %f COS %f ",SIN,COS);
 8001b3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b40:	e9cd 2300 	strd	r2, r3, [sp]
 8001b44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001b48:	4863      	ldr	r0, [pc, #396]	@ (8001cd8 <MoveBT+0x3b8>)
 8001b4a:	f003 ff39 	bl	80059c0 <iprintf>
#endif

	for(int i = 0;i < 4;i++){
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001b54:	e0a8      	b.n	8001ca8 <MoveBT+0x388>
		if(Adata[i + 4] < 0){
 8001b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	3390      	adds	r3, #144	@ 0x90
 8001b60:	f107 0208 	add.w	r2, r7, #8
 8001b64:	4413      	add	r3, r2
 8001b66:	3b88      	subs	r3, #136	@ 0x88
 8001b68:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	f7fe ffd2 	bl	8000b1c <__aeabi_dcmplt>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d04b      	beq.n	8001c16 <MoveBT+0x2f6>
			if(Adata[i + 4] < -0x7f){
 8001b7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b82:	3304      	adds	r3, #4
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	3390      	adds	r3, #144	@ 0x90
 8001b88:	f107 0208 	add.w	r2, r7, #8
 8001b8c:	4413      	add	r3, r2
 8001b8e:	3b88      	subs	r3, #136	@ 0x88
 8001b90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	4b50      	ldr	r3, [pc, #320]	@ (8001cdc <MoveBT+0x3bc>)
 8001b9a:	f7fe ffbf 	bl	8000b1c <__aeabi_dcmplt>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00e      	beq.n	8001bc2 <MoveBT+0x2a2>
				Adata[i + 4] = -0x7f;
 8001ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ba8:	3304      	adds	r3, #4
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	3390      	adds	r3, #144	@ 0x90
 8001bae:	f107 0208 	add.w	r2, r7, #8
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f1a3 0188 	sub.w	r1, r3, #136	@ 0x88
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	4b47      	ldr	r3, [pc, #284]	@ (8001cdc <MoveBT+0x3bc>)
 8001bbe:	e9c1 2300 	strd	r2, r3, [r1]
			}
			Udata[i] = 1;
 8001bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4413      	add	r3, r2
 8001bca:	2201      	movs	r2, #1
 8001bcc:	701a      	strb	r2, [r3, #0]
			Udata[i + 4] = (uint8_t)(0x7f + Adata[i + 4]) * 2;
 8001bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bd2:	3304      	adds	r3, #4
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	3390      	adds	r3, #144	@ 0x90
 8001bd8:	f107 0208 	add.w	r2, r7, #8
 8001bdc:	4413      	add	r3, r2
 8001bde:	3b88      	subs	r3, #136	@ 0x88
 8001be0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001be4:	a33a      	add	r3, pc, #232	@ (adr r3, 8001cd0 <MoveBT+0x3b0>)
 8001be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bea:	f7fe fb6f 	bl	80002cc <__adddf3>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f7fe fff7 	bl	8000be8 <__aeabi_d2uiz>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c02:	3304      	adds	r3, #4
 8001c04:	68f9      	ldr	r1, [r7, #12]
 8001c06:	440b      	add	r3, r1
 8001c08:	0052      	lsls	r2, r2, #1
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	701a      	strb	r2, [r3, #0]
#ifdef PRI
			printf("nega ");
 8001c0e:	4834      	ldr	r0, [pc, #208]	@ (8001ce0 <MoveBT+0x3c0>)
 8001c10:	f003 fed6 	bl	80059c0 <iprintf>
 8001c14:	e043      	b.n	8001c9e <MoveBT+0x37e>
#endif
		}else{
			if(Adata[i + 4] > 0x7f){
 8001c16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	3390      	adds	r3, #144	@ 0x90
 8001c20:	f107 0208 	add.w	r2, r7, #8
 8001c24:	4413      	add	r3, r2
 8001c26:	3b88      	subs	r3, #136	@ 0x88
 8001c28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c2c:	a328      	add	r3, pc, #160	@ (adr r3, 8001cd0 <MoveBT+0x3b0>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe ff91 	bl	8000b58 <__aeabi_dcmpgt>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00e      	beq.n	8001c5a <MoveBT+0x33a>
				Adata[i + 4] = 0x7f;
 8001c3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c40:	3304      	adds	r3, #4
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	3390      	adds	r3, #144	@ 0x90
 8001c46:	f107 0208 	add.w	r2, r7, #8
 8001c4a:	4413      	add	r3, r2
 8001c4c:	f1a3 0188 	sub.w	r1, r3, #136	@ 0x88
 8001c50:	a31f      	add	r3, pc, #124	@ (adr r3, 8001cd0 <MoveBT+0x3b0>)
 8001c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c56:	e9c1 2300 	strd	r2, r3, [r1]
			}
			Udata[i] = 0;
 8001c5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4413      	add	r3, r2
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
			Udata[i + 4] = (uint8_t)(Adata[i + 4]) * 2;
 8001c66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	3390      	adds	r3, #144	@ 0x90
 8001c70:	f107 0208 	add.w	r2, r7, #8
 8001c74:	4413      	add	r3, r2
 8001c76:	3b88      	subs	r3, #136	@ 0x88
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f7fe ffb2 	bl	8000be8 <__aeabi_d2uiz>
 8001c84:	4603      	mov	r3, r0
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	68f9      	ldr	r1, [r7, #12]
 8001c90:	440b      	add	r3, r1
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	701a      	strb	r2, [r3, #0]
#ifdef PRI
			printf("posi ");
 8001c98:	4812      	ldr	r0, [pc, #72]	@ (8001ce4 <MoveBT+0x3c4>)
 8001c9a:	f003 fe91 	bl	80059c0 <iprintf>
	for(int i = 0;i < 4;i++){
 8001c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001ca8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cac:	2b03      	cmp	r3, #3
 8001cae:	f77f af52 	ble.w	8001b56 <MoveBT+0x236>
#endif
		}
	}
}
 8001cb2:	bf00      	nop
 8001cb4:	bf00      	nop
 8001cb6:	3798      	adds	r7, #152	@ 0x98
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cbe:	bf00      	nop
 8001cc0:	00000000 	.word	0x00000000
 8001cc4:	40000000 	.word	0x40000000
 8001cc8:	00000000 	.word	0x00000000
 8001ccc:	40468000 	.word	0x40468000
 8001cd0:	00000000 	.word	0x00000000
 8001cd4:	405fc000 	.word	0x405fc000
 8001cd8:	08009e5c 	.word	0x08009e5c
 8001cdc:	c05fc000 	.word	0xc05fc000
 8001ce0:	08009e4c 	.word	0x08009e4c
 8001ce4:	08009e54 	.word	0x08009e54
 8001ce8:	66666666 	.word	0x66666666
 8001cec:	3fe66666 	.word	0x3fe66666

08001cf0 <rad>:

double deg(double rad){
	return (rad * 180) / M_PI;
}

double rad(double deg){
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	ed87 0b00 	vstr	d0, [r7]
	return (deg * M_PI) / 180;
 8001cfa:	a30e      	add	r3, pc, #56	@ (adr r3, 8001d34 <rad+0x44>)
 8001cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d04:	f7fe fc98 	bl	8000638 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <rad+0x40>)
 8001d16:	f7fe fdb9 	bl	800088c <__aeabi_ddiv>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d22:	eeb0 0a47 	vmov.f32	s0, s14
 8001d26:	eef0 0a67 	vmov.f32	s1, s15
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40668000 	.word	0x40668000
 8001d34:	54442d18 	.word	0x54442d18
 8001d38:	400921fb 	.word	0x400921fb

08001d3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a08      	ldr	r2, [pc, #32]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a15      	ldr	r2, [pc, #84]	@ (8001df0 <HAL_TIM_PWM_MspInit+0x64>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10e      	bne.n	8001dbc <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	4a13      	ldr	r2, [pc, #76]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dae:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001dba:	e012      	b.n	8001de2 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM2)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc4:	d10d      	bne.n	8001de2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	4b0a      	ldr	r3, [pc, #40]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	4a09      	ldr	r2, [pc, #36]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd6:	4b07      	ldr	r3, [pc, #28]	@ (8001df4 <HAL_TIM_PWM_MspInit+0x68>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	68bb      	ldr	r3, [r7, #8]
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40010000 	.word	0x40010000
 8001df4:	40023800 	.word	0x40023800

08001df8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08a      	sub	sp, #40	@ 0x28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a25      	ldr	r2, [pc, #148]	@ (8001eac <HAL_TIM_MspPostInit+0xb4>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d11f      	bne.n	8001e5a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	4b24      	ldr	r3, [pc, #144]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a23      	ldr	r2, [pc, #140]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e44:	2300      	movs	r3, #0
 8001e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	4619      	mov	r1, r3
 8001e52:	4818      	ldr	r0, [pc, #96]	@ (8001eb4 <HAL_TIM_MspPostInit+0xbc>)
 8001e54:	f000 fc0c 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e58:	e023      	b.n	8001ea2 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e62:	d11e      	bne.n	8001ea2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6c:	4a10      	ldr	r2, [pc, #64]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e74:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb0 <HAL_TIM_MspPostInit+0xb8>)
 8001e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001e80:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e92:	2301      	movs	r3, #1
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <HAL_TIM_MspPostInit+0xbc>)
 8001e9e:	f000 fbe7 	bl	8002670 <HAL_GPIO_Init>
}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08c      	sub	sp, #48	@ 0x30
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a45      	ldr	r2, [pc, #276]	@ (8001fec <HAL_UART_MspInit+0x134>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d153      	bne.n	8001f82 <HAL_UART_MspInit+0xca>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	4b44      	ldr	r3, [pc, #272]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	4a43      	ldr	r2, [pc, #268]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001ee4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eea:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	61bb      	str	r3, [r7, #24]
 8001ef4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a3c      	ldr	r2, [pc, #240]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b3a      	ldr	r3, [pc, #232]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	4b36      	ldr	r3, [pc, #216]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a35      	ldr	r2, [pc, #212]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f1c:	f043 0308 	orr.w	r3, r3, #8
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b33      	ldr	r3, [pc, #204]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001f40:	2308      	movs	r3, #8
 8001f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	482a      	ldr	r0, [pc, #168]	@ (8001ff4 <HAL_UART_MspInit+0x13c>)
 8001f4c:	f000 fb90 	bl	8002670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f50:	2304      	movs	r3, #4
 8001f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001f60:	2308      	movs	r3, #8
 8001f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4823      	ldr	r0, [pc, #140]	@ (8001ff8 <HAL_UART_MspInit+0x140>)
 8001f6c:	f000 fb80 	bl	8002670 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2035      	movs	r0, #53	@ 0x35
 8001f76:	f000 fab2 	bl	80024de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001f7a:	2035      	movs	r0, #53	@ 0x35
 8001f7c:	f000 facb 	bl	8002516 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f80:	e030      	b.n	8001fe4 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a1d      	ldr	r2, [pc, #116]	@ (8001ffc <HAL_UART_MspInit+0x144>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d12b      	bne.n	8001fe4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	4b17      	ldr	r3, [pc, #92]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	4a16      	ldr	r2, [pc, #88]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa8:	2300      	movs	r3, #0
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff0 <HAL_UART_MspInit+0x138>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fc4:	230c      	movs	r3, #12
 8001fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fd4:	2307      	movs	r3, #7
 8001fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f107 031c 	add.w	r3, r7, #28
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4808      	ldr	r0, [pc, #32]	@ (8002000 <HAL_UART_MspInit+0x148>)
 8001fe0:	f000 fb46 	bl	8002670 <HAL_GPIO_Init>
}
 8001fe4:	bf00      	nop
 8001fe6:	3730      	adds	r7, #48	@ 0x30
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40005000 	.word	0x40005000
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40020800 	.word	0x40020800
 8001ff8:	40020c00 	.word	0x40020c00
 8001ffc:	40004400 	.word	0x40004400
 8002000:	40020000 	.word	0x40020000

08002004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <NMI_Handler+0x4>

0800200c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <HardFault_Handler+0x4>

08002014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <MemManage_Handler+0x4>

0800201c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <BusFault_Handler+0x4>

08002024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <UsageFault_Handler+0x4>

0800202c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205a:	f000 f945 	bl	80022e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <UART5_IRQHandler+0x10>)
 800206a:	f002 f83b 	bl	80040e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200002b4 	.word	0x200002b4

08002078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return 1;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_kill>:

int _kill(int pid, int sig)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002092:	f003 fe8d 	bl	8005db0 <__errno>
 8002096:	4603      	mov	r3, r0
 8002098:	2216      	movs	r2, #22
 800209a:	601a      	str	r2, [r3, #0]
  return -1;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_exit>:

void _exit (int status)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ffe7 	bl	8002088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ba:	bf00      	nop
 80020bc:	e7fd      	b.n	80020ba <_exit+0x12>

080020be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	e00a      	b.n	80020e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020d0:	f3af 8000 	nop.w
 80020d4:	4601      	mov	r1, r0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	1c5a      	adds	r2, r3, #1
 80020da:	60ba      	str	r2, [r7, #8]
 80020dc:	b2ca      	uxtb	r2, r1
 80020de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf0      	blt.n	80020d0 <_read+0x12>
  }

  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_isatty>:

int _isatty(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <_sbrk+0x5c>)
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <_sbrk+0x60>)
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <_sbrk+0x64>)
 800217e:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <_sbrk+0x68>)
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	d207      	bcs.n	80021a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002190:	f003 fe0e 	bl	8005db0 <__errno>
 8002194:	4603      	mov	r3, r0
 8002196:	220c      	movs	r2, #12
 8002198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	e009      	b.n	80021b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <_sbrk+0x64>)
 80021b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20020000 	.word	0x20020000
 80021c0:	00000400 	.word	0x00000400
 80021c4:	20000344 	.word	0x20000344
 80021c8:	20000498 	.word	0x20000498

080021cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <SystemInit+0x20>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <SystemInit+0x20>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002228 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021f4:	f7ff ffea 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021f8:	480c      	ldr	r0, [pc, #48]	@ (800222c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021fa:	490d      	ldr	r1, [pc, #52]	@ (8002230 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002210:	4c0a      	ldr	r4, [pc, #40]	@ (800223c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800221e:	f003 fdcd 	bl	8005dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002222:	f7ff f86b 	bl	80012fc <main>
  bx  lr    
 8002226:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002228:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800222c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002230:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002234:	0800a498 	.word	0x0800a498
  ldr r2, =_sbss
 8002238:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800223c:	20000498 	.word	0x20000498

08002240 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002240:	e7fe      	b.n	8002240 <ADC_IRQHandler>
	...

08002244 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002248:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_Init+0x40>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <HAL_Init+0x40>)
 800224e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002252:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002254:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <HAL_Init+0x40>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_Init+0x40>)
 800225a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800225e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <HAL_Init+0x40>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_Init+0x40>)
 8002266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800226a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800226c:	2003      	movs	r0, #3
 800226e:	f000 f92b 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002272:	200f      	movs	r0, #15
 8002274:	f000 f808 	bl	8002288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002278:	f7ff fd60 	bl	8001d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40023c00 	.word	0x40023c00

08002288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002290:	4b12      	ldr	r3, [pc, #72]	@ (80022dc <HAL_InitTick+0x54>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b12      	ldr	r3, [pc, #72]	@ (80022e0 <HAL_InitTick+0x58>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800229e:	fbb3 f3f1 	udiv	r3, r3, r1
 80022a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 f943 	bl	8002532 <HAL_SYSTICK_Config>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e00e      	b.n	80022d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d80a      	bhi.n	80022d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022bc:	2200      	movs	r2, #0
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	f04f 30ff 	mov.w	r0, #4294967295
 80022c4:	f000 f90b 	bl	80024de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022c8:	4a06      	ldr	r2, [pc, #24]	@ (80022e4 <HAL_InitTick+0x5c>)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e000      	b.n	80022d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000000 	.word	0x20000000
 80022e0:	20000008 	.word	0x20000008
 80022e4:	20000004 	.word	0x20000004

080022e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022ec:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_IncTick+0x20>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	461a      	mov	r2, r3
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <HAL_IncTick+0x24>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4413      	add	r3, r2
 80022f8:	4a04      	ldr	r2, [pc, #16]	@ (800230c <HAL_IncTick+0x24>)
 80022fa:	6013      	str	r3, [r2, #0]
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000008 	.word	0x20000008
 800230c:	20000348 	.word	0x20000348

08002310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return uwTick;
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <HAL_GetTick+0x14>)
 8002316:	681b      	ldr	r3, [r3, #0]
}
 8002318:	4618      	mov	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000348 	.word	0x20000348

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	@ (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	2b00      	cmp	r3, #0
 800239c:	db0b      	blt.n	80023b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 021f 	and.w	r2, r3, #31
 80023a4:	4907      	ldr	r1, [pc, #28]	@ (80023c4 <__NVIC_EnableIRQ+0x38>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2001      	movs	r0, #1
 80023ae:	fa00 f202 	lsl.w	r2, r0, r2
 80023b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000e100 	.word	0xe000e100

080023c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	6039      	str	r1, [r7, #0]
 80023d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	db0a      	blt.n	80023f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	490c      	ldr	r1, [pc, #48]	@ (8002414 <__NVIC_SetPriority+0x4c>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	0112      	lsls	r2, r2, #4
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	440b      	add	r3, r1
 80023ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f0:	e00a      	b.n	8002408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4908      	ldr	r1, [pc, #32]	@ (8002418 <__NVIC_SetPriority+0x50>)
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	3b04      	subs	r3, #4
 8002400:	0112      	lsls	r2, r2, #4
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	440b      	add	r3, r1
 8002406:	761a      	strb	r2, [r3, #24]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000e100 	.word	0xe000e100
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800241c:	b480      	push	{r7}
 800241e:	b089      	sub	sp, #36	@ 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f1c3 0307 	rsb	r3, r3, #7
 8002436:	2b04      	cmp	r3, #4
 8002438:	bf28      	it	cs
 800243a:	2304      	movcs	r3, #4
 800243c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3304      	adds	r3, #4
 8002442:	2b06      	cmp	r3, #6
 8002444:	d902      	bls.n	800244c <NVIC_EncodePriority+0x30>
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3b03      	subs	r3, #3
 800244a:	e000      	b.n	800244e <NVIC_EncodePriority+0x32>
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	f04f 32ff 	mov.w	r2, #4294967295
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	401a      	ands	r2, r3
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002464:	f04f 31ff 	mov.w	r1, #4294967295
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa01 f303 	lsl.w	r3, r1, r3
 800246e:	43d9      	mvns	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002474:	4313      	orrs	r3, r2
         );
}
 8002476:	4618      	mov	r0, r3
 8002478:	3724      	adds	r7, #36	@ 0x24
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff8e 	bl	80023c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff29 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff3e 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff8e 	bl	800241c <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5d 	bl	80023c8 <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff31 	bl	800238c <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b084      	sub	sp, #16
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002556:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002558:	f7ff feda 	bl	8002310 <HAL_GetTick>
 800255c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d008      	beq.n	800257c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2280      	movs	r2, #128	@ 0x80
 800256e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e052      	b.n	8002622 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 0216 	bic.w	r2, r2, #22
 800258a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695a      	ldr	r2, [r3, #20]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800259a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d103      	bne.n	80025ac <HAL_DMA_Abort+0x62>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0208 	bic.w	r2, r2, #8
 80025ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0201 	bic.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025cc:	e013      	b.n	80025f6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ce:	f7ff fe9f 	bl	8002310 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b05      	cmp	r3, #5
 80025da:	d90c      	bls.n	80025f6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2203      	movs	r2, #3
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e015      	b.n	8002622 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1e4      	bne.n	80025ce <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	223f      	movs	r2, #63	@ 0x3f
 800260a:	409a      	lsls	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800262a:	b480      	push	{r7}
 800262c:	b083      	sub	sp, #12
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d004      	beq.n	8002648 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2280      	movs	r2, #128	@ 0x80
 8002642:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e00c      	b.n	8002662 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2205      	movs	r2, #5
 800264c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0201 	bic.w	r2, r2, #1
 800265e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
	...

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	@ 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002682:	2300      	movs	r3, #0
 8002684:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002686:	2300      	movs	r3, #0
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	e165      	b.n	8002958 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800268c:	2201      	movs	r2, #1
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	f040 8154 	bne.w	8002952 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d005      	beq.n	80026c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d130      	bne.n	8002724 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	2203      	movs	r2, #3
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026f8:	2201      	movs	r2, #1
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4013      	ands	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 0201 	and.w	r2, r3, #1
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b03      	cmp	r3, #3
 800272e:	d017      	beq.n	8002760 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	2203      	movs	r2, #3
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d123      	bne.n	80027b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	08da      	lsrs	r2, r3, #3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3208      	adds	r2, #8
 8002774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	220f      	movs	r2, #15
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	691a      	ldr	r2, [r3, #16]
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	08da      	lsrs	r2, r3, #3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3208      	adds	r2, #8
 80027ae:	69b9      	ldr	r1, [r7, #24]
 80027b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	2203      	movs	r2, #3
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0203 	and.w	r2, r3, #3
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 80ae 	beq.w	8002952 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002970 <HAL_GPIO_Init+0x300>)
 80027fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002970 <HAL_GPIO_Init+0x300>)
 8002800:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002804:	6453      	str	r3, [r2, #68]	@ 0x44
 8002806:	4b5a      	ldr	r3, [pc, #360]	@ (8002970 <HAL_GPIO_Init+0x300>)
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002812:	4a58      	ldr	r2, [pc, #352]	@ (8002974 <HAL_GPIO_Init+0x304>)
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	089b      	lsrs	r3, r3, #2
 8002818:	3302      	adds	r3, #2
 800281a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0303 	and.w	r3, r3, #3
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	220f      	movs	r2, #15
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a4f      	ldr	r2, [pc, #316]	@ (8002978 <HAL_GPIO_Init+0x308>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d025      	beq.n	800288a <HAL_GPIO_Init+0x21a>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4e      	ldr	r2, [pc, #312]	@ (800297c <HAL_GPIO_Init+0x30c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01f      	beq.n	8002886 <HAL_GPIO_Init+0x216>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4d      	ldr	r2, [pc, #308]	@ (8002980 <HAL_GPIO_Init+0x310>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d019      	beq.n	8002882 <HAL_GPIO_Init+0x212>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a4c      	ldr	r2, [pc, #304]	@ (8002984 <HAL_GPIO_Init+0x314>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0x20e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4b      	ldr	r2, [pc, #300]	@ (8002988 <HAL_GPIO_Init+0x318>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00d      	beq.n	800287a <HAL_GPIO_Init+0x20a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a4a      	ldr	r2, [pc, #296]	@ (800298c <HAL_GPIO_Init+0x31c>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d007      	beq.n	8002876 <HAL_GPIO_Init+0x206>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a49      	ldr	r2, [pc, #292]	@ (8002990 <HAL_GPIO_Init+0x320>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_GPIO_Init+0x202>
 800286e:	2306      	movs	r3, #6
 8002870:	e00c      	b.n	800288c <HAL_GPIO_Init+0x21c>
 8002872:	2307      	movs	r3, #7
 8002874:	e00a      	b.n	800288c <HAL_GPIO_Init+0x21c>
 8002876:	2305      	movs	r3, #5
 8002878:	e008      	b.n	800288c <HAL_GPIO_Init+0x21c>
 800287a:	2304      	movs	r3, #4
 800287c:	e006      	b.n	800288c <HAL_GPIO_Init+0x21c>
 800287e:	2303      	movs	r3, #3
 8002880:	e004      	b.n	800288c <HAL_GPIO_Init+0x21c>
 8002882:	2302      	movs	r3, #2
 8002884:	e002      	b.n	800288c <HAL_GPIO_Init+0x21c>
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <HAL_GPIO_Init+0x21c>
 800288a:	2300      	movs	r3, #0
 800288c:	69fa      	ldr	r2, [r7, #28]
 800288e:	f002 0203 	and.w	r2, r2, #3
 8002892:	0092      	lsls	r2, r2, #2
 8002894:	4093      	lsls	r3, r2
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4313      	orrs	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800289c:	4935      	ldr	r1, [pc, #212]	@ (8002974 <HAL_GPIO_Init+0x304>)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	089b      	lsrs	r3, r3, #2
 80028a2:	3302      	adds	r3, #2
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002994 <HAL_GPIO_Init+0x324>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	43db      	mvns	r3, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4013      	ands	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ce:	4a31      	ldr	r2, [pc, #196]	@ (8002994 <HAL_GPIO_Init+0x324>)
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002994 <HAL_GPIO_Init+0x324>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f8:	4a26      	ldr	r2, [pc, #152]	@ (8002994 <HAL_GPIO_Init+0x324>)
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fe:	4b25      	ldr	r3, [pc, #148]	@ (8002994 <HAL_GPIO_Init+0x324>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	43db      	mvns	r3, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4013      	ands	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002922:	4a1c      	ldr	r2, [pc, #112]	@ (8002994 <HAL_GPIO_Init+0x324>)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002928:	4b1a      	ldr	r3, [pc, #104]	@ (8002994 <HAL_GPIO_Init+0x324>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800294c:	4a11      	ldr	r2, [pc, #68]	@ (8002994 <HAL_GPIO_Init+0x324>)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3301      	adds	r3, #1
 8002956:	61fb      	str	r3, [r7, #28]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	2b0f      	cmp	r3, #15
 800295c:	f67f ae96 	bls.w	800268c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800
 8002974:	40013800 	.word	0x40013800
 8002978:	40020000 	.word	0x40020000
 800297c:	40020400 	.word	0x40020400
 8002980:	40020800 	.word	0x40020800
 8002984:	40020c00 	.word	0x40020c00
 8002988:	40021000 	.word	0x40021000
 800298c:	40021400 	.word	0x40021400
 8002990:	40021800 	.word	0x40021800
 8002994:	40013c00 	.word	0x40013c00

08002998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
 80029a4:	4613      	mov	r3, r2
 80029a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a8:	787b      	ldrb	r3, [r7, #1]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ae:	887a      	ldrh	r2, [r7, #2]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b4:	e003      	b.n	80029be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b6:	887b      	ldrh	r3, [r7, #2]
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e0cc      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029e0:	4b68      	ldr	r3, [pc, #416]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 030f 	and.w	r3, r3, #15
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d90c      	bls.n	8002a08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ee:	4b65      	ldr	r3, [pc, #404]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029f6:	4b63      	ldr	r3, [pc, #396]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d001      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e0b8      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d020      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a20:	4b59      	ldr	r3, [pc, #356]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	4a58      	ldr	r2, [pc, #352]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a26:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a38:	4b53      	ldr	r3, [pc, #332]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	4a52      	ldr	r2, [pc, #328]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a44:	4b50      	ldr	r3, [pc, #320]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	494d      	ldr	r1, [pc, #308]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d044      	beq.n	8002aec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d107      	bne.n	8002a7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6a:	4b47      	ldr	r3, [pc, #284]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d119      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e07f      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d003      	beq.n	8002a8a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a86:	2b03      	cmp	r3, #3
 8002a88:	d107      	bne.n	8002a9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a8a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d109      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e06f      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e067      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aaa:	4b37      	ldr	r3, [pc, #220]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f023 0203 	bic.w	r2, r3, #3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4934      	ldr	r1, [pc, #208]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002abc:	f7ff fc28 	bl	8002310 <HAL_GetTick>
 8002ac0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac2:	e00a      	b.n	8002ada <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac4:	f7ff fc24 	bl	8002310 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e04f      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ada:	4b2b      	ldr	r3, [pc, #172]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 020c 	and.w	r2, r3, #12
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d1eb      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002aec:	4b25      	ldr	r3, [pc, #148]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d20c      	bcs.n	8002b14 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afa:	4b22      	ldr	r3, [pc, #136]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b02:	4b20      	ldr	r3, [pc, #128]	@ (8002b84 <HAL_RCC_ClockConfig+0x1b8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d001      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e032      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d008      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4916      	ldr	r1, [pc, #88]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0308 	and.w	r3, r3, #8
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d009      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b3e:	4b12      	ldr	r3, [pc, #72]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	490e      	ldr	r1, [pc, #56]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b52:	f000 f855 	bl	8002c00 <HAL_RCC_GetSysClockFreq>
 8002b56:	4602      	mov	r2, r0
 8002b58:	4b0b      	ldr	r3, [pc, #44]	@ (8002b88 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	091b      	lsrs	r3, r3, #4
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	490a      	ldr	r1, [pc, #40]	@ (8002b8c <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	5ccb      	ldrb	r3, [r1, r3]
 8002b66:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6a:	4a09      	ldr	r2, [pc, #36]	@ (8002b90 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b6e:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <HAL_RCC_ClockConfig+0x1c8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fb88 	bl	8002288 <HAL_InitTick>

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40023c00 	.word	0x40023c00
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	08009e6c 	.word	0x08009e6c
 8002b90:	20000000 	.word	0x20000000
 8002b94:	20000004 	.word	0x20000004

08002b98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b9c:	4b03      	ldr	r3, [pc, #12]	@ (8002bac <HAL_RCC_GetHCLKFreq+0x14>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000000 	.word	0x20000000

08002bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bb4:	f7ff fff0 	bl	8002b98 <HAL_RCC_GetHCLKFreq>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	0a9b      	lsrs	r3, r3, #10
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	4903      	ldr	r1, [pc, #12]	@ (8002bd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bc6:	5ccb      	ldrb	r3, [r1, r3]
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	08009e7c 	.word	0x08009e7c

08002bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bdc:	f7ff ffdc 	bl	8002b98 <HAL_RCC_GetHCLKFreq>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	0b5b      	lsrs	r3, r3, #13
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	4903      	ldr	r1, [pc, #12]	@ (8002bfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bee:	5ccb      	ldrb	r3, [r1, r3]
 8002bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	08009e7c 	.word	0x08009e7c

08002c00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c04:	b0a6      	sub	sp, #152	@ 0x98
 8002c06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c26:	4bc8      	ldr	r3, [pc, #800]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	2b0c      	cmp	r3, #12
 8002c30:	f200 817e 	bhi.w	8002f30 <HAL_RCC_GetSysClockFreq+0x330>
 8002c34:	a201      	add	r2, pc, #4	@ (adr r2, 8002c3c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3a:	bf00      	nop
 8002c3c:	08002c71 	.word	0x08002c71
 8002c40:	08002f31 	.word	0x08002f31
 8002c44:	08002f31 	.word	0x08002f31
 8002c48:	08002f31 	.word	0x08002f31
 8002c4c:	08002c79 	.word	0x08002c79
 8002c50:	08002f31 	.word	0x08002f31
 8002c54:	08002f31 	.word	0x08002f31
 8002c58:	08002f31 	.word	0x08002f31
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002f31 	.word	0x08002f31
 8002c64:	08002f31 	.word	0x08002f31
 8002c68:	08002f31 	.word	0x08002f31
 8002c6c:	08002deb 	.word	0x08002deb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c70:	4bb6      	ldr	r3, [pc, #728]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002c72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c76:	e15f      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c78:	4bb5      	ldr	r3, [pc, #724]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c7e:	e15b      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c80:	4bb1      	ldr	r3, [pc, #708]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c8c:	4bae      	ldr	r3, [pc, #696]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d031      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c98:	4bab      	ldr	r3, [pc, #684]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	099b      	lsrs	r3, r3, #6
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ca2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002ca4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002caa:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cac:	2300      	movs	r3, #0
 8002cae:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cb0:	4ba7      	ldr	r3, [pc, #668]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x350>)
 8002cb2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002cb6:	462a      	mov	r2, r5
 8002cb8:	fb03 f202 	mul.w	r2, r3, r2
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	4621      	mov	r1, r4
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	4aa2      	ldr	r2, [pc, #648]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x350>)
 8002cc8:	4621      	mov	r1, r4
 8002cca:	fba1 1202 	umull	r1, r2, r1, r2
 8002cce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002cd0:	460a      	mov	r2, r1
 8002cd2:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002cd4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002cd6:	4413      	add	r3, r2
 8002cd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002cda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cde:	2200      	movs	r2, #0
 8002ce0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ce2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ce4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ce8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002cec:	f7fd ff9c 	bl	8000c28 <__aeabi_uldivmod>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002cfa:	e064      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfc:	4b92      	ldr	r3, [pc, #584]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	2200      	movs	r2, #0
 8002d04:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d06:	657a      	str	r2, [r7, #84]	@ 0x54
 8002d08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d10:	2300      	movs	r3, #0
 8002d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d14:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002d18:	4622      	mov	r2, r4
 8002d1a:	462b      	mov	r3, r5
 8002d1c:	f04f 0000 	mov.w	r0, #0
 8002d20:	f04f 0100 	mov.w	r1, #0
 8002d24:	0159      	lsls	r1, r3, #5
 8002d26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d2a:	0150      	lsls	r0, r2, #5
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	460b      	mov	r3, r1
 8002d30:	4621      	mov	r1, r4
 8002d32:	1a51      	subs	r1, r2, r1
 8002d34:	6139      	str	r1, [r7, #16]
 8002d36:	4629      	mov	r1, r5
 8002d38:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	f04f 0200 	mov.w	r2, #0
 8002d42:	f04f 0300 	mov.w	r3, #0
 8002d46:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d4a:	4659      	mov	r1, fp
 8002d4c:	018b      	lsls	r3, r1, #6
 8002d4e:	4651      	mov	r1, sl
 8002d50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d54:	4651      	mov	r1, sl
 8002d56:	018a      	lsls	r2, r1, #6
 8002d58:	4651      	mov	r1, sl
 8002d5a:	ebb2 0801 	subs.w	r8, r2, r1
 8002d5e:	4659      	mov	r1, fp
 8002d60:	eb63 0901 	sbc.w	r9, r3, r1
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d78:	4690      	mov	r8, r2
 8002d7a:	4699      	mov	r9, r3
 8002d7c:	4623      	mov	r3, r4
 8002d7e:	eb18 0303 	adds.w	r3, r8, r3
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	462b      	mov	r3, r5
 8002d86:	eb49 0303 	adc.w	r3, r9, r3
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d98:	4629      	mov	r1, r5
 8002d9a:	028b      	lsls	r3, r1, #10
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002da2:	4621      	mov	r1, r4
 8002da4:	028a      	lsls	r2, r1, #10
 8002da6:	4610      	mov	r0, r2
 8002da8:	4619      	mov	r1, r3
 8002daa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dae:	2200      	movs	r2, #0
 8002db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db2:	647a      	str	r2, [r7, #68]	@ 0x44
 8002db4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002db8:	f7fd ff36 	bl	8000c28 <__aeabi_uldivmod>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002dc6:	4b60      	ldr	r3, [pc, #384]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	0c1b      	lsrs	r3, r3, #16
 8002dcc:	f003 0303 	and.w	r3, r3, #3
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002dd8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ddc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002de8:	e0a6      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dea:	4b57      	ldr	r3, [pc, #348]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002df2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002df6:	4b54      	ldr	r3, [pc, #336]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d02a      	beq.n	8002e58 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e02:	4b51      	ldr	r3, [pc, #324]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	099b      	lsrs	r3, r3, #6
 8002e08:	2200      	movs	r2, #0
 8002e0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e14:	2100      	movs	r1, #0
 8002e16:	4b4e      	ldr	r3, [pc, #312]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x350>)
 8002e18:	fb03 f201 	mul.w	r2, r3, r1
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	fb00 f303 	mul.w	r3, r0, r3
 8002e22:	4413      	add	r3, r2
 8002e24:	4a4a      	ldr	r2, [pc, #296]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x350>)
 8002e26:	fba0 1202 	umull	r1, r2, r0, r2
 8002e2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e2c:	460a      	mov	r2, r1
 8002e2e:	673a      	str	r2, [r7, #112]	@ 0x70
 8002e30:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002e32:	4413      	add	r3, r2
 8002e34:	677b      	str	r3, [r7, #116]	@ 0x74
 8002e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e3e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002e40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e44:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002e48:	f7fd feee 	bl	8000c28 <__aeabi_uldivmod>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4613      	mov	r3, r2
 8002e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e56:	e05b      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e58:	4b3b      	ldr	r3, [pc, #236]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	099b      	lsrs	r3, r3, #6
 8002e5e:	2200      	movs	r2, #0
 8002e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e6a:	623b      	str	r3, [r7, #32]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e74:	4642      	mov	r2, r8
 8002e76:	464b      	mov	r3, r9
 8002e78:	f04f 0000 	mov.w	r0, #0
 8002e7c:	f04f 0100 	mov.w	r1, #0
 8002e80:	0159      	lsls	r1, r3, #5
 8002e82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e86:	0150      	lsls	r0, r2, #5
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4641      	mov	r1, r8
 8002e8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e92:	4649      	mov	r1, r9
 8002e94:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0300 	mov.w	r3, #0
 8002ea0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ea4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ea8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002eac:	ebb2 040a 	subs.w	r4, r2, sl
 8002eb0:	eb63 050b 	sbc.w	r5, r3, fp
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	f04f 0300 	mov.w	r3, #0
 8002ebc:	00eb      	lsls	r3, r5, #3
 8002ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ec2:	00e2      	lsls	r2, r4, #3
 8002ec4:	4614      	mov	r4, r2
 8002ec6:	461d      	mov	r5, r3
 8002ec8:	4643      	mov	r3, r8
 8002eca:	18e3      	adds	r3, r4, r3
 8002ecc:	603b      	str	r3, [r7, #0]
 8002ece:	464b      	mov	r3, r9
 8002ed0:	eb45 0303 	adc.w	r3, r5, r3
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ee2:	4629      	mov	r1, r5
 8002ee4:	028b      	lsls	r3, r1, #10
 8002ee6:	4621      	mov	r1, r4
 8002ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002eec:	4621      	mov	r1, r4
 8002eee:	028a      	lsls	r2, r1, #10
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ef8:	2200      	movs	r2, #0
 8002efa:	61bb      	str	r3, [r7, #24]
 8002efc:	61fa      	str	r2, [r7, #28]
 8002efe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f02:	f7fd fe91 	bl	8000c28 <__aeabi_uldivmod>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002f10:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x348>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	0f1b      	lsrs	r3, r3, #28
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002f1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002f2e:	e003      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002f32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002f36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f38:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3798      	adds	r7, #152	@ 0x98
 8002f40:	46bd      	mov	sp, r7
 8002f42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	00f42400 	.word	0x00f42400
 8002f50:	017d7840 	.word	0x017d7840

08002f54 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e28d      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f000 8083 	beq.w	800307a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f74:	4b94      	ldr	r3, [pc, #592]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 030c 	and.w	r3, r3, #12
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d019      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f80:	4b91      	ldr	r3, [pc, #580]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	d106      	bne.n	8002f9a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f8c:	4b8e      	ldr	r3, [pc, #568]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f98:	d00c      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f9a:	4b8b      	ldr	r3, [pc, #556]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002fa2:	2b0c      	cmp	r3, #12
 8002fa4:	d112      	bne.n	8002fcc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fa6:	4b88      	ldr	r3, [pc, #544]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fb2:	d10b      	bne.n	8002fcc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fb4:	4b84      	ldr	r3, [pc, #528]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d05b      	beq.n	8003078 <HAL_RCC_OscConfig+0x124>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d157      	bne.n	8003078 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e25a      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fd4:	d106      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x90>
 8002fd6:	4b7c      	ldr	r3, [pc, #496]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a7b      	ldr	r2, [pc, #492]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fe0:	6013      	str	r3, [r2, #0]
 8002fe2:	e01d      	b.n	8003020 <HAL_RCC_OscConfig+0xcc>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0xb4>
 8002fee:	4b76      	ldr	r3, [pc, #472]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a75      	ldr	r2, [pc, #468]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	4b73      	ldr	r3, [pc, #460]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a72      	ldr	r2, [pc, #456]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0xcc>
 8003008:	4b6f      	ldr	r3, [pc, #444]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a6e      	ldr	r2, [pc, #440]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800300e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	4b6c      	ldr	r3, [pc, #432]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a6b      	ldr	r2, [pc, #428]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800301a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800301e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d013      	beq.n	8003050 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003028:	f7ff f972 	bl	8002310 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003030:	f7ff f96e 	bl	8002310 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b64      	cmp	r3, #100	@ 0x64
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e21f      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003042:	4b61      	ldr	r3, [pc, #388]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0xdc>
 800304e:	e014      	b.n	800307a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003050:	f7ff f95e 	bl	8002310 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003058:	f7ff f95a 	bl	8002310 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b64      	cmp	r3, #100	@ 0x64
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e20b      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306a:	4b57      	ldr	r3, [pc, #348]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x104>
 8003076:	e000      	b.n	800307a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d06f      	beq.n	8003166 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003086:	4b50      	ldr	r3, [pc, #320]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	2b00      	cmp	r3, #0
 8003090:	d017      	beq.n	80030c2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003092:	4b4d      	ldr	r3, [pc, #308]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 030c 	and.w	r3, r3, #12
        || \
 800309a:	2b08      	cmp	r3, #8
 800309c:	d105      	bne.n	80030aa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800309e:	4b4a      	ldr	r3, [pc, #296]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030aa:	4b47      	ldr	r3, [pc, #284]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80030b2:	2b0c      	cmp	r3, #12
 80030b4:	d11c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b6:	4b44      	ldr	r3, [pc, #272]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d116      	bne.n	80030f0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c2:	4b41      	ldr	r3, [pc, #260]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_RCC_OscConfig+0x186>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d001      	beq.n	80030da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e1d3      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030da:	4b3b      	ldr	r3, [pc, #236]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4937      	ldr	r1, [pc, #220]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ee:	e03a      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d020      	beq.n	800313a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030f8:	4b34      	ldr	r3, [pc, #208]	@ (80031cc <HAL_RCC_OscConfig+0x278>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fe:	f7ff f907 	bl	8002310 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003106:	f7ff f903 	bl	8002310 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e1b4      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003118:	4b2b      	ldr	r3, [pc, #172]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003124:	4b28      	ldr	r3, [pc, #160]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4925      	ldr	r1, [pc, #148]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]
 8003138:	e015      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800313a:	4b24      	ldr	r3, [pc, #144]	@ (80031cc <HAL_RCC_OscConfig+0x278>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7ff f8e6 	bl	8002310 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003148:	f7ff f8e2 	bl	8002310 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e193      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d036      	beq.n	80031e0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d016      	beq.n	80031a8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800317a:	4b15      	ldr	r3, [pc, #84]	@ (80031d0 <HAL_RCC_OscConfig+0x27c>)
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003180:	f7ff f8c6 	bl	8002310 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003188:	f7ff f8c2 	bl	8002310 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e173      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800319a:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <HAL_RCC_OscConfig+0x274>)
 800319c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x234>
 80031a6:	e01b      	b.n	80031e0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a8:	4b09      	ldr	r3, [pc, #36]	@ (80031d0 <HAL_RCC_OscConfig+0x27c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ae:	f7ff f8af 	bl	8002310 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b4:	e00e      	b.n	80031d4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b6:	f7ff f8ab 	bl	8002310 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d907      	bls.n	80031d4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e15c      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
 80031c8:	40023800 	.word	0x40023800
 80031cc:	42470000 	.word	0x42470000
 80031d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d4:	4b8a      	ldr	r3, [pc, #552]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80031d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1ea      	bne.n	80031b6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 8097 	beq.w	800331c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ee:	2300      	movs	r3, #0
 80031f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f2:	4b83      	ldr	r3, [pc, #524]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10f      	bne.n	800321e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	60bb      	str	r3, [r7, #8]
 8003202:	4b7f      	ldr	r3, [pc, #508]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	4a7e      	ldr	r2, [pc, #504]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800320c:	6413      	str	r3, [r2, #64]	@ 0x40
 800320e:	4b7c      	ldr	r3, [pc, #496]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003216:	60bb      	str	r3, [r7, #8]
 8003218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800321a:	2301      	movs	r3, #1
 800321c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321e:	4b79      	ldr	r3, [pc, #484]	@ (8003404 <HAL_RCC_OscConfig+0x4b0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003226:	2b00      	cmp	r3, #0
 8003228:	d118      	bne.n	800325c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800322a:	4b76      	ldr	r3, [pc, #472]	@ (8003404 <HAL_RCC_OscConfig+0x4b0>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a75      	ldr	r2, [pc, #468]	@ (8003404 <HAL_RCC_OscConfig+0x4b0>)
 8003230:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003236:	f7ff f86b 	bl	8002310 <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323c:	e008      	b.n	8003250 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323e:	f7ff f867 	bl	8002310 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e118      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003250:	4b6c      	ldr	r3, [pc, #432]	@ (8003404 <HAL_RCC_OscConfig+0x4b0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f0      	beq.n	800323e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d106      	bne.n	8003272 <HAL_RCC_OscConfig+0x31e>
 8003264:	4b66      	ldr	r3, [pc, #408]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003268:	4a65      	ldr	r2, [pc, #404]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 800326a:	f043 0301 	orr.w	r3, r3, #1
 800326e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003270:	e01c      	b.n	80032ac <HAL_RCC_OscConfig+0x358>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b05      	cmp	r3, #5
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0x340>
 800327a:	4b61      	ldr	r3, [pc, #388]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	4a60      	ldr	r2, [pc, #384]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003280:	f043 0304 	orr.w	r3, r3, #4
 8003284:	6713      	str	r3, [r2, #112]	@ 0x70
 8003286:	4b5e      	ldr	r3, [pc, #376]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328a:	4a5d      	ldr	r2, [pc, #372]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6713      	str	r3, [r2, #112]	@ 0x70
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0x358>
 8003294:	4b5a      	ldr	r3, [pc, #360]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003298:	4a59      	ldr	r2, [pc, #356]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 800329a:	f023 0301 	bic.w	r3, r3, #1
 800329e:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a0:	4b57      	ldr	r3, [pc, #348]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a4:	4a56      	ldr	r2, [pc, #344]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80032a6:	f023 0304 	bic.w	r3, r3, #4
 80032aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d015      	beq.n	80032e0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b4:	f7ff f82c 	bl	8002310 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ba:	e00a      	b.n	80032d2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032bc:	f7ff f828 	bl	8002310 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e0d7      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80032d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0ee      	beq.n	80032bc <HAL_RCC_OscConfig+0x368>
 80032de:	e014      	b.n	800330a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e0:	f7ff f816 	bl	8002310 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e8:	f7ff f812 	bl	8002310 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e0c1      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032fe:	4b40      	ldr	r3, [pc, #256]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1ee      	bne.n	80032e8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800330a:	7dfb      	ldrb	r3, [r7, #23]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d105      	bne.n	800331c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003310:	4b3b      	ldr	r3, [pc, #236]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	4a3a      	ldr	r2, [pc, #232]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003316:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800331a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 80ad 	beq.w	8003480 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003326:	4b36      	ldr	r3, [pc, #216]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 030c 	and.w	r3, r3, #12
 800332e:	2b08      	cmp	r3, #8
 8003330:	d060      	beq.n	80033f4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	2b02      	cmp	r3, #2
 8003338:	d145      	bne.n	80033c6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800333a:	4b33      	ldr	r3, [pc, #204]	@ (8003408 <HAL_RCC_OscConfig+0x4b4>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003340:	f7fe ffe6 	bl	8002310 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003348:	f7fe ffe2 	bl	8002310 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e093      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335a:	4b29      	ldr	r3, [pc, #164]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	019b      	lsls	r3, r3, #6
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337c:	085b      	lsrs	r3, r3, #1
 800337e:	3b01      	subs	r3, #1
 8003380:	041b      	lsls	r3, r3, #16
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	061b      	lsls	r3, r3, #24
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003390:	071b      	lsls	r3, r3, #28
 8003392:	491b      	ldr	r1, [pc, #108]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 8003394:	4313      	orrs	r3, r2
 8003396:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003398:	4b1b      	ldr	r3, [pc, #108]	@ (8003408 <HAL_RCC_OscConfig+0x4b4>)
 800339a:	2201      	movs	r2, #1
 800339c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339e:	f7fe ffb7 	bl	8002310 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a6:	f7fe ffb3 	bl	8002310 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e064      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b8:	4b11      	ldr	r3, [pc, #68]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0f0      	beq.n	80033a6 <HAL_RCC_OscConfig+0x452>
 80033c4:	e05c      	b.n	8003480 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <HAL_RCC_OscConfig+0x4b4>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033cc:	f7fe ffa0 	bl	8002310 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d4:	f7fe ff9c 	bl	8002310 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e04d      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_OscConfig+0x4ac>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x480>
 80033f2:	e045      	b.n	8003480 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e040      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
 8003400:	40023800 	.word	0x40023800
 8003404:	40007000 	.word	0x40007000
 8003408:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800340c:	4b1f      	ldr	r3, [pc, #124]	@ (800348c <HAL_RCC_OscConfig+0x538>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d030      	beq.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003424:	429a      	cmp	r2, r3
 8003426:	d129      	bne.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d122      	bne.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800343c:	4013      	ands	r3, r2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003442:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003444:	4293      	cmp	r3, r2
 8003446:	d119      	bne.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	3b01      	subs	r3, #1
 8003456:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d10f      	bne.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003468:	429a      	cmp	r2, r3
 800346a:	d107      	bne.n	800347c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003476:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003478:	429a      	cmp	r2, r3
 800347a:	d001      	beq.n	8003480 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3718      	adds	r7, #24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40023800 	.word	0x40023800

08003490 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e041      	b.n	8003526 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fe fc68 	bl	8001d8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3304      	adds	r3, #4
 80034cc:	4619      	mov	r1, r3
 80034ce:	4610      	mov	r0, r2
 80034d0:	f000 f9b8 	bl	8003844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
	...

08003530 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d109      	bne.n	8003554 <HAL_TIM_PWM_Start+0x24>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	bf14      	ite	ne
 800354c:	2301      	movne	r3, #1
 800354e:	2300      	moveq	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	e022      	b.n	800359a <HAL_TIM_PWM_Start+0x6a>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	2b04      	cmp	r3, #4
 8003558:	d109      	bne.n	800356e <HAL_TIM_PWM_Start+0x3e>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b01      	cmp	r3, #1
 8003564:	bf14      	ite	ne
 8003566:	2301      	movne	r3, #1
 8003568:	2300      	moveq	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	e015      	b.n	800359a <HAL_TIM_PWM_Start+0x6a>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b08      	cmp	r3, #8
 8003572:	d109      	bne.n	8003588 <HAL_TIM_PWM_Start+0x58>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b01      	cmp	r3, #1
 800357e:	bf14      	ite	ne
 8003580:	2301      	movne	r3, #1
 8003582:	2300      	moveq	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	e008      	b.n	800359a <HAL_TIM_PWM_Start+0x6a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b01      	cmp	r3, #1
 8003592:	bf14      	ite	ne
 8003594:	2301      	movne	r3, #1
 8003596:	2300      	moveq	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e07c      	b.n	800369c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d104      	bne.n	80035b2 <HAL_TIM_PWM_Start+0x82>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035b0:	e013      	b.n	80035da <HAL_TIM_PWM_Start+0xaa>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d104      	bne.n	80035c2 <HAL_TIM_PWM_Start+0x92>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035c0:	e00b      	b.n	80035da <HAL_TIM_PWM_Start+0xaa>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d104      	bne.n	80035d2 <HAL_TIM_PWM_Start+0xa2>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035d0:	e003      	b.n	80035da <HAL_TIM_PWM_Start+0xaa>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2202      	movs	r2, #2
 80035d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2201      	movs	r2, #1
 80035e0:	6839      	ldr	r1, [r7, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fb8a 	bl	8003cfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2d      	ldr	r2, [pc, #180]	@ (80036a4 <HAL_TIM_PWM_Start+0x174>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d004      	beq.n	80035fc <HAL_TIM_PWM_Start+0xcc>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a2c      	ldr	r2, [pc, #176]	@ (80036a8 <HAL_TIM_PWM_Start+0x178>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d101      	bne.n	8003600 <HAL_TIM_PWM_Start+0xd0>
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_TIM_PWM_Start+0xd2>
 8003600:	2300      	movs	r3, #0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d007      	beq.n	8003616 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003614:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a22      	ldr	r2, [pc, #136]	@ (80036a4 <HAL_TIM_PWM_Start+0x174>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d022      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003628:	d01d      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a1f      	ldr	r2, [pc, #124]	@ (80036ac <HAL_TIM_PWM_Start+0x17c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d018      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a1d      	ldr	r2, [pc, #116]	@ (80036b0 <HAL_TIM_PWM_Start+0x180>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d013      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1c      	ldr	r2, [pc, #112]	@ (80036b4 <HAL_TIM_PWM_Start+0x184>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d00e      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a16      	ldr	r2, [pc, #88]	@ (80036a8 <HAL_TIM_PWM_Start+0x178>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d009      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a18      	ldr	r2, [pc, #96]	@ (80036b8 <HAL_TIM_PWM_Start+0x188>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d004      	beq.n	8003666 <HAL_TIM_PWM_Start+0x136>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a16      	ldr	r2, [pc, #88]	@ (80036bc <HAL_TIM_PWM_Start+0x18c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d111      	bne.n	800368a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2b06      	cmp	r3, #6
 8003676:	d010      	beq.n	800369a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003688:	e007      	b.n	800369a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0201 	orr.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	40010000 	.word	0x40010000
 80036a8:	40010400 	.word	0x40010400
 80036ac:	40000400 	.word	0x40000400
 80036b0:	40000800 	.word	0x40000800
 80036b4:	40000c00 	.word	0x40000c00
 80036b8:	40014000 	.word	0x40014000
 80036bc:	40001800 	.word	0x40001800

080036c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036cc:	2300      	movs	r3, #0
 80036ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036da:	2302      	movs	r3, #2
 80036dc:	e0ae      	b.n	800383c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	f200 809f 	bhi.w	800382c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036ee:	a201      	add	r2, pc, #4	@ (adr r2, 80036f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f4:	08003729 	.word	0x08003729
 80036f8:	0800382d 	.word	0x0800382d
 80036fc:	0800382d 	.word	0x0800382d
 8003700:	0800382d 	.word	0x0800382d
 8003704:	08003769 	.word	0x08003769
 8003708:	0800382d 	.word	0x0800382d
 800370c:	0800382d 	.word	0x0800382d
 8003710:	0800382d 	.word	0x0800382d
 8003714:	080037ab 	.word	0x080037ab
 8003718:	0800382d 	.word	0x0800382d
 800371c:	0800382d 	.word	0x0800382d
 8003720:	0800382d 	.word	0x0800382d
 8003724:	080037eb 	.word	0x080037eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	4618      	mov	r0, r3
 8003730:	f000 f934 	bl	800399c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0208 	orr.w	r2, r2, #8
 8003742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699a      	ldr	r2, [r3, #24]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0204 	bic.w	r2, r2, #4
 8003752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6999      	ldr	r1, [r3, #24]
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	619a      	str	r2, [r3, #24]
      break;
 8003766:	e064      	b.n	8003832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	4618      	mov	r0, r3
 8003770:	f000 f984 	bl	8003a7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699a      	ldr	r2, [r3, #24]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	699a      	ldr	r2, [r3, #24]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6999      	ldr	r1, [r3, #24]
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	021a      	lsls	r2, r3, #8
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	619a      	str	r2, [r3, #24]
      break;
 80037a8:	e043      	b.n	8003832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68b9      	ldr	r1, [r7, #8]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 f9d9 	bl	8003b68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f042 0208 	orr.w	r2, r2, #8
 80037c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69da      	ldr	r2, [r3, #28]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0204 	bic.w	r2, r2, #4
 80037d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	69d9      	ldr	r1, [r3, #28]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	61da      	str	r2, [r3, #28]
      break;
 80037e8:	e023      	b.n	8003832 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fa2d 	bl	8003c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69da      	ldr	r2, [r3, #28]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	69d9      	ldr	r1, [r3, #28]
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	021a      	lsls	r2, r3, #8
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	61da      	str	r2, [r3, #28]
      break;
 800382a:	e002      	b.n	8003832 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	75fb      	strb	r3, [r7, #23]
      break;
 8003830:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800383a:	7dfb      	ldrb	r3, [r7, #23]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a46      	ldr	r2, [pc, #280]	@ (8003970 <TIM_Base_SetConfig+0x12c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d013      	beq.n	8003884 <TIM_Base_SetConfig+0x40>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003862:	d00f      	beq.n	8003884 <TIM_Base_SetConfig+0x40>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a43      	ldr	r2, [pc, #268]	@ (8003974 <TIM_Base_SetConfig+0x130>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d00b      	beq.n	8003884 <TIM_Base_SetConfig+0x40>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a42      	ldr	r2, [pc, #264]	@ (8003978 <TIM_Base_SetConfig+0x134>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d007      	beq.n	8003884 <TIM_Base_SetConfig+0x40>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a41      	ldr	r2, [pc, #260]	@ (800397c <TIM_Base_SetConfig+0x138>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d003      	beq.n	8003884 <TIM_Base_SetConfig+0x40>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a40      	ldr	r2, [pc, #256]	@ (8003980 <TIM_Base_SetConfig+0x13c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d108      	bne.n	8003896 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800388a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a35      	ldr	r2, [pc, #212]	@ (8003970 <TIM_Base_SetConfig+0x12c>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d02b      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a4:	d027      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a32      	ldr	r2, [pc, #200]	@ (8003974 <TIM_Base_SetConfig+0x130>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d023      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a31      	ldr	r2, [pc, #196]	@ (8003978 <TIM_Base_SetConfig+0x134>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01f      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a30      	ldr	r2, [pc, #192]	@ (800397c <TIM_Base_SetConfig+0x138>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d01b      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a2f      	ldr	r2, [pc, #188]	@ (8003980 <TIM_Base_SetConfig+0x13c>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d017      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003984 <TIM_Base_SetConfig+0x140>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003988 <TIM_Base_SetConfig+0x144>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00f      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a2c      	ldr	r2, [pc, #176]	@ (800398c <TIM_Base_SetConfig+0x148>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00b      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a2b      	ldr	r2, [pc, #172]	@ (8003990 <TIM_Base_SetConfig+0x14c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d007      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003994 <TIM_Base_SetConfig+0x150>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d003      	beq.n	80038f6 <TIM_Base_SetConfig+0xb2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a29      	ldr	r2, [pc, #164]	@ (8003998 <TIM_Base_SetConfig+0x154>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d108      	bne.n	8003908 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a10      	ldr	r2, [pc, #64]	@ (8003970 <TIM_Base_SetConfig+0x12c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d003      	beq.n	800393c <TIM_Base_SetConfig+0xf8>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a12      	ldr	r2, [pc, #72]	@ (8003980 <TIM_Base_SetConfig+0x13c>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d103      	bne.n	8003944 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	691a      	ldr	r2, [r3, #16]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b01      	cmp	r3, #1
 8003954:	d105      	bne.n	8003962 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	f023 0201 	bic.w	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	611a      	str	r2, [r3, #16]
  }
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40010000 	.word	0x40010000
 8003974:	40000400 	.word	0x40000400
 8003978:	40000800 	.word	0x40000800
 800397c:	40000c00 	.word	0x40000c00
 8003980:	40010400 	.word	0x40010400
 8003984:	40014000 	.word	0x40014000
 8003988:	40014400 	.word	0x40014400
 800398c:	40014800 	.word	0x40014800
 8003990:	40001800 	.word	0x40001800
 8003994:	40001c00 	.word	0x40001c00
 8003998:	40002000 	.word	0x40002000

0800399c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800399c:	b480      	push	{r7}
 800399e:	b087      	sub	sp, #28
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	f023 0201 	bic.w	r2, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f023 0303 	bic.w	r3, r3, #3
 80039d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f023 0302 	bic.w	r3, r3, #2
 80039e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a20      	ldr	r2, [pc, #128]	@ (8003a74 <TIM_OC1_SetConfig+0xd8>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d003      	beq.n	8003a00 <TIM_OC1_SetConfig+0x64>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003a78 <TIM_OC1_SetConfig+0xdc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d10c      	bne.n	8003a1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	f023 0308 	bic.w	r3, r3, #8
 8003a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f023 0304 	bic.w	r3, r3, #4
 8003a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a15      	ldr	r2, [pc, #84]	@ (8003a74 <TIM_OC1_SetConfig+0xd8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d003      	beq.n	8003a2a <TIM_OC1_SetConfig+0x8e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a14      	ldr	r2, [pc, #80]	@ (8003a78 <TIM_OC1_SetConfig+0xdc>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d111      	bne.n	8003a4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	bf00      	nop
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	40010000 	.word	0x40010000
 8003a78:	40010400 	.word	0x40010400

08003a7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	f023 0210 	bic.w	r2, r3, #16
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	021b      	lsls	r3, r3, #8
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f023 0320 	bic.w	r3, r3, #32
 8003ac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a22      	ldr	r2, [pc, #136]	@ (8003b60 <TIM_OC2_SetConfig+0xe4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <TIM_OC2_SetConfig+0x68>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a21      	ldr	r2, [pc, #132]	@ (8003b64 <TIM_OC2_SetConfig+0xe8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d10d      	bne.n	8003b00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003afe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a17      	ldr	r2, [pc, #92]	@ (8003b60 <TIM_OC2_SetConfig+0xe4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d003      	beq.n	8003b10 <TIM_OC2_SetConfig+0x94>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a16      	ldr	r2, [pc, #88]	@ (8003b64 <TIM_OC2_SetConfig+0xe8>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d113      	bne.n	8003b38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	621a      	str	r2, [r3, #32]
}
 8003b52:	bf00      	nop
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40010000 	.word	0x40010000
 8003b64:	40010400 	.word	0x40010400

08003b68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 0303 	bic.w	r3, r3, #3
 8003b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	021b      	lsls	r3, r3, #8
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a21      	ldr	r2, [pc, #132]	@ (8003c48 <TIM_OC3_SetConfig+0xe0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d003      	beq.n	8003bce <TIM_OC3_SetConfig+0x66>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a20      	ldr	r2, [pc, #128]	@ (8003c4c <TIM_OC3_SetConfig+0xe4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d10d      	bne.n	8003bea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	021b      	lsls	r3, r3, #8
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a16      	ldr	r2, [pc, #88]	@ (8003c48 <TIM_OC3_SetConfig+0xe0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d003      	beq.n	8003bfa <TIM_OC3_SetConfig+0x92>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a15      	ldr	r2, [pc, #84]	@ (8003c4c <TIM_OC3_SetConfig+0xe4>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d113      	bne.n	8003c22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	621a      	str	r2, [r3, #32]
}
 8003c3c:	bf00      	nop
 8003c3e:	371c      	adds	r7, #28
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	40010000 	.word	0x40010000
 8003c4c:	40010400 	.word	0x40010400

08003c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69db      	ldr	r3, [r3, #28]
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	021b      	lsls	r3, r3, #8
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	031b      	lsls	r3, r3, #12
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a12      	ldr	r2, [pc, #72]	@ (8003cf4 <TIM_OC4_SetConfig+0xa4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d003      	beq.n	8003cb8 <TIM_OC4_SetConfig+0x68>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a11      	ldr	r2, [pc, #68]	@ (8003cf8 <TIM_OC4_SetConfig+0xa8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d109      	bne.n	8003ccc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	019b      	lsls	r3, r3, #6
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	621a      	str	r2, [r3, #32]
}
 8003ce6:	bf00      	nop
 8003ce8:	371c      	adds	r7, #28
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40010000 	.word	0x40010000
 8003cf8:	40010400 	.word	0x40010400

08003cfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f003 031f 	and.w	r3, r3, #31
 8003d0e:	2201      	movs	r2, #1
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a1a      	ldr	r2, [r3, #32]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	401a      	ands	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a1a      	ldr	r2, [r3, #32]
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	f003 031f 	and.w	r3, r3, #31
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	fa01 f303 	lsl.w	r3, r1, r3
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	621a      	str	r2, [r3, #32]
}
 8003d3a:	bf00      	nop
 8003d3c:	371c      	adds	r7, #28
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
	...

08003d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d101      	bne.n	8003d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	e05a      	b.n	8003e16 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a21      	ldr	r2, [pc, #132]	@ (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d022      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dac:	d01d      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e28 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d018      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8003e2c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d013      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8003e30 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d00e      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a18      	ldr	r2, [pc, #96]	@ (8003e34 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d009      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a17      	ldr	r2, [pc, #92]	@ (8003e38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d004      	beq.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a15      	ldr	r2, [pc, #84]	@ (8003e3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10c      	bne.n	8003e04 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003df0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3714      	adds	r7, #20
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40010000 	.word	0x40010000
 8003e28:	40000400 	.word	0x40000400
 8003e2c:	40000800 	.word	0x40000800
 8003e30:	40000c00 	.word	0x40000c00
 8003e34:	40010400 	.word	0x40010400
 8003e38:	40014000 	.word	0x40014000
 8003e3c:	40001800 	.word	0x40001800

08003e40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e03d      	b.n	8003ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3714      	adds	r7, #20
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e042      	b.n	8003f7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d106      	bne.n	8003f10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7fd ffd4 	bl	8001eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2224      	movs	r2, #36	@ 0x24
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68da      	ldr	r2, [r3, #12]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 fdbd 	bl	8004aa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	695a      	ldr	r2, [r3, #20]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2220      	movs	r2, #32
 8003f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b08a      	sub	sp, #40	@ 0x28
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	4613      	mov	r3, r2
 8003f92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f94:	2300      	movs	r3, #0
 8003f96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b20      	cmp	r3, #32
 8003fa2:	d175      	bne.n	8004090 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <HAL_UART_Transmit+0x2c>
 8003faa:	88fb      	ldrh	r3, [r7, #6]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e06e      	b.n	8004092 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2221      	movs	r2, #33	@ 0x21
 8003fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fc2:	f7fe f9a5 	bl	8002310 <HAL_GetTick>
 8003fc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	88fa      	ldrh	r2, [r7, #6]
 8003fcc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	88fa      	ldrh	r2, [r7, #6]
 8003fd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fdc:	d108      	bne.n	8003ff0 <HAL_UART_Transmit+0x6c>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d104      	bne.n	8003ff0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	61bb      	str	r3, [r7, #24]
 8003fee:	e003      	b.n	8003ff8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ff8:	e02e      	b.n	8004058 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	2200      	movs	r2, #0
 8004002:	2180      	movs	r1, #128	@ 0x80
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 fb1f 	bl	8004648 <UART_WaitOnFlagUntilTimeout>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e03a      	b.n	8004092 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10b      	bne.n	800403a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	881b      	ldrh	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004030:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	3302      	adds	r3, #2
 8004036:	61bb      	str	r3, [r7, #24]
 8004038:	e007      	b.n	800404a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	3301      	adds	r3, #1
 8004048:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1cb      	bne.n	8003ffa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2200      	movs	r2, #0
 800406a:	2140      	movs	r1, #64	@ 0x40
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 faeb 	bl	8004648 <UART_WaitOnFlagUntilTimeout>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d005      	beq.n	8004084 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e006      	b.n	8004092 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	e000      	b.n	8004092 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	4618      	mov	r0, r3
 8004094:	3720      	adds	r7, #32
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b084      	sub	sp, #16
 800409e:	af00      	add	r7, sp, #0
 80040a0:	60f8      	str	r0, [r7, #12]
 80040a2:	60b9      	str	r1, [r7, #8]
 80040a4:	4613      	mov	r3, r2
 80040a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d112      	bne.n	80040da <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <HAL_UART_Receive_IT+0x26>
 80040ba:	88fb      	ldrh	r3, [r7, #6]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e00b      	b.n	80040dc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	461a      	mov	r2, r3
 80040ce:	68b9      	ldr	r1, [r7, #8]
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fb12 	bl	80046fa <UART_Start_Receive_IT>
 80040d6:	4603      	mov	r3, r0
 80040d8:	e000      	b.n	80040dc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80040da:	2302      	movs	r3, #2
  }
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b0ba      	sub	sp, #232	@ 0xe8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800410a:	2300      	movs	r3, #0
 800410c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004110:	2300      	movs	r3, #0
 8004112:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004122:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10f      	bne.n	800414a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800412a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b00      	cmp	r3, #0
 8004134:	d009      	beq.n	800414a <HAL_UART_IRQHandler+0x66>
 8004136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800413a:	f003 0320 	and.w	r3, r3, #32
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 fbf2 	bl	800492c <UART_Receive_IT>
      return;
 8004148:	e25b      	b.n	8004602 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800414a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 80de 	beq.w	8004310 <HAL_UART_IRQHandler+0x22c>
 8004154:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d106      	bne.n	800416e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004164:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 80d1 	beq.w	8004310 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800416e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00b      	beq.n	8004192 <HAL_UART_IRQHandler+0xae>
 800417a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800417e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004182:	2b00      	cmp	r3, #0
 8004184:	d005      	beq.n	8004192 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	f043 0201 	orr.w	r2, r3, #1
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004196:	f003 0304 	and.w	r3, r3, #4
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00b      	beq.n	80041b6 <HAL_UART_IRQHandler+0xd2>
 800419e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d005      	beq.n	80041b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ae:	f043 0202 	orr.w	r2, r3, #2
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00b      	beq.n	80041da <HAL_UART_IRQHandler+0xf6>
 80041c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d2:	f043 0204 	orr.w	r2, r3, #4
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80041da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d011      	beq.n	800420a <HAL_UART_IRQHandler+0x126>
 80041e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ea:	f003 0320 	and.w	r3, r3, #32
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d105      	bne.n	80041fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	f043 0208 	orr.w	r2, r3, #8
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 81f2 	beq.w	80045f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004218:	f003 0320 	and.w	r3, r3, #32
 800421c:	2b00      	cmp	r3, #0
 800421e:	d008      	beq.n	8004232 <HAL_UART_IRQHandler+0x14e>
 8004220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 fb7d 	bl	800492c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423c:	2b40      	cmp	r3, #64	@ 0x40
 800423e:	bf0c      	ite	eq
 8004240:	2301      	moveq	r3, #1
 8004242:	2300      	movne	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d103      	bne.n	800425e <HAL_UART_IRQHandler+0x17a>
 8004256:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800425a:	2b00      	cmp	r3, #0
 800425c:	d04f      	beq.n	80042fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fa85 	bl	800476e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800426e:	2b40      	cmp	r3, #64	@ 0x40
 8004270:	d141      	bne.n	80042f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	3314      	adds	r3, #20
 8004278:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004288:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800428c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004290:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3314      	adds	r3, #20
 800429a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800429e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042ae:	e841 2300 	strex	r3, r2, [r1]
 80042b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80042b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1d9      	bne.n	8004272 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d013      	beq.n	80042ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	4a7e      	ldr	r2, [pc, #504]	@ (80044c4 <HAL_UART_IRQHandler+0x3e0>)
 80042cc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7fe f9a9 	bl	800262a <HAL_DMA_Abort_IT>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d016      	beq.n	800430c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042e8:	4610      	mov	r0, r2
 80042ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ec:	e00e      	b.n	800430c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f994 	bl	800461c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f4:	e00a      	b.n	800430c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f990 	bl	800461c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042fc:	e006      	b.n	800430c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f98c 	bl	800461c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800430a:	e175      	b.n	80045f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800430c:	bf00      	nop
    return;
 800430e:	e173      	b.n	80045f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004314:	2b01      	cmp	r3, #1
 8004316:	f040 814f 	bne.w	80045b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800431a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800431e:	f003 0310 	and.w	r3, r3, #16
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 8148 	beq.w	80045b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 8141 	beq.w	80045b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004356:	2b40      	cmp	r3, #64	@ 0x40
 8004358:	f040 80b6 	bne.w	80044c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004368:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8145 	beq.w	80045fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004376:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800437a:	429a      	cmp	r2, r3
 800437c:	f080 813e 	bcs.w	80045fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004386:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004392:	f000 8088 	beq.w	80044a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	330c      	adds	r3, #12
 800439c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043a4:	e853 3f00 	ldrex	r3, [r3]
 80043a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80043ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	330c      	adds	r3, #12
 80043be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80043c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80043ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80043d2:	e841 2300 	strex	r3, r2, [r1]
 80043d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80043da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1d9      	bne.n	8004396 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	3314      	adds	r3, #20
 80043e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043ec:	e853 3f00 	ldrex	r3, [r3]
 80043f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043f4:	f023 0301 	bic.w	r3, r3, #1
 80043f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3314      	adds	r3, #20
 8004402:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004406:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800440a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800440e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004412:	e841 2300 	strex	r3, r2, [r1]
 8004416:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004418:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e1      	bne.n	80043e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3314      	adds	r3, #20
 8004424:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800442e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004430:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3314      	adds	r3, #20
 800443e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004442:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004444:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004446:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004448:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1e3      	bne.n	800441e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	330c      	adds	r3, #12
 800446a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800446e:	e853 3f00 	ldrex	r3, [r3]
 8004472:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004474:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004476:	f023 0310 	bic.w	r3, r3, #16
 800447a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	330c      	adds	r3, #12
 8004484:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004488:	65ba      	str	r2, [r7, #88]	@ 0x58
 800448a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800448e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004490:	e841 2300 	strex	r3, r2, [r1]
 8004494:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004496:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1e3      	bne.n	8004464 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fe f852 	bl	800254a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2202      	movs	r2, #2
 80044aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	4619      	mov	r1, r3
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f8b7 	bl	8004630 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80044c2:	e09b      	b.n	80045fc <HAL_UART_IRQHandler+0x518>
 80044c4:	08004835 	.word	0x08004835
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 808e 	beq.w	8004600 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80044e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f000 8089 	beq.w	8004600 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	330c      	adds	r3, #12
 80044f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004504:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	330c      	adds	r3, #12
 800450e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004512:	647a      	str	r2, [r7, #68]	@ 0x44
 8004514:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004516:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004518:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800451a:	e841 2300 	strex	r3, r2, [r1]
 800451e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1e3      	bne.n	80044ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	3314      	adds	r3, #20
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	e853 3f00 	ldrex	r3, [r3]
 8004534:	623b      	str	r3, [r7, #32]
   return(result);
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	f023 0301 	bic.w	r3, r3, #1
 800453c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3314      	adds	r3, #20
 8004546:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800454a:	633a      	str	r2, [r7, #48]	@ 0x30
 800454c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004552:	e841 2300 	strex	r3, r2, [r1]
 8004556:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1e3      	bne.n	8004526 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	330c      	adds	r3, #12
 8004572:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	e853 3f00 	ldrex	r3, [r3]
 800457a:	60fb      	str	r3, [r7, #12]
   return(result);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0310 	bic.w	r3, r3, #16
 8004582:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	330c      	adds	r3, #12
 800458c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004590:	61fa      	str	r2, [r7, #28]
 8004592:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004594:	69b9      	ldr	r1, [r7, #24]
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	e841 2300 	strex	r3, r2, [r1]
 800459c:	617b      	str	r3, [r7, #20]
   return(result);
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1e3      	bne.n	800456c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80045aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045ae:	4619      	mov	r1, r3
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f83d 	bl	8004630 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045b6:	e023      	b.n	8004600 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d009      	beq.n	80045d8 <HAL_UART_IRQHandler+0x4f4>
 80045c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 f943 	bl	800485c <UART_Transmit_IT>
    return;
 80045d6:	e014      	b.n	8004602 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00e      	beq.n	8004602 <HAL_UART_IRQHandler+0x51e>
 80045e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f983 	bl	80048fc <UART_EndTransmit_IT>
    return;
 80045f6:	e004      	b.n	8004602 <HAL_UART_IRQHandler+0x51e>
    return;
 80045f8:	bf00      	nop
 80045fa:	e002      	b.n	8004602 <HAL_UART_IRQHandler+0x51e>
      return;
 80045fc:	bf00      	nop
 80045fe:	e000      	b.n	8004602 <HAL_UART_IRQHandler+0x51e>
      return;
 8004600:	bf00      	nop
  }
}
 8004602:	37e8      	adds	r7, #232	@ 0xe8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	460b      	mov	r3, r1
 800463a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	4613      	mov	r3, r2
 8004656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004658:	e03b      	b.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d037      	beq.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004662:	f7fd fe55 	bl	8002310 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	6a3a      	ldr	r2, [r7, #32]
 800466e:	429a      	cmp	r2, r3
 8004670:	d302      	bcc.n	8004678 <UART_WaitOnFlagUntilTimeout+0x30>
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e03a      	b.n	80046f2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d023      	beq.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	2b80      	cmp	r3, #128	@ 0x80
 800468e:	d020      	beq.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2b40      	cmp	r3, #64	@ 0x40
 8004694:	d01d      	beq.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d116      	bne.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 f857 	bl	800476e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2208      	movs	r2, #8
 80046c4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e00f      	b.n	80046f2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	4013      	ands	r3, r2
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	429a      	cmp	r2, r3
 80046e0:	bf0c      	ite	eq
 80046e2:	2301      	moveq	r3, #1
 80046e4:	2300      	movne	r3, #0
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	461a      	mov	r2, r3
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d0b4      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3718      	adds	r7, #24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b085      	sub	sp, #20
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	4613      	mov	r3, r2
 8004706:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	88fa      	ldrh	r2, [r7, #6]
 8004712:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	88fa      	ldrh	r2, [r7, #6]
 8004718:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2222      	movs	r2, #34	@ 0x22
 8004724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d007      	beq.n	8004740 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800473e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f042 0201 	orr.w	r2, r2, #1
 800474e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0220 	orr.w	r2, r2, #32
 800475e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800476e:	b480      	push	{r7}
 8004770:	b095      	sub	sp, #84	@ 0x54
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004780:	e853 3f00 	ldrex	r3, [r3]
 8004784:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004788:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800478c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	330c      	adds	r3, #12
 8004794:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004796:	643a      	str	r2, [r7, #64]	@ 0x40
 8004798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800479c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800479e:	e841 2300 	strex	r3, r2, [r1]
 80047a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1e5      	bne.n	8004776 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3314      	adds	r3, #20
 80047b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f023 0301 	bic.w	r3, r3, #1
 80047c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	3314      	adds	r3, #20
 80047c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d2:	e841 2300 	strex	r3, r2, [r1]
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1e5      	bne.n	80047aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d119      	bne.n	800481a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
 80047ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	e853 3f00 	ldrex	r3, [r3]
 80047f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	f023 0310 	bic.w	r3, r3, #16
 80047fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	330c      	adds	r3, #12
 8004804:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004806:	61ba      	str	r2, [r7, #24]
 8004808:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480a:	6979      	ldr	r1, [r7, #20]
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	e841 2300 	strex	r3, r2, [r1]
 8004812:	613b      	str	r3, [r7, #16]
   return(result);
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1e5      	bne.n	80047e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2220      	movs	r2, #32
 800481e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004828:	bf00      	nop
 800482a:	3754      	adds	r7, #84	@ 0x54
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f7ff fee4 	bl	800461c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004854:	bf00      	nop
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b21      	cmp	r3, #33	@ 0x21
 800486e:	d13e      	bne.n	80048ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004878:	d114      	bne.n	80048a4 <UART_Transmit_IT+0x48>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d110      	bne.n	80048a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	881b      	ldrh	r3, [r3, #0]
 800488c:	461a      	mov	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004896:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	1c9a      	adds	r2, r3, #2
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	621a      	str	r2, [r3, #32]
 80048a2:	e008      	b.n	80048b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	1c59      	adds	r1, r3, #1
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6211      	str	r1, [r2, #32]
 80048ae:	781a      	ldrb	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29b      	uxth	r3, r3
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	4619      	mov	r1, r3
 80048c4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10f      	bne.n	80048ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68da      	ldr	r2, [r3, #12]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	e000      	b.n	80048f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048ee:	2302      	movs	r3, #2
  }
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68da      	ldr	r2, [r3, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004912:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f7ff fe73 	bl	8004608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3708      	adds	r7, #8
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b08c      	sub	sp, #48	@ 0x30
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b22      	cmp	r3, #34	@ 0x22
 800493e:	f040 80ae 	bne.w	8004a9e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494a:	d117      	bne.n	800497c <UART_Receive_IT+0x50>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d113      	bne.n	800497c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004954:	2300      	movs	r3, #0
 8004956:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	b29b      	uxth	r3, r3
 8004966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496a:	b29a      	uxth	r2, r3
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004974:	1c9a      	adds	r2, r3, #2
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	629a      	str	r2, [r3, #40]	@ 0x28
 800497a:	e026      	b.n	80049ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004980:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004982:	2300      	movs	r3, #0
 8004984:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800498e:	d007      	beq.n	80049a0 <UART_Receive_IT+0x74>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10a      	bne.n	80049ae <UART_Receive_IT+0x82>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d106      	bne.n	80049ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049aa:	701a      	strb	r2, [r3, #0]
 80049ac:	e008      	b.n	80049c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	4619      	mov	r1, r3
 80049d8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d15d      	bne.n	8004a9a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0220 	bic.w	r2, r2, #32
 80049ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68da      	ldr	r2, [r3, #12]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695a      	ldr	r2, [r3, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0201 	bic.w	r2, r2, #1
 8004a0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d135      	bne.n	8004a90 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	330c      	adds	r3, #12
 8004a30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	613b      	str	r3, [r7, #16]
   return(result);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f023 0310 	bic.w	r3, r3, #16
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	330c      	adds	r3, #12
 8004a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a4a:	623a      	str	r2, [r7, #32]
 8004a4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	69f9      	ldr	r1, [r7, #28]
 8004a50:	6a3a      	ldr	r2, [r7, #32]
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e5      	bne.n	8004a2a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0310 	and.w	r3, r3, #16
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	d10a      	bne.n	8004a82 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a86:	4619      	mov	r1, r3
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7ff fdd1 	bl	8004630 <HAL_UARTEx_RxEventCallback>
 8004a8e:	e002      	b.n	8004a96 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f7fc fa9f 	bl	8000fd4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	e002      	b.n	8004aa0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3730      	adds	r7, #48	@ 0x30
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004aac:	b0c0      	sub	sp, #256	@ 0x100
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	68d9      	ldr	r1, [r3, #12]
 8004ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	ea40 0301 	orr.w	r3, r0, r1
 8004ad0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aec:	69db      	ldr	r3, [r3, #28]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004b00:	f021 010c 	bic.w	r1, r1, #12
 8004b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b0e:	430b      	orrs	r3, r1
 8004b10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b22:	6999      	ldr	r1, [r3, #24]
 8004b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	ea40 0301 	orr.w	r3, r0, r1
 8004b2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	4b8f      	ldr	r3, [pc, #572]	@ (8004d74 <UART_SetConfig+0x2cc>)
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d005      	beq.n	8004b48 <UART_SetConfig+0xa0>
 8004b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4b8d      	ldr	r3, [pc, #564]	@ (8004d78 <UART_SetConfig+0x2d0>)
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d104      	bne.n	8004b52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b48:	f7fe f846 	bl	8002bd8 <HAL_RCC_GetPCLK2Freq>
 8004b4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b50:	e003      	b.n	8004b5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b52:	f7fe f82d 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 8004b56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b64:	f040 810c 	bne.w	8004d80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b7a:	4622      	mov	r2, r4
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	1891      	adds	r1, r2, r2
 8004b80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b82:	415b      	adcs	r3, r3
 8004b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	eb12 0801 	adds.w	r8, r2, r1
 8004b90:	4629      	mov	r1, r5
 8004b92:	eb43 0901 	adc.w	r9, r3, r1
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004baa:	4690      	mov	r8, r2
 8004bac:	4699      	mov	r9, r3
 8004bae:	4623      	mov	r3, r4
 8004bb0:	eb18 0303 	adds.w	r3, r8, r3
 8004bb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004bb8:	462b      	mov	r3, r5
 8004bba:	eb49 0303 	adc.w	r3, r9, r3
 8004bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004bce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	18db      	adds	r3, r3, r3
 8004bda:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bdc:	4613      	mov	r3, r2
 8004bde:	eb42 0303 	adc.w	r3, r2, r3
 8004be2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004be4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004be8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bec:	f7fc f81c 	bl	8000c28 <__aeabi_uldivmod>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4b61      	ldr	r3, [pc, #388]	@ (8004d7c <UART_SetConfig+0x2d4>)
 8004bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	011c      	lsls	r4, r3, #4
 8004bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c02:	2200      	movs	r2, #0
 8004c04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004c0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004c10:	4642      	mov	r2, r8
 8004c12:	464b      	mov	r3, r9
 8004c14:	1891      	adds	r1, r2, r2
 8004c16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c18:	415b      	adcs	r3, r3
 8004c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c20:	4641      	mov	r1, r8
 8004c22:	eb12 0a01 	adds.w	sl, r2, r1
 8004c26:	4649      	mov	r1, r9
 8004c28:	eb43 0b01 	adc.w	fp, r3, r1
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c40:	4692      	mov	sl, r2
 8004c42:	469b      	mov	fp, r3
 8004c44:	4643      	mov	r3, r8
 8004c46:	eb1a 0303 	adds.w	r3, sl, r3
 8004c4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c4e:	464b      	mov	r3, r9
 8004c50:	eb4b 0303 	adc.w	r3, fp, r3
 8004c54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	18db      	adds	r3, r3, r3
 8004c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c72:	4613      	mov	r3, r2
 8004c74:	eb42 0303 	adc.w	r3, r2, r3
 8004c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c82:	f7fb ffd1 	bl	8000c28 <__aeabi_uldivmod>
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8004d7c <UART_SetConfig+0x2d4>)
 8004c8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004c92:	095b      	lsrs	r3, r3, #5
 8004c94:	2264      	movs	r2, #100	@ 0x64
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	1acb      	subs	r3, r1, r3
 8004c9c:	00db      	lsls	r3, r3, #3
 8004c9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ca2:	4b36      	ldr	r3, [pc, #216]	@ (8004d7c <UART_SetConfig+0x2d4>)
 8004ca4:	fba3 2302 	umull	r2, r3, r3, r2
 8004ca8:	095b      	lsrs	r3, r3, #5
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004cb0:	441c      	add	r4, r3
 8004cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004cc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004cc4:	4642      	mov	r2, r8
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	1891      	adds	r1, r2, r2
 8004cca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ccc:	415b      	adcs	r3, r3
 8004cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cd4:	4641      	mov	r1, r8
 8004cd6:	1851      	adds	r1, r2, r1
 8004cd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cda:	4649      	mov	r1, r9
 8004cdc:	414b      	adcs	r3, r1
 8004cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ce0:	f04f 0200 	mov.w	r2, #0
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004cec:	4659      	mov	r1, fp
 8004cee:	00cb      	lsls	r3, r1, #3
 8004cf0:	4651      	mov	r1, sl
 8004cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cf6:	4651      	mov	r1, sl
 8004cf8:	00ca      	lsls	r2, r1, #3
 8004cfa:	4610      	mov	r0, r2
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4642      	mov	r2, r8
 8004d02:	189b      	adds	r3, r3, r2
 8004d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d08:	464b      	mov	r3, r9
 8004d0a:	460a      	mov	r2, r1
 8004d0c:	eb42 0303 	adc.w	r3, r2, r3
 8004d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d28:	460b      	mov	r3, r1
 8004d2a:	18db      	adds	r3, r3, r3
 8004d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d2e:	4613      	mov	r3, r2
 8004d30:	eb42 0303 	adc.w	r3, r2, r3
 8004d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d3e:	f7fb ff73 	bl	8000c28 <__aeabi_uldivmod>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	4b0d      	ldr	r3, [pc, #52]	@ (8004d7c <UART_SetConfig+0x2d4>)
 8004d48:	fba3 1302 	umull	r1, r3, r3, r2
 8004d4c:	095b      	lsrs	r3, r3, #5
 8004d4e:	2164      	movs	r1, #100	@ 0x64
 8004d50:	fb01 f303 	mul.w	r3, r1, r3
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	00db      	lsls	r3, r3, #3
 8004d58:	3332      	adds	r3, #50	@ 0x32
 8004d5a:	4a08      	ldr	r2, [pc, #32]	@ (8004d7c <UART_SetConfig+0x2d4>)
 8004d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d60:	095b      	lsrs	r3, r3, #5
 8004d62:	f003 0207 	and.w	r2, r3, #7
 8004d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4422      	add	r2, r4
 8004d6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d70:	e106      	b.n	8004f80 <UART_SetConfig+0x4d8>
 8004d72:	bf00      	nop
 8004d74:	40011000 	.word	0x40011000
 8004d78:	40011400 	.word	0x40011400
 8004d7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d84:	2200      	movs	r2, #0
 8004d86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d92:	4642      	mov	r2, r8
 8004d94:	464b      	mov	r3, r9
 8004d96:	1891      	adds	r1, r2, r2
 8004d98:	6239      	str	r1, [r7, #32]
 8004d9a:	415b      	adcs	r3, r3
 8004d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004da2:	4641      	mov	r1, r8
 8004da4:	1854      	adds	r4, r2, r1
 8004da6:	4649      	mov	r1, r9
 8004da8:	eb43 0501 	adc.w	r5, r3, r1
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	00eb      	lsls	r3, r5, #3
 8004db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dba:	00e2      	lsls	r2, r4, #3
 8004dbc:	4614      	mov	r4, r2
 8004dbe:	461d      	mov	r5, r3
 8004dc0:	4643      	mov	r3, r8
 8004dc2:	18e3      	adds	r3, r4, r3
 8004dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004dc8:	464b      	mov	r3, r9
 8004dca:	eb45 0303 	adc.w	r3, r5, r3
 8004dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004dde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004de2:	f04f 0200 	mov.w	r2, #0
 8004de6:	f04f 0300 	mov.w	r3, #0
 8004dea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dee:	4629      	mov	r1, r5
 8004df0:	008b      	lsls	r3, r1, #2
 8004df2:	4621      	mov	r1, r4
 8004df4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004df8:	4621      	mov	r1, r4
 8004dfa:	008a      	lsls	r2, r1, #2
 8004dfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e00:	f7fb ff12 	bl	8000c28 <__aeabi_uldivmod>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4b60      	ldr	r3, [pc, #384]	@ (8004f8c <UART_SetConfig+0x4e4>)
 8004e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e0e:	095b      	lsrs	r3, r3, #5
 8004e10:	011c      	lsls	r4, r3, #4
 8004e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e16:	2200      	movs	r2, #0
 8004e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e24:	4642      	mov	r2, r8
 8004e26:	464b      	mov	r3, r9
 8004e28:	1891      	adds	r1, r2, r2
 8004e2a:	61b9      	str	r1, [r7, #24]
 8004e2c:	415b      	adcs	r3, r3
 8004e2e:	61fb      	str	r3, [r7, #28]
 8004e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e34:	4641      	mov	r1, r8
 8004e36:	1851      	adds	r1, r2, r1
 8004e38:	6139      	str	r1, [r7, #16]
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	414b      	adcs	r3, r1
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e4c:	4659      	mov	r1, fp
 8004e4e:	00cb      	lsls	r3, r1, #3
 8004e50:	4651      	mov	r1, sl
 8004e52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e56:	4651      	mov	r1, sl
 8004e58:	00ca      	lsls	r2, r1, #3
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4603      	mov	r3, r0
 8004e60:	4642      	mov	r2, r8
 8004e62:	189b      	adds	r3, r3, r2
 8004e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e68:	464b      	mov	r3, r9
 8004e6a:	460a      	mov	r2, r1
 8004e6c:	eb42 0303 	adc.w	r3, r2, r3
 8004e70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	f04f 0300 	mov.w	r3, #0
 8004e88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	008b      	lsls	r3, r1, #2
 8004e90:	4641      	mov	r1, r8
 8004e92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e96:	4641      	mov	r1, r8
 8004e98:	008a      	lsls	r2, r1, #2
 8004e9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e9e:	f7fb fec3 	bl	8000c28 <__aeabi_uldivmod>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	4b38      	ldr	r3, [pc, #224]	@ (8004f8c <UART_SetConfig+0x4e4>)
 8004eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	2264      	movs	r2, #100	@ 0x64
 8004eb2:	fb02 f303 	mul.w	r3, r2, r3
 8004eb6:	1acb      	subs	r3, r1, r3
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	3332      	adds	r3, #50	@ 0x32
 8004ebc:	4a33      	ldr	r2, [pc, #204]	@ (8004f8c <UART_SetConfig+0x4e4>)
 8004ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec2:	095b      	lsrs	r3, r3, #5
 8004ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ec8:	441c      	add	r4, r3
 8004eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ece:	2200      	movs	r2, #0
 8004ed0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ed2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ed4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ed8:	4642      	mov	r2, r8
 8004eda:	464b      	mov	r3, r9
 8004edc:	1891      	adds	r1, r2, r2
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	415b      	adcs	r3, r3
 8004ee2:	60fb      	str	r3, [r7, #12]
 8004ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ee8:	4641      	mov	r1, r8
 8004eea:	1851      	adds	r1, r2, r1
 8004eec:	6039      	str	r1, [r7, #0]
 8004eee:	4649      	mov	r1, r9
 8004ef0:	414b      	adcs	r3, r1
 8004ef2:	607b      	str	r3, [r7, #4]
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	f04f 0300 	mov.w	r3, #0
 8004efc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f00:	4659      	mov	r1, fp
 8004f02:	00cb      	lsls	r3, r1, #3
 8004f04:	4651      	mov	r1, sl
 8004f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	00ca      	lsls	r2, r1, #3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4619      	mov	r1, r3
 8004f12:	4603      	mov	r3, r0
 8004f14:	4642      	mov	r2, r8
 8004f16:	189b      	adds	r3, r3, r2
 8004f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f1a:	464b      	mov	r3, r9
 8004f1c:	460a      	mov	r2, r1
 8004f1e:	eb42 0303 	adc.w	r3, r2, r3
 8004f22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f3c:	4649      	mov	r1, r9
 8004f3e:	008b      	lsls	r3, r1, #2
 8004f40:	4641      	mov	r1, r8
 8004f42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f46:	4641      	mov	r1, r8
 8004f48:	008a      	lsls	r2, r1, #2
 8004f4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f4e:	f7fb fe6b 	bl	8000c28 <__aeabi_uldivmod>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4b0d      	ldr	r3, [pc, #52]	@ (8004f8c <UART_SetConfig+0x4e4>)
 8004f58:	fba3 1302 	umull	r1, r3, r3, r2
 8004f5c:	095b      	lsrs	r3, r3, #5
 8004f5e:	2164      	movs	r1, #100	@ 0x64
 8004f60:	fb01 f303 	mul.w	r3, r1, r3
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	011b      	lsls	r3, r3, #4
 8004f68:	3332      	adds	r3, #50	@ 0x32
 8004f6a:	4a08      	ldr	r2, [pc, #32]	@ (8004f8c <UART_SetConfig+0x4e4>)
 8004f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f70:	095b      	lsrs	r3, r3, #5
 8004f72:	f003 020f 	and.w	r2, r3, #15
 8004f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4422      	add	r2, r4
 8004f7e:	609a      	str	r2, [r3, #8]
}
 8004f80:	bf00      	nop
 8004f82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f86:	46bd      	mov	sp, r7
 8004f88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f8c:	51eb851f 	.word	0x51eb851f

08004f90 <__cvt>:
 8004f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f94:	ec57 6b10 	vmov	r6, r7, d0
 8004f98:	2f00      	cmp	r7, #0
 8004f9a:	460c      	mov	r4, r1
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	463b      	mov	r3, r7
 8004fa0:	bfbb      	ittet	lt
 8004fa2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004fa6:	461f      	movlt	r7, r3
 8004fa8:	2300      	movge	r3, #0
 8004faa:	232d      	movlt	r3, #45	@ 0x2d
 8004fac:	700b      	strb	r3, [r1, #0]
 8004fae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004fb4:	4691      	mov	r9, r2
 8004fb6:	f023 0820 	bic.w	r8, r3, #32
 8004fba:	bfbc      	itt	lt
 8004fbc:	4632      	movlt	r2, r6
 8004fbe:	4616      	movlt	r6, r2
 8004fc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fc4:	d005      	beq.n	8004fd2 <__cvt+0x42>
 8004fc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004fca:	d100      	bne.n	8004fce <__cvt+0x3e>
 8004fcc:	3401      	adds	r4, #1
 8004fce:	2102      	movs	r1, #2
 8004fd0:	e000      	b.n	8004fd4 <__cvt+0x44>
 8004fd2:	2103      	movs	r1, #3
 8004fd4:	ab03      	add	r3, sp, #12
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	ab02      	add	r3, sp, #8
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	ec47 6b10 	vmov	d0, r6, r7
 8004fe0:	4653      	mov	r3, sl
 8004fe2:	4622      	mov	r2, r4
 8004fe4:	f000 ff9c 	bl	8005f20 <_dtoa_r>
 8004fe8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004fec:	4605      	mov	r5, r0
 8004fee:	d119      	bne.n	8005024 <__cvt+0x94>
 8004ff0:	f019 0f01 	tst.w	r9, #1
 8004ff4:	d00e      	beq.n	8005014 <__cvt+0x84>
 8004ff6:	eb00 0904 	add.w	r9, r0, r4
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	4630      	mov	r0, r6
 8005000:	4639      	mov	r1, r7
 8005002:	f7fb fd81 	bl	8000b08 <__aeabi_dcmpeq>
 8005006:	b108      	cbz	r0, 800500c <__cvt+0x7c>
 8005008:	f8cd 900c 	str.w	r9, [sp, #12]
 800500c:	2230      	movs	r2, #48	@ 0x30
 800500e:	9b03      	ldr	r3, [sp, #12]
 8005010:	454b      	cmp	r3, r9
 8005012:	d31e      	bcc.n	8005052 <__cvt+0xc2>
 8005014:	9b03      	ldr	r3, [sp, #12]
 8005016:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005018:	1b5b      	subs	r3, r3, r5
 800501a:	4628      	mov	r0, r5
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	b004      	add	sp, #16
 8005020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005024:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005028:	eb00 0904 	add.w	r9, r0, r4
 800502c:	d1e5      	bne.n	8004ffa <__cvt+0x6a>
 800502e:	7803      	ldrb	r3, [r0, #0]
 8005030:	2b30      	cmp	r3, #48	@ 0x30
 8005032:	d10a      	bne.n	800504a <__cvt+0xba>
 8005034:	2200      	movs	r2, #0
 8005036:	2300      	movs	r3, #0
 8005038:	4630      	mov	r0, r6
 800503a:	4639      	mov	r1, r7
 800503c:	f7fb fd64 	bl	8000b08 <__aeabi_dcmpeq>
 8005040:	b918      	cbnz	r0, 800504a <__cvt+0xba>
 8005042:	f1c4 0401 	rsb	r4, r4, #1
 8005046:	f8ca 4000 	str.w	r4, [sl]
 800504a:	f8da 3000 	ldr.w	r3, [sl]
 800504e:	4499      	add	r9, r3
 8005050:	e7d3      	b.n	8004ffa <__cvt+0x6a>
 8005052:	1c59      	adds	r1, r3, #1
 8005054:	9103      	str	r1, [sp, #12]
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	e7d9      	b.n	800500e <__cvt+0x7e>

0800505a <__exponent>:
 800505a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800505c:	2900      	cmp	r1, #0
 800505e:	bfba      	itte	lt
 8005060:	4249      	neglt	r1, r1
 8005062:	232d      	movlt	r3, #45	@ 0x2d
 8005064:	232b      	movge	r3, #43	@ 0x2b
 8005066:	2909      	cmp	r1, #9
 8005068:	7002      	strb	r2, [r0, #0]
 800506a:	7043      	strb	r3, [r0, #1]
 800506c:	dd29      	ble.n	80050c2 <__exponent+0x68>
 800506e:	f10d 0307 	add.w	r3, sp, #7
 8005072:	461d      	mov	r5, r3
 8005074:	270a      	movs	r7, #10
 8005076:	461a      	mov	r2, r3
 8005078:	fbb1 f6f7 	udiv	r6, r1, r7
 800507c:	fb07 1416 	mls	r4, r7, r6, r1
 8005080:	3430      	adds	r4, #48	@ 0x30
 8005082:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005086:	460c      	mov	r4, r1
 8005088:	2c63      	cmp	r4, #99	@ 0x63
 800508a:	f103 33ff 	add.w	r3, r3, #4294967295
 800508e:	4631      	mov	r1, r6
 8005090:	dcf1      	bgt.n	8005076 <__exponent+0x1c>
 8005092:	3130      	adds	r1, #48	@ 0x30
 8005094:	1e94      	subs	r4, r2, #2
 8005096:	f803 1c01 	strb.w	r1, [r3, #-1]
 800509a:	1c41      	adds	r1, r0, #1
 800509c:	4623      	mov	r3, r4
 800509e:	42ab      	cmp	r3, r5
 80050a0:	d30a      	bcc.n	80050b8 <__exponent+0x5e>
 80050a2:	f10d 0309 	add.w	r3, sp, #9
 80050a6:	1a9b      	subs	r3, r3, r2
 80050a8:	42ac      	cmp	r4, r5
 80050aa:	bf88      	it	hi
 80050ac:	2300      	movhi	r3, #0
 80050ae:	3302      	adds	r3, #2
 80050b0:	4403      	add	r3, r0
 80050b2:	1a18      	subs	r0, r3, r0
 80050b4:	b003      	add	sp, #12
 80050b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80050bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80050c0:	e7ed      	b.n	800509e <__exponent+0x44>
 80050c2:	2330      	movs	r3, #48	@ 0x30
 80050c4:	3130      	adds	r1, #48	@ 0x30
 80050c6:	7083      	strb	r3, [r0, #2]
 80050c8:	70c1      	strb	r1, [r0, #3]
 80050ca:	1d03      	adds	r3, r0, #4
 80050cc:	e7f1      	b.n	80050b2 <__exponent+0x58>
	...

080050d0 <_printf_float>:
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d4:	b08d      	sub	sp, #52	@ 0x34
 80050d6:	460c      	mov	r4, r1
 80050d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80050dc:	4616      	mov	r6, r2
 80050de:	461f      	mov	r7, r3
 80050e0:	4605      	mov	r5, r0
 80050e2:	f000 fe1b 	bl	8005d1c <_localeconv_r>
 80050e6:	6803      	ldr	r3, [r0, #0]
 80050e8:	9304      	str	r3, [sp, #16]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fb f8e0 	bl	80002b0 <strlen>
 80050f0:	2300      	movs	r3, #0
 80050f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80050f4:	f8d8 3000 	ldr.w	r3, [r8]
 80050f8:	9005      	str	r0, [sp, #20]
 80050fa:	3307      	adds	r3, #7
 80050fc:	f023 0307 	bic.w	r3, r3, #7
 8005100:	f103 0208 	add.w	r2, r3, #8
 8005104:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005108:	f8d4 b000 	ldr.w	fp, [r4]
 800510c:	f8c8 2000 	str.w	r2, [r8]
 8005110:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005114:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005118:	9307      	str	r3, [sp, #28]
 800511a:	f8cd 8018 	str.w	r8, [sp, #24]
 800511e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005122:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005126:	4b9c      	ldr	r3, [pc, #624]	@ (8005398 <_printf_float+0x2c8>)
 8005128:	f04f 32ff 	mov.w	r2, #4294967295
 800512c:	f7fb fd1e 	bl	8000b6c <__aeabi_dcmpun>
 8005130:	bb70      	cbnz	r0, 8005190 <_printf_float+0xc0>
 8005132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005136:	4b98      	ldr	r3, [pc, #608]	@ (8005398 <_printf_float+0x2c8>)
 8005138:	f04f 32ff 	mov.w	r2, #4294967295
 800513c:	f7fb fcf8 	bl	8000b30 <__aeabi_dcmple>
 8005140:	bb30      	cbnz	r0, 8005190 <_printf_float+0xc0>
 8005142:	2200      	movs	r2, #0
 8005144:	2300      	movs	r3, #0
 8005146:	4640      	mov	r0, r8
 8005148:	4649      	mov	r1, r9
 800514a:	f7fb fce7 	bl	8000b1c <__aeabi_dcmplt>
 800514e:	b110      	cbz	r0, 8005156 <_printf_float+0x86>
 8005150:	232d      	movs	r3, #45	@ 0x2d
 8005152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005156:	4a91      	ldr	r2, [pc, #580]	@ (800539c <_printf_float+0x2cc>)
 8005158:	4b91      	ldr	r3, [pc, #580]	@ (80053a0 <_printf_float+0x2d0>)
 800515a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800515e:	bf8c      	ite	hi
 8005160:	4690      	movhi	r8, r2
 8005162:	4698      	movls	r8, r3
 8005164:	2303      	movs	r3, #3
 8005166:	6123      	str	r3, [r4, #16]
 8005168:	f02b 0304 	bic.w	r3, fp, #4
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	f04f 0900 	mov.w	r9, #0
 8005172:	9700      	str	r7, [sp, #0]
 8005174:	4633      	mov	r3, r6
 8005176:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005178:	4621      	mov	r1, r4
 800517a:	4628      	mov	r0, r5
 800517c:	f000 f9d2 	bl	8005524 <_printf_common>
 8005180:	3001      	adds	r0, #1
 8005182:	f040 808d 	bne.w	80052a0 <_printf_float+0x1d0>
 8005186:	f04f 30ff 	mov.w	r0, #4294967295
 800518a:	b00d      	add	sp, #52	@ 0x34
 800518c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005190:	4642      	mov	r2, r8
 8005192:	464b      	mov	r3, r9
 8005194:	4640      	mov	r0, r8
 8005196:	4649      	mov	r1, r9
 8005198:	f7fb fce8 	bl	8000b6c <__aeabi_dcmpun>
 800519c:	b140      	cbz	r0, 80051b0 <_printf_float+0xe0>
 800519e:	464b      	mov	r3, r9
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	bfbc      	itt	lt
 80051a4:	232d      	movlt	r3, #45	@ 0x2d
 80051a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80051aa:	4a7e      	ldr	r2, [pc, #504]	@ (80053a4 <_printf_float+0x2d4>)
 80051ac:	4b7e      	ldr	r3, [pc, #504]	@ (80053a8 <_printf_float+0x2d8>)
 80051ae:	e7d4      	b.n	800515a <_printf_float+0x8a>
 80051b0:	6863      	ldr	r3, [r4, #4]
 80051b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80051b6:	9206      	str	r2, [sp, #24]
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	d13b      	bne.n	8005234 <_printf_float+0x164>
 80051bc:	2306      	movs	r3, #6
 80051be:	6063      	str	r3, [r4, #4]
 80051c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80051c4:	2300      	movs	r3, #0
 80051c6:	6022      	str	r2, [r4, #0]
 80051c8:	9303      	str	r3, [sp, #12]
 80051ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80051cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80051d0:	ab09      	add	r3, sp, #36	@ 0x24
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	6861      	ldr	r1, [r4, #4]
 80051d6:	ec49 8b10 	vmov	d0, r8, r9
 80051da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80051de:	4628      	mov	r0, r5
 80051e0:	f7ff fed6 	bl	8004f90 <__cvt>
 80051e4:	9b06      	ldr	r3, [sp, #24]
 80051e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80051e8:	2b47      	cmp	r3, #71	@ 0x47
 80051ea:	4680      	mov	r8, r0
 80051ec:	d129      	bne.n	8005242 <_printf_float+0x172>
 80051ee:	1cc8      	adds	r0, r1, #3
 80051f0:	db02      	blt.n	80051f8 <_printf_float+0x128>
 80051f2:	6863      	ldr	r3, [r4, #4]
 80051f4:	4299      	cmp	r1, r3
 80051f6:	dd41      	ble.n	800527c <_printf_float+0x1ac>
 80051f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80051fc:	fa5f fa8a 	uxtb.w	sl, sl
 8005200:	3901      	subs	r1, #1
 8005202:	4652      	mov	r2, sl
 8005204:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005208:	9109      	str	r1, [sp, #36]	@ 0x24
 800520a:	f7ff ff26 	bl	800505a <__exponent>
 800520e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005210:	1813      	adds	r3, r2, r0
 8005212:	2a01      	cmp	r2, #1
 8005214:	4681      	mov	r9, r0
 8005216:	6123      	str	r3, [r4, #16]
 8005218:	dc02      	bgt.n	8005220 <_printf_float+0x150>
 800521a:	6822      	ldr	r2, [r4, #0]
 800521c:	07d2      	lsls	r2, r2, #31
 800521e:	d501      	bpl.n	8005224 <_printf_float+0x154>
 8005220:	3301      	adds	r3, #1
 8005222:	6123      	str	r3, [r4, #16]
 8005224:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0a2      	beq.n	8005172 <_printf_float+0xa2>
 800522c:	232d      	movs	r3, #45	@ 0x2d
 800522e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005232:	e79e      	b.n	8005172 <_printf_float+0xa2>
 8005234:	9a06      	ldr	r2, [sp, #24]
 8005236:	2a47      	cmp	r2, #71	@ 0x47
 8005238:	d1c2      	bne.n	80051c0 <_printf_float+0xf0>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1c0      	bne.n	80051c0 <_printf_float+0xf0>
 800523e:	2301      	movs	r3, #1
 8005240:	e7bd      	b.n	80051be <_printf_float+0xee>
 8005242:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005246:	d9db      	bls.n	8005200 <_printf_float+0x130>
 8005248:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800524c:	d118      	bne.n	8005280 <_printf_float+0x1b0>
 800524e:	2900      	cmp	r1, #0
 8005250:	6863      	ldr	r3, [r4, #4]
 8005252:	dd0b      	ble.n	800526c <_printf_float+0x19c>
 8005254:	6121      	str	r1, [r4, #16]
 8005256:	b913      	cbnz	r3, 800525e <_printf_float+0x18e>
 8005258:	6822      	ldr	r2, [r4, #0]
 800525a:	07d0      	lsls	r0, r2, #31
 800525c:	d502      	bpl.n	8005264 <_printf_float+0x194>
 800525e:	3301      	adds	r3, #1
 8005260:	440b      	add	r3, r1
 8005262:	6123      	str	r3, [r4, #16]
 8005264:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005266:	f04f 0900 	mov.w	r9, #0
 800526a:	e7db      	b.n	8005224 <_printf_float+0x154>
 800526c:	b913      	cbnz	r3, 8005274 <_printf_float+0x1a4>
 800526e:	6822      	ldr	r2, [r4, #0]
 8005270:	07d2      	lsls	r2, r2, #31
 8005272:	d501      	bpl.n	8005278 <_printf_float+0x1a8>
 8005274:	3302      	adds	r3, #2
 8005276:	e7f4      	b.n	8005262 <_printf_float+0x192>
 8005278:	2301      	movs	r3, #1
 800527a:	e7f2      	b.n	8005262 <_printf_float+0x192>
 800527c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005282:	4299      	cmp	r1, r3
 8005284:	db05      	blt.n	8005292 <_printf_float+0x1c2>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	6121      	str	r1, [r4, #16]
 800528a:	07d8      	lsls	r0, r3, #31
 800528c:	d5ea      	bpl.n	8005264 <_printf_float+0x194>
 800528e:	1c4b      	adds	r3, r1, #1
 8005290:	e7e7      	b.n	8005262 <_printf_float+0x192>
 8005292:	2900      	cmp	r1, #0
 8005294:	bfd4      	ite	le
 8005296:	f1c1 0202 	rsble	r2, r1, #2
 800529a:	2201      	movgt	r2, #1
 800529c:	4413      	add	r3, r2
 800529e:	e7e0      	b.n	8005262 <_printf_float+0x192>
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	055a      	lsls	r2, r3, #21
 80052a4:	d407      	bmi.n	80052b6 <_printf_float+0x1e6>
 80052a6:	6923      	ldr	r3, [r4, #16]
 80052a8:	4642      	mov	r2, r8
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	47b8      	blx	r7
 80052b0:	3001      	adds	r0, #1
 80052b2:	d12b      	bne.n	800530c <_printf_float+0x23c>
 80052b4:	e767      	b.n	8005186 <_printf_float+0xb6>
 80052b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052ba:	f240 80dd 	bls.w	8005478 <_printf_float+0x3a8>
 80052be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052c2:	2200      	movs	r2, #0
 80052c4:	2300      	movs	r3, #0
 80052c6:	f7fb fc1f 	bl	8000b08 <__aeabi_dcmpeq>
 80052ca:	2800      	cmp	r0, #0
 80052cc:	d033      	beq.n	8005336 <_printf_float+0x266>
 80052ce:	4a37      	ldr	r2, [pc, #220]	@ (80053ac <_printf_float+0x2dc>)
 80052d0:	2301      	movs	r3, #1
 80052d2:	4631      	mov	r1, r6
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	f43f af54 	beq.w	8005186 <_printf_float+0xb6>
 80052de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80052e2:	4543      	cmp	r3, r8
 80052e4:	db02      	blt.n	80052ec <_printf_float+0x21c>
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	07d8      	lsls	r0, r3, #31
 80052ea:	d50f      	bpl.n	800530c <_printf_float+0x23c>
 80052ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052f0:	4631      	mov	r1, r6
 80052f2:	4628      	mov	r0, r5
 80052f4:	47b8      	blx	r7
 80052f6:	3001      	adds	r0, #1
 80052f8:	f43f af45 	beq.w	8005186 <_printf_float+0xb6>
 80052fc:	f04f 0900 	mov.w	r9, #0
 8005300:	f108 38ff 	add.w	r8, r8, #4294967295
 8005304:	f104 0a1a 	add.w	sl, r4, #26
 8005308:	45c8      	cmp	r8, r9
 800530a:	dc09      	bgt.n	8005320 <_printf_float+0x250>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	079b      	lsls	r3, r3, #30
 8005310:	f100 8103 	bmi.w	800551a <_printf_float+0x44a>
 8005314:	68e0      	ldr	r0, [r4, #12]
 8005316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005318:	4298      	cmp	r0, r3
 800531a:	bfb8      	it	lt
 800531c:	4618      	movlt	r0, r3
 800531e:	e734      	b.n	800518a <_printf_float+0xba>
 8005320:	2301      	movs	r3, #1
 8005322:	4652      	mov	r2, sl
 8005324:	4631      	mov	r1, r6
 8005326:	4628      	mov	r0, r5
 8005328:	47b8      	blx	r7
 800532a:	3001      	adds	r0, #1
 800532c:	f43f af2b 	beq.w	8005186 <_printf_float+0xb6>
 8005330:	f109 0901 	add.w	r9, r9, #1
 8005334:	e7e8      	b.n	8005308 <_printf_float+0x238>
 8005336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005338:	2b00      	cmp	r3, #0
 800533a:	dc39      	bgt.n	80053b0 <_printf_float+0x2e0>
 800533c:	4a1b      	ldr	r2, [pc, #108]	@ (80053ac <_printf_float+0x2dc>)
 800533e:	2301      	movs	r3, #1
 8005340:	4631      	mov	r1, r6
 8005342:	4628      	mov	r0, r5
 8005344:	47b8      	blx	r7
 8005346:	3001      	adds	r0, #1
 8005348:	f43f af1d 	beq.w	8005186 <_printf_float+0xb6>
 800534c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005350:	ea59 0303 	orrs.w	r3, r9, r3
 8005354:	d102      	bne.n	800535c <_printf_float+0x28c>
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	07d9      	lsls	r1, r3, #31
 800535a:	d5d7      	bpl.n	800530c <_printf_float+0x23c>
 800535c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005360:	4631      	mov	r1, r6
 8005362:	4628      	mov	r0, r5
 8005364:	47b8      	blx	r7
 8005366:	3001      	adds	r0, #1
 8005368:	f43f af0d 	beq.w	8005186 <_printf_float+0xb6>
 800536c:	f04f 0a00 	mov.w	sl, #0
 8005370:	f104 0b1a 	add.w	fp, r4, #26
 8005374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005376:	425b      	negs	r3, r3
 8005378:	4553      	cmp	r3, sl
 800537a:	dc01      	bgt.n	8005380 <_printf_float+0x2b0>
 800537c:	464b      	mov	r3, r9
 800537e:	e793      	b.n	80052a8 <_printf_float+0x1d8>
 8005380:	2301      	movs	r3, #1
 8005382:	465a      	mov	r2, fp
 8005384:	4631      	mov	r1, r6
 8005386:	4628      	mov	r0, r5
 8005388:	47b8      	blx	r7
 800538a:	3001      	adds	r0, #1
 800538c:	f43f aefb 	beq.w	8005186 <_printf_float+0xb6>
 8005390:	f10a 0a01 	add.w	sl, sl, #1
 8005394:	e7ee      	b.n	8005374 <_printf_float+0x2a4>
 8005396:	bf00      	nop
 8005398:	7fefffff 	.word	0x7fefffff
 800539c:	08009e88 	.word	0x08009e88
 80053a0:	08009e84 	.word	0x08009e84
 80053a4:	08009e90 	.word	0x08009e90
 80053a8:	08009e8c 	.word	0x08009e8c
 80053ac:	08009e94 	.word	0x08009e94
 80053b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80053b6:	4553      	cmp	r3, sl
 80053b8:	bfa8      	it	ge
 80053ba:	4653      	movge	r3, sl
 80053bc:	2b00      	cmp	r3, #0
 80053be:	4699      	mov	r9, r3
 80053c0:	dc36      	bgt.n	8005430 <_printf_float+0x360>
 80053c2:	f04f 0b00 	mov.w	fp, #0
 80053c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053ca:	f104 021a 	add.w	r2, r4, #26
 80053ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053d0:	9306      	str	r3, [sp, #24]
 80053d2:	eba3 0309 	sub.w	r3, r3, r9
 80053d6:	455b      	cmp	r3, fp
 80053d8:	dc31      	bgt.n	800543e <_printf_float+0x36e>
 80053da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053dc:	459a      	cmp	sl, r3
 80053de:	dc3a      	bgt.n	8005456 <_printf_float+0x386>
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	07da      	lsls	r2, r3, #31
 80053e4:	d437      	bmi.n	8005456 <_printf_float+0x386>
 80053e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053e8:	ebaa 0903 	sub.w	r9, sl, r3
 80053ec:	9b06      	ldr	r3, [sp, #24]
 80053ee:	ebaa 0303 	sub.w	r3, sl, r3
 80053f2:	4599      	cmp	r9, r3
 80053f4:	bfa8      	it	ge
 80053f6:	4699      	movge	r9, r3
 80053f8:	f1b9 0f00 	cmp.w	r9, #0
 80053fc:	dc33      	bgt.n	8005466 <_printf_float+0x396>
 80053fe:	f04f 0800 	mov.w	r8, #0
 8005402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005406:	f104 0b1a 	add.w	fp, r4, #26
 800540a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800540c:	ebaa 0303 	sub.w	r3, sl, r3
 8005410:	eba3 0309 	sub.w	r3, r3, r9
 8005414:	4543      	cmp	r3, r8
 8005416:	f77f af79 	ble.w	800530c <_printf_float+0x23c>
 800541a:	2301      	movs	r3, #1
 800541c:	465a      	mov	r2, fp
 800541e:	4631      	mov	r1, r6
 8005420:	4628      	mov	r0, r5
 8005422:	47b8      	blx	r7
 8005424:	3001      	adds	r0, #1
 8005426:	f43f aeae 	beq.w	8005186 <_printf_float+0xb6>
 800542a:	f108 0801 	add.w	r8, r8, #1
 800542e:	e7ec      	b.n	800540a <_printf_float+0x33a>
 8005430:	4642      	mov	r2, r8
 8005432:	4631      	mov	r1, r6
 8005434:	4628      	mov	r0, r5
 8005436:	47b8      	blx	r7
 8005438:	3001      	adds	r0, #1
 800543a:	d1c2      	bne.n	80053c2 <_printf_float+0x2f2>
 800543c:	e6a3      	b.n	8005186 <_printf_float+0xb6>
 800543e:	2301      	movs	r3, #1
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	9206      	str	r2, [sp, #24]
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	f43f ae9c 	beq.w	8005186 <_printf_float+0xb6>
 800544e:	9a06      	ldr	r2, [sp, #24]
 8005450:	f10b 0b01 	add.w	fp, fp, #1
 8005454:	e7bb      	b.n	80053ce <_printf_float+0x2fe>
 8005456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800545a:	4631      	mov	r1, r6
 800545c:	4628      	mov	r0, r5
 800545e:	47b8      	blx	r7
 8005460:	3001      	adds	r0, #1
 8005462:	d1c0      	bne.n	80053e6 <_printf_float+0x316>
 8005464:	e68f      	b.n	8005186 <_printf_float+0xb6>
 8005466:	9a06      	ldr	r2, [sp, #24]
 8005468:	464b      	mov	r3, r9
 800546a:	4442      	add	r2, r8
 800546c:	4631      	mov	r1, r6
 800546e:	4628      	mov	r0, r5
 8005470:	47b8      	blx	r7
 8005472:	3001      	adds	r0, #1
 8005474:	d1c3      	bne.n	80053fe <_printf_float+0x32e>
 8005476:	e686      	b.n	8005186 <_printf_float+0xb6>
 8005478:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800547c:	f1ba 0f01 	cmp.w	sl, #1
 8005480:	dc01      	bgt.n	8005486 <_printf_float+0x3b6>
 8005482:	07db      	lsls	r3, r3, #31
 8005484:	d536      	bpl.n	80054f4 <_printf_float+0x424>
 8005486:	2301      	movs	r3, #1
 8005488:	4642      	mov	r2, r8
 800548a:	4631      	mov	r1, r6
 800548c:	4628      	mov	r0, r5
 800548e:	47b8      	blx	r7
 8005490:	3001      	adds	r0, #1
 8005492:	f43f ae78 	beq.w	8005186 <_printf_float+0xb6>
 8005496:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800549a:	4631      	mov	r1, r6
 800549c:	4628      	mov	r0, r5
 800549e:	47b8      	blx	r7
 80054a0:	3001      	adds	r0, #1
 80054a2:	f43f ae70 	beq.w	8005186 <_printf_float+0xb6>
 80054a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054aa:	2200      	movs	r2, #0
 80054ac:	2300      	movs	r3, #0
 80054ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054b2:	f7fb fb29 	bl	8000b08 <__aeabi_dcmpeq>
 80054b6:	b9c0      	cbnz	r0, 80054ea <_printf_float+0x41a>
 80054b8:	4653      	mov	r3, sl
 80054ba:	f108 0201 	add.w	r2, r8, #1
 80054be:	4631      	mov	r1, r6
 80054c0:	4628      	mov	r0, r5
 80054c2:	47b8      	blx	r7
 80054c4:	3001      	adds	r0, #1
 80054c6:	d10c      	bne.n	80054e2 <_printf_float+0x412>
 80054c8:	e65d      	b.n	8005186 <_printf_float+0xb6>
 80054ca:	2301      	movs	r3, #1
 80054cc:	465a      	mov	r2, fp
 80054ce:	4631      	mov	r1, r6
 80054d0:	4628      	mov	r0, r5
 80054d2:	47b8      	blx	r7
 80054d4:	3001      	adds	r0, #1
 80054d6:	f43f ae56 	beq.w	8005186 <_printf_float+0xb6>
 80054da:	f108 0801 	add.w	r8, r8, #1
 80054de:	45d0      	cmp	r8, sl
 80054e0:	dbf3      	blt.n	80054ca <_printf_float+0x3fa>
 80054e2:	464b      	mov	r3, r9
 80054e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80054e8:	e6df      	b.n	80052aa <_printf_float+0x1da>
 80054ea:	f04f 0800 	mov.w	r8, #0
 80054ee:	f104 0b1a 	add.w	fp, r4, #26
 80054f2:	e7f4      	b.n	80054de <_printf_float+0x40e>
 80054f4:	2301      	movs	r3, #1
 80054f6:	4642      	mov	r2, r8
 80054f8:	e7e1      	b.n	80054be <_printf_float+0x3ee>
 80054fa:	2301      	movs	r3, #1
 80054fc:	464a      	mov	r2, r9
 80054fe:	4631      	mov	r1, r6
 8005500:	4628      	mov	r0, r5
 8005502:	47b8      	blx	r7
 8005504:	3001      	adds	r0, #1
 8005506:	f43f ae3e 	beq.w	8005186 <_printf_float+0xb6>
 800550a:	f108 0801 	add.w	r8, r8, #1
 800550e:	68e3      	ldr	r3, [r4, #12]
 8005510:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005512:	1a5b      	subs	r3, r3, r1
 8005514:	4543      	cmp	r3, r8
 8005516:	dcf0      	bgt.n	80054fa <_printf_float+0x42a>
 8005518:	e6fc      	b.n	8005314 <_printf_float+0x244>
 800551a:	f04f 0800 	mov.w	r8, #0
 800551e:	f104 0919 	add.w	r9, r4, #25
 8005522:	e7f4      	b.n	800550e <_printf_float+0x43e>

08005524 <_printf_common>:
 8005524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005528:	4616      	mov	r6, r2
 800552a:	4698      	mov	r8, r3
 800552c:	688a      	ldr	r2, [r1, #8]
 800552e:	690b      	ldr	r3, [r1, #16]
 8005530:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005534:	4293      	cmp	r3, r2
 8005536:	bfb8      	it	lt
 8005538:	4613      	movlt	r3, r2
 800553a:	6033      	str	r3, [r6, #0]
 800553c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005540:	4607      	mov	r7, r0
 8005542:	460c      	mov	r4, r1
 8005544:	b10a      	cbz	r2, 800554a <_printf_common+0x26>
 8005546:	3301      	adds	r3, #1
 8005548:	6033      	str	r3, [r6, #0]
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	0699      	lsls	r1, r3, #26
 800554e:	bf42      	ittt	mi
 8005550:	6833      	ldrmi	r3, [r6, #0]
 8005552:	3302      	addmi	r3, #2
 8005554:	6033      	strmi	r3, [r6, #0]
 8005556:	6825      	ldr	r5, [r4, #0]
 8005558:	f015 0506 	ands.w	r5, r5, #6
 800555c:	d106      	bne.n	800556c <_printf_common+0x48>
 800555e:	f104 0a19 	add.w	sl, r4, #25
 8005562:	68e3      	ldr	r3, [r4, #12]
 8005564:	6832      	ldr	r2, [r6, #0]
 8005566:	1a9b      	subs	r3, r3, r2
 8005568:	42ab      	cmp	r3, r5
 800556a:	dc26      	bgt.n	80055ba <_printf_common+0x96>
 800556c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005570:	6822      	ldr	r2, [r4, #0]
 8005572:	3b00      	subs	r3, #0
 8005574:	bf18      	it	ne
 8005576:	2301      	movne	r3, #1
 8005578:	0692      	lsls	r2, r2, #26
 800557a:	d42b      	bmi.n	80055d4 <_printf_common+0xb0>
 800557c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005580:	4641      	mov	r1, r8
 8005582:	4638      	mov	r0, r7
 8005584:	47c8      	blx	r9
 8005586:	3001      	adds	r0, #1
 8005588:	d01e      	beq.n	80055c8 <_printf_common+0xa4>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	6922      	ldr	r2, [r4, #16]
 800558e:	f003 0306 	and.w	r3, r3, #6
 8005592:	2b04      	cmp	r3, #4
 8005594:	bf02      	ittt	eq
 8005596:	68e5      	ldreq	r5, [r4, #12]
 8005598:	6833      	ldreq	r3, [r6, #0]
 800559a:	1aed      	subeq	r5, r5, r3
 800559c:	68a3      	ldr	r3, [r4, #8]
 800559e:	bf0c      	ite	eq
 80055a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055a4:	2500      	movne	r5, #0
 80055a6:	4293      	cmp	r3, r2
 80055a8:	bfc4      	itt	gt
 80055aa:	1a9b      	subgt	r3, r3, r2
 80055ac:	18ed      	addgt	r5, r5, r3
 80055ae:	2600      	movs	r6, #0
 80055b0:	341a      	adds	r4, #26
 80055b2:	42b5      	cmp	r5, r6
 80055b4:	d11a      	bne.n	80055ec <_printf_common+0xc8>
 80055b6:	2000      	movs	r0, #0
 80055b8:	e008      	b.n	80055cc <_printf_common+0xa8>
 80055ba:	2301      	movs	r3, #1
 80055bc:	4652      	mov	r2, sl
 80055be:	4641      	mov	r1, r8
 80055c0:	4638      	mov	r0, r7
 80055c2:	47c8      	blx	r9
 80055c4:	3001      	adds	r0, #1
 80055c6:	d103      	bne.n	80055d0 <_printf_common+0xac>
 80055c8:	f04f 30ff 	mov.w	r0, #4294967295
 80055cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055d0:	3501      	adds	r5, #1
 80055d2:	e7c6      	b.n	8005562 <_printf_common+0x3e>
 80055d4:	18e1      	adds	r1, r4, r3
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	2030      	movs	r0, #48	@ 0x30
 80055da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055de:	4422      	add	r2, r4
 80055e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055e8:	3302      	adds	r3, #2
 80055ea:	e7c7      	b.n	800557c <_printf_common+0x58>
 80055ec:	2301      	movs	r3, #1
 80055ee:	4622      	mov	r2, r4
 80055f0:	4641      	mov	r1, r8
 80055f2:	4638      	mov	r0, r7
 80055f4:	47c8      	blx	r9
 80055f6:	3001      	adds	r0, #1
 80055f8:	d0e6      	beq.n	80055c8 <_printf_common+0xa4>
 80055fa:	3601      	adds	r6, #1
 80055fc:	e7d9      	b.n	80055b2 <_printf_common+0x8e>
	...

08005600 <_printf_i>:
 8005600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005604:	7e0f      	ldrb	r7, [r1, #24]
 8005606:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005608:	2f78      	cmp	r7, #120	@ 0x78
 800560a:	4691      	mov	r9, r2
 800560c:	4680      	mov	r8, r0
 800560e:	460c      	mov	r4, r1
 8005610:	469a      	mov	sl, r3
 8005612:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005616:	d807      	bhi.n	8005628 <_printf_i+0x28>
 8005618:	2f62      	cmp	r7, #98	@ 0x62
 800561a:	d80a      	bhi.n	8005632 <_printf_i+0x32>
 800561c:	2f00      	cmp	r7, #0
 800561e:	f000 80d1 	beq.w	80057c4 <_printf_i+0x1c4>
 8005622:	2f58      	cmp	r7, #88	@ 0x58
 8005624:	f000 80b8 	beq.w	8005798 <_printf_i+0x198>
 8005628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800562c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005630:	e03a      	b.n	80056a8 <_printf_i+0xa8>
 8005632:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005636:	2b15      	cmp	r3, #21
 8005638:	d8f6      	bhi.n	8005628 <_printf_i+0x28>
 800563a:	a101      	add	r1, pc, #4	@ (adr r1, 8005640 <_printf_i+0x40>)
 800563c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005640:	08005699 	.word	0x08005699
 8005644:	080056ad 	.word	0x080056ad
 8005648:	08005629 	.word	0x08005629
 800564c:	08005629 	.word	0x08005629
 8005650:	08005629 	.word	0x08005629
 8005654:	08005629 	.word	0x08005629
 8005658:	080056ad 	.word	0x080056ad
 800565c:	08005629 	.word	0x08005629
 8005660:	08005629 	.word	0x08005629
 8005664:	08005629 	.word	0x08005629
 8005668:	08005629 	.word	0x08005629
 800566c:	080057ab 	.word	0x080057ab
 8005670:	080056d7 	.word	0x080056d7
 8005674:	08005765 	.word	0x08005765
 8005678:	08005629 	.word	0x08005629
 800567c:	08005629 	.word	0x08005629
 8005680:	080057cd 	.word	0x080057cd
 8005684:	08005629 	.word	0x08005629
 8005688:	080056d7 	.word	0x080056d7
 800568c:	08005629 	.word	0x08005629
 8005690:	08005629 	.word	0x08005629
 8005694:	0800576d 	.word	0x0800576d
 8005698:	6833      	ldr	r3, [r6, #0]
 800569a:	1d1a      	adds	r2, r3, #4
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	6032      	str	r2, [r6, #0]
 80056a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056a8:	2301      	movs	r3, #1
 80056aa:	e09c      	b.n	80057e6 <_printf_i+0x1e6>
 80056ac:	6833      	ldr	r3, [r6, #0]
 80056ae:	6820      	ldr	r0, [r4, #0]
 80056b0:	1d19      	adds	r1, r3, #4
 80056b2:	6031      	str	r1, [r6, #0]
 80056b4:	0606      	lsls	r6, r0, #24
 80056b6:	d501      	bpl.n	80056bc <_printf_i+0xbc>
 80056b8:	681d      	ldr	r5, [r3, #0]
 80056ba:	e003      	b.n	80056c4 <_printf_i+0xc4>
 80056bc:	0645      	lsls	r5, r0, #25
 80056be:	d5fb      	bpl.n	80056b8 <_printf_i+0xb8>
 80056c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056c4:	2d00      	cmp	r5, #0
 80056c6:	da03      	bge.n	80056d0 <_printf_i+0xd0>
 80056c8:	232d      	movs	r3, #45	@ 0x2d
 80056ca:	426d      	negs	r5, r5
 80056cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056d0:	4858      	ldr	r0, [pc, #352]	@ (8005834 <_printf_i+0x234>)
 80056d2:	230a      	movs	r3, #10
 80056d4:	e011      	b.n	80056fa <_printf_i+0xfa>
 80056d6:	6821      	ldr	r1, [r4, #0]
 80056d8:	6833      	ldr	r3, [r6, #0]
 80056da:	0608      	lsls	r0, r1, #24
 80056dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80056e0:	d402      	bmi.n	80056e8 <_printf_i+0xe8>
 80056e2:	0649      	lsls	r1, r1, #25
 80056e4:	bf48      	it	mi
 80056e6:	b2ad      	uxthmi	r5, r5
 80056e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80056ea:	4852      	ldr	r0, [pc, #328]	@ (8005834 <_printf_i+0x234>)
 80056ec:	6033      	str	r3, [r6, #0]
 80056ee:	bf14      	ite	ne
 80056f0:	230a      	movne	r3, #10
 80056f2:	2308      	moveq	r3, #8
 80056f4:	2100      	movs	r1, #0
 80056f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056fa:	6866      	ldr	r6, [r4, #4]
 80056fc:	60a6      	str	r6, [r4, #8]
 80056fe:	2e00      	cmp	r6, #0
 8005700:	db05      	blt.n	800570e <_printf_i+0x10e>
 8005702:	6821      	ldr	r1, [r4, #0]
 8005704:	432e      	orrs	r6, r5
 8005706:	f021 0104 	bic.w	r1, r1, #4
 800570a:	6021      	str	r1, [r4, #0]
 800570c:	d04b      	beq.n	80057a6 <_printf_i+0x1a6>
 800570e:	4616      	mov	r6, r2
 8005710:	fbb5 f1f3 	udiv	r1, r5, r3
 8005714:	fb03 5711 	mls	r7, r3, r1, r5
 8005718:	5dc7      	ldrb	r7, [r0, r7]
 800571a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800571e:	462f      	mov	r7, r5
 8005720:	42bb      	cmp	r3, r7
 8005722:	460d      	mov	r5, r1
 8005724:	d9f4      	bls.n	8005710 <_printf_i+0x110>
 8005726:	2b08      	cmp	r3, #8
 8005728:	d10b      	bne.n	8005742 <_printf_i+0x142>
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	07df      	lsls	r7, r3, #31
 800572e:	d508      	bpl.n	8005742 <_printf_i+0x142>
 8005730:	6923      	ldr	r3, [r4, #16]
 8005732:	6861      	ldr	r1, [r4, #4]
 8005734:	4299      	cmp	r1, r3
 8005736:	bfde      	ittt	le
 8005738:	2330      	movle	r3, #48	@ 0x30
 800573a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800573e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005742:	1b92      	subs	r2, r2, r6
 8005744:	6122      	str	r2, [r4, #16]
 8005746:	f8cd a000 	str.w	sl, [sp]
 800574a:	464b      	mov	r3, r9
 800574c:	aa03      	add	r2, sp, #12
 800574e:	4621      	mov	r1, r4
 8005750:	4640      	mov	r0, r8
 8005752:	f7ff fee7 	bl	8005524 <_printf_common>
 8005756:	3001      	adds	r0, #1
 8005758:	d14a      	bne.n	80057f0 <_printf_i+0x1f0>
 800575a:	f04f 30ff 	mov.w	r0, #4294967295
 800575e:	b004      	add	sp, #16
 8005760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005764:	6823      	ldr	r3, [r4, #0]
 8005766:	f043 0320 	orr.w	r3, r3, #32
 800576a:	6023      	str	r3, [r4, #0]
 800576c:	4832      	ldr	r0, [pc, #200]	@ (8005838 <_printf_i+0x238>)
 800576e:	2778      	movs	r7, #120	@ 0x78
 8005770:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	6831      	ldr	r1, [r6, #0]
 8005778:	061f      	lsls	r7, r3, #24
 800577a:	f851 5b04 	ldr.w	r5, [r1], #4
 800577e:	d402      	bmi.n	8005786 <_printf_i+0x186>
 8005780:	065f      	lsls	r7, r3, #25
 8005782:	bf48      	it	mi
 8005784:	b2ad      	uxthmi	r5, r5
 8005786:	6031      	str	r1, [r6, #0]
 8005788:	07d9      	lsls	r1, r3, #31
 800578a:	bf44      	itt	mi
 800578c:	f043 0320 	orrmi.w	r3, r3, #32
 8005790:	6023      	strmi	r3, [r4, #0]
 8005792:	b11d      	cbz	r5, 800579c <_printf_i+0x19c>
 8005794:	2310      	movs	r3, #16
 8005796:	e7ad      	b.n	80056f4 <_printf_i+0xf4>
 8005798:	4826      	ldr	r0, [pc, #152]	@ (8005834 <_printf_i+0x234>)
 800579a:	e7e9      	b.n	8005770 <_printf_i+0x170>
 800579c:	6823      	ldr	r3, [r4, #0]
 800579e:	f023 0320 	bic.w	r3, r3, #32
 80057a2:	6023      	str	r3, [r4, #0]
 80057a4:	e7f6      	b.n	8005794 <_printf_i+0x194>
 80057a6:	4616      	mov	r6, r2
 80057a8:	e7bd      	b.n	8005726 <_printf_i+0x126>
 80057aa:	6833      	ldr	r3, [r6, #0]
 80057ac:	6825      	ldr	r5, [r4, #0]
 80057ae:	6961      	ldr	r1, [r4, #20]
 80057b0:	1d18      	adds	r0, r3, #4
 80057b2:	6030      	str	r0, [r6, #0]
 80057b4:	062e      	lsls	r6, r5, #24
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	d501      	bpl.n	80057be <_printf_i+0x1be>
 80057ba:	6019      	str	r1, [r3, #0]
 80057bc:	e002      	b.n	80057c4 <_printf_i+0x1c4>
 80057be:	0668      	lsls	r0, r5, #25
 80057c0:	d5fb      	bpl.n	80057ba <_printf_i+0x1ba>
 80057c2:	8019      	strh	r1, [r3, #0]
 80057c4:	2300      	movs	r3, #0
 80057c6:	6123      	str	r3, [r4, #16]
 80057c8:	4616      	mov	r6, r2
 80057ca:	e7bc      	b.n	8005746 <_printf_i+0x146>
 80057cc:	6833      	ldr	r3, [r6, #0]
 80057ce:	1d1a      	adds	r2, r3, #4
 80057d0:	6032      	str	r2, [r6, #0]
 80057d2:	681e      	ldr	r6, [r3, #0]
 80057d4:	6862      	ldr	r2, [r4, #4]
 80057d6:	2100      	movs	r1, #0
 80057d8:	4630      	mov	r0, r6
 80057da:	f7fa fd19 	bl	8000210 <memchr>
 80057de:	b108      	cbz	r0, 80057e4 <_printf_i+0x1e4>
 80057e0:	1b80      	subs	r0, r0, r6
 80057e2:	6060      	str	r0, [r4, #4]
 80057e4:	6863      	ldr	r3, [r4, #4]
 80057e6:	6123      	str	r3, [r4, #16]
 80057e8:	2300      	movs	r3, #0
 80057ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ee:	e7aa      	b.n	8005746 <_printf_i+0x146>
 80057f0:	6923      	ldr	r3, [r4, #16]
 80057f2:	4632      	mov	r2, r6
 80057f4:	4649      	mov	r1, r9
 80057f6:	4640      	mov	r0, r8
 80057f8:	47d0      	blx	sl
 80057fa:	3001      	adds	r0, #1
 80057fc:	d0ad      	beq.n	800575a <_printf_i+0x15a>
 80057fe:	6823      	ldr	r3, [r4, #0]
 8005800:	079b      	lsls	r3, r3, #30
 8005802:	d413      	bmi.n	800582c <_printf_i+0x22c>
 8005804:	68e0      	ldr	r0, [r4, #12]
 8005806:	9b03      	ldr	r3, [sp, #12]
 8005808:	4298      	cmp	r0, r3
 800580a:	bfb8      	it	lt
 800580c:	4618      	movlt	r0, r3
 800580e:	e7a6      	b.n	800575e <_printf_i+0x15e>
 8005810:	2301      	movs	r3, #1
 8005812:	4632      	mov	r2, r6
 8005814:	4649      	mov	r1, r9
 8005816:	4640      	mov	r0, r8
 8005818:	47d0      	blx	sl
 800581a:	3001      	adds	r0, #1
 800581c:	d09d      	beq.n	800575a <_printf_i+0x15a>
 800581e:	3501      	adds	r5, #1
 8005820:	68e3      	ldr	r3, [r4, #12]
 8005822:	9903      	ldr	r1, [sp, #12]
 8005824:	1a5b      	subs	r3, r3, r1
 8005826:	42ab      	cmp	r3, r5
 8005828:	dcf2      	bgt.n	8005810 <_printf_i+0x210>
 800582a:	e7eb      	b.n	8005804 <_printf_i+0x204>
 800582c:	2500      	movs	r5, #0
 800582e:	f104 0619 	add.w	r6, r4, #25
 8005832:	e7f5      	b.n	8005820 <_printf_i+0x220>
 8005834:	08009e96 	.word	0x08009e96
 8005838:	08009ea7 	.word	0x08009ea7

0800583c <std>:
 800583c:	2300      	movs	r3, #0
 800583e:	b510      	push	{r4, lr}
 8005840:	4604      	mov	r4, r0
 8005842:	e9c0 3300 	strd	r3, r3, [r0]
 8005846:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800584a:	6083      	str	r3, [r0, #8]
 800584c:	8181      	strh	r1, [r0, #12]
 800584e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005850:	81c2      	strh	r2, [r0, #14]
 8005852:	6183      	str	r3, [r0, #24]
 8005854:	4619      	mov	r1, r3
 8005856:	2208      	movs	r2, #8
 8005858:	305c      	adds	r0, #92	@ 0x5c
 800585a:	f000 fa57 	bl	8005d0c <memset>
 800585e:	4b0d      	ldr	r3, [pc, #52]	@ (8005894 <std+0x58>)
 8005860:	6263      	str	r3, [r4, #36]	@ 0x24
 8005862:	4b0d      	ldr	r3, [pc, #52]	@ (8005898 <std+0x5c>)
 8005864:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005866:	4b0d      	ldr	r3, [pc, #52]	@ (800589c <std+0x60>)
 8005868:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800586a:	4b0d      	ldr	r3, [pc, #52]	@ (80058a0 <std+0x64>)
 800586c:	6323      	str	r3, [r4, #48]	@ 0x30
 800586e:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <std+0x68>)
 8005870:	6224      	str	r4, [r4, #32]
 8005872:	429c      	cmp	r4, r3
 8005874:	d006      	beq.n	8005884 <std+0x48>
 8005876:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800587a:	4294      	cmp	r4, r2
 800587c:	d002      	beq.n	8005884 <std+0x48>
 800587e:	33d0      	adds	r3, #208	@ 0xd0
 8005880:	429c      	cmp	r4, r3
 8005882:	d105      	bne.n	8005890 <std+0x54>
 8005884:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800588c:	f000 baba 	b.w	8005e04 <__retarget_lock_init_recursive>
 8005890:	bd10      	pop	{r4, pc}
 8005892:	bf00      	nop
 8005894:	08005b5d 	.word	0x08005b5d
 8005898:	08005b7f 	.word	0x08005b7f
 800589c:	08005bb7 	.word	0x08005bb7
 80058a0:	08005bdb 	.word	0x08005bdb
 80058a4:	2000034c 	.word	0x2000034c

080058a8 <stdio_exit_handler>:
 80058a8:	4a02      	ldr	r2, [pc, #8]	@ (80058b4 <stdio_exit_handler+0xc>)
 80058aa:	4903      	ldr	r1, [pc, #12]	@ (80058b8 <stdio_exit_handler+0x10>)
 80058ac:	4803      	ldr	r0, [pc, #12]	@ (80058bc <stdio_exit_handler+0x14>)
 80058ae:	f000 b869 	b.w	8005984 <_fwalk_sglue>
 80058b2:	bf00      	nop
 80058b4:	2000000c 	.word	0x2000000c
 80058b8:	08007741 	.word	0x08007741
 80058bc:	2000001c 	.word	0x2000001c

080058c0 <cleanup_stdio>:
 80058c0:	6841      	ldr	r1, [r0, #4]
 80058c2:	4b0c      	ldr	r3, [pc, #48]	@ (80058f4 <cleanup_stdio+0x34>)
 80058c4:	4299      	cmp	r1, r3
 80058c6:	b510      	push	{r4, lr}
 80058c8:	4604      	mov	r4, r0
 80058ca:	d001      	beq.n	80058d0 <cleanup_stdio+0x10>
 80058cc:	f001 ff38 	bl	8007740 <_fflush_r>
 80058d0:	68a1      	ldr	r1, [r4, #8]
 80058d2:	4b09      	ldr	r3, [pc, #36]	@ (80058f8 <cleanup_stdio+0x38>)
 80058d4:	4299      	cmp	r1, r3
 80058d6:	d002      	beq.n	80058de <cleanup_stdio+0x1e>
 80058d8:	4620      	mov	r0, r4
 80058da:	f001 ff31 	bl	8007740 <_fflush_r>
 80058de:	68e1      	ldr	r1, [r4, #12]
 80058e0:	4b06      	ldr	r3, [pc, #24]	@ (80058fc <cleanup_stdio+0x3c>)
 80058e2:	4299      	cmp	r1, r3
 80058e4:	d004      	beq.n	80058f0 <cleanup_stdio+0x30>
 80058e6:	4620      	mov	r0, r4
 80058e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ec:	f001 bf28 	b.w	8007740 <_fflush_r>
 80058f0:	bd10      	pop	{r4, pc}
 80058f2:	bf00      	nop
 80058f4:	2000034c 	.word	0x2000034c
 80058f8:	200003b4 	.word	0x200003b4
 80058fc:	2000041c 	.word	0x2000041c

08005900 <global_stdio_init.part.0>:
 8005900:	b510      	push	{r4, lr}
 8005902:	4b0b      	ldr	r3, [pc, #44]	@ (8005930 <global_stdio_init.part.0+0x30>)
 8005904:	4c0b      	ldr	r4, [pc, #44]	@ (8005934 <global_stdio_init.part.0+0x34>)
 8005906:	4a0c      	ldr	r2, [pc, #48]	@ (8005938 <global_stdio_init.part.0+0x38>)
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	4620      	mov	r0, r4
 800590c:	2200      	movs	r2, #0
 800590e:	2104      	movs	r1, #4
 8005910:	f7ff ff94 	bl	800583c <std>
 8005914:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005918:	2201      	movs	r2, #1
 800591a:	2109      	movs	r1, #9
 800591c:	f7ff ff8e 	bl	800583c <std>
 8005920:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005924:	2202      	movs	r2, #2
 8005926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800592a:	2112      	movs	r1, #18
 800592c:	f7ff bf86 	b.w	800583c <std>
 8005930:	20000484 	.word	0x20000484
 8005934:	2000034c 	.word	0x2000034c
 8005938:	080058a9 	.word	0x080058a9

0800593c <__sfp_lock_acquire>:
 800593c:	4801      	ldr	r0, [pc, #4]	@ (8005944 <__sfp_lock_acquire+0x8>)
 800593e:	f000 ba62 	b.w	8005e06 <__retarget_lock_acquire_recursive>
 8005942:	bf00      	nop
 8005944:	2000048d 	.word	0x2000048d

08005948 <__sfp_lock_release>:
 8005948:	4801      	ldr	r0, [pc, #4]	@ (8005950 <__sfp_lock_release+0x8>)
 800594a:	f000 ba5d 	b.w	8005e08 <__retarget_lock_release_recursive>
 800594e:	bf00      	nop
 8005950:	2000048d 	.word	0x2000048d

08005954 <__sinit>:
 8005954:	b510      	push	{r4, lr}
 8005956:	4604      	mov	r4, r0
 8005958:	f7ff fff0 	bl	800593c <__sfp_lock_acquire>
 800595c:	6a23      	ldr	r3, [r4, #32]
 800595e:	b11b      	cbz	r3, 8005968 <__sinit+0x14>
 8005960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005964:	f7ff bff0 	b.w	8005948 <__sfp_lock_release>
 8005968:	4b04      	ldr	r3, [pc, #16]	@ (800597c <__sinit+0x28>)
 800596a:	6223      	str	r3, [r4, #32]
 800596c:	4b04      	ldr	r3, [pc, #16]	@ (8005980 <__sinit+0x2c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1f5      	bne.n	8005960 <__sinit+0xc>
 8005974:	f7ff ffc4 	bl	8005900 <global_stdio_init.part.0>
 8005978:	e7f2      	b.n	8005960 <__sinit+0xc>
 800597a:	bf00      	nop
 800597c:	080058c1 	.word	0x080058c1
 8005980:	20000484 	.word	0x20000484

08005984 <_fwalk_sglue>:
 8005984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005988:	4607      	mov	r7, r0
 800598a:	4688      	mov	r8, r1
 800598c:	4614      	mov	r4, r2
 800598e:	2600      	movs	r6, #0
 8005990:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005994:	f1b9 0901 	subs.w	r9, r9, #1
 8005998:	d505      	bpl.n	80059a6 <_fwalk_sglue+0x22>
 800599a:	6824      	ldr	r4, [r4, #0]
 800599c:	2c00      	cmp	r4, #0
 800599e:	d1f7      	bne.n	8005990 <_fwalk_sglue+0xc>
 80059a0:	4630      	mov	r0, r6
 80059a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059a6:	89ab      	ldrh	r3, [r5, #12]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d907      	bls.n	80059bc <_fwalk_sglue+0x38>
 80059ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059b0:	3301      	adds	r3, #1
 80059b2:	d003      	beq.n	80059bc <_fwalk_sglue+0x38>
 80059b4:	4629      	mov	r1, r5
 80059b6:	4638      	mov	r0, r7
 80059b8:	47c0      	blx	r8
 80059ba:	4306      	orrs	r6, r0
 80059bc:	3568      	adds	r5, #104	@ 0x68
 80059be:	e7e9      	b.n	8005994 <_fwalk_sglue+0x10>

080059c0 <iprintf>:
 80059c0:	b40f      	push	{r0, r1, r2, r3}
 80059c2:	b507      	push	{r0, r1, r2, lr}
 80059c4:	4906      	ldr	r1, [pc, #24]	@ (80059e0 <iprintf+0x20>)
 80059c6:	ab04      	add	r3, sp, #16
 80059c8:	6808      	ldr	r0, [r1, #0]
 80059ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ce:	6881      	ldr	r1, [r0, #8]
 80059d0:	9301      	str	r3, [sp, #4]
 80059d2:	f001 fd19 	bl	8007408 <_vfiprintf_r>
 80059d6:	b003      	add	sp, #12
 80059d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80059dc:	b004      	add	sp, #16
 80059de:	4770      	bx	lr
 80059e0:	20000018 	.word	0x20000018

080059e4 <setbuf>:
 80059e4:	fab1 f281 	clz	r2, r1
 80059e8:	0952      	lsrs	r2, r2, #5
 80059ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059ee:	0052      	lsls	r2, r2, #1
 80059f0:	f000 b800 	b.w	80059f4 <setvbuf>

080059f4 <setvbuf>:
 80059f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80059f8:	461d      	mov	r5, r3
 80059fa:	4b57      	ldr	r3, [pc, #348]	@ (8005b58 <setvbuf+0x164>)
 80059fc:	681f      	ldr	r7, [r3, #0]
 80059fe:	4604      	mov	r4, r0
 8005a00:	460e      	mov	r6, r1
 8005a02:	4690      	mov	r8, r2
 8005a04:	b127      	cbz	r7, 8005a10 <setvbuf+0x1c>
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	b913      	cbnz	r3, 8005a10 <setvbuf+0x1c>
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	f7ff ffa2 	bl	8005954 <__sinit>
 8005a10:	f1b8 0f02 	cmp.w	r8, #2
 8005a14:	d006      	beq.n	8005a24 <setvbuf+0x30>
 8005a16:	f1b8 0f01 	cmp.w	r8, #1
 8005a1a:	f200 809a 	bhi.w	8005b52 <setvbuf+0x15e>
 8005a1e:	2d00      	cmp	r5, #0
 8005a20:	f2c0 8097 	blt.w	8005b52 <setvbuf+0x15e>
 8005a24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a26:	07d9      	lsls	r1, r3, #31
 8005a28:	d405      	bmi.n	8005a36 <setvbuf+0x42>
 8005a2a:	89a3      	ldrh	r3, [r4, #12]
 8005a2c:	059a      	lsls	r2, r3, #22
 8005a2e:	d402      	bmi.n	8005a36 <setvbuf+0x42>
 8005a30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a32:	f000 f9e8 	bl	8005e06 <__retarget_lock_acquire_recursive>
 8005a36:	4621      	mov	r1, r4
 8005a38:	4638      	mov	r0, r7
 8005a3a:	f001 fe81 	bl	8007740 <_fflush_r>
 8005a3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a40:	b141      	cbz	r1, 8005a54 <setvbuf+0x60>
 8005a42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a46:	4299      	cmp	r1, r3
 8005a48:	d002      	beq.n	8005a50 <setvbuf+0x5c>
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	f001 f838 	bl	8006ac0 <_free_r>
 8005a50:	2300      	movs	r3, #0
 8005a52:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a54:	2300      	movs	r3, #0
 8005a56:	61a3      	str	r3, [r4, #24]
 8005a58:	6063      	str	r3, [r4, #4]
 8005a5a:	89a3      	ldrh	r3, [r4, #12]
 8005a5c:	061b      	lsls	r3, r3, #24
 8005a5e:	d503      	bpl.n	8005a68 <setvbuf+0x74>
 8005a60:	6921      	ldr	r1, [r4, #16]
 8005a62:	4638      	mov	r0, r7
 8005a64:	f001 f82c 	bl	8006ac0 <_free_r>
 8005a68:	89a3      	ldrh	r3, [r4, #12]
 8005a6a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005a6e:	f023 0303 	bic.w	r3, r3, #3
 8005a72:	f1b8 0f02 	cmp.w	r8, #2
 8005a76:	81a3      	strh	r3, [r4, #12]
 8005a78:	d061      	beq.n	8005b3e <setvbuf+0x14a>
 8005a7a:	ab01      	add	r3, sp, #4
 8005a7c:	466a      	mov	r2, sp
 8005a7e:	4621      	mov	r1, r4
 8005a80:	4638      	mov	r0, r7
 8005a82:	f001 fe85 	bl	8007790 <__swhatbuf_r>
 8005a86:	89a3      	ldrh	r3, [r4, #12]
 8005a88:	4318      	orrs	r0, r3
 8005a8a:	81a0      	strh	r0, [r4, #12]
 8005a8c:	bb2d      	cbnz	r5, 8005ada <setvbuf+0xe6>
 8005a8e:	9d00      	ldr	r5, [sp, #0]
 8005a90:	4628      	mov	r0, r5
 8005a92:	f001 f85f 	bl	8006b54 <malloc>
 8005a96:	4606      	mov	r6, r0
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d152      	bne.n	8005b42 <setvbuf+0x14e>
 8005a9c:	f8dd 9000 	ldr.w	r9, [sp]
 8005aa0:	45a9      	cmp	r9, r5
 8005aa2:	d140      	bne.n	8005b26 <setvbuf+0x132>
 8005aa4:	f04f 35ff 	mov.w	r5, #4294967295
 8005aa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aac:	f043 0202 	orr.w	r2, r3, #2
 8005ab0:	81a2      	strh	r2, [r4, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	60a2      	str	r2, [r4, #8]
 8005ab6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005aba:	6022      	str	r2, [r4, #0]
 8005abc:	6122      	str	r2, [r4, #16]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	6162      	str	r2, [r4, #20]
 8005ac2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ac4:	07d6      	lsls	r6, r2, #31
 8005ac6:	d404      	bmi.n	8005ad2 <setvbuf+0xde>
 8005ac8:	0598      	lsls	r0, r3, #22
 8005aca:	d402      	bmi.n	8005ad2 <setvbuf+0xde>
 8005acc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ace:	f000 f99b 	bl	8005e08 <__retarget_lock_release_recursive>
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	b003      	add	sp, #12
 8005ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ada:	2e00      	cmp	r6, #0
 8005adc:	d0d8      	beq.n	8005a90 <setvbuf+0x9c>
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	b913      	cbnz	r3, 8005ae8 <setvbuf+0xf4>
 8005ae2:	4638      	mov	r0, r7
 8005ae4:	f7ff ff36 	bl	8005954 <__sinit>
 8005ae8:	f1b8 0f01 	cmp.w	r8, #1
 8005aec:	bf08      	it	eq
 8005aee:	89a3      	ldrheq	r3, [r4, #12]
 8005af0:	6026      	str	r6, [r4, #0]
 8005af2:	bf04      	itt	eq
 8005af4:	f043 0301 	orreq.w	r3, r3, #1
 8005af8:	81a3      	strheq	r3, [r4, #12]
 8005afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005afe:	f013 0208 	ands.w	r2, r3, #8
 8005b02:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005b06:	d01e      	beq.n	8005b46 <setvbuf+0x152>
 8005b08:	07d9      	lsls	r1, r3, #31
 8005b0a:	bf41      	itttt	mi
 8005b0c:	2200      	movmi	r2, #0
 8005b0e:	426d      	negmi	r5, r5
 8005b10:	60a2      	strmi	r2, [r4, #8]
 8005b12:	61a5      	strmi	r5, [r4, #24]
 8005b14:	bf58      	it	pl
 8005b16:	60a5      	strpl	r5, [r4, #8]
 8005b18:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b1a:	07d2      	lsls	r2, r2, #31
 8005b1c:	d401      	bmi.n	8005b22 <setvbuf+0x12e>
 8005b1e:	059b      	lsls	r3, r3, #22
 8005b20:	d513      	bpl.n	8005b4a <setvbuf+0x156>
 8005b22:	2500      	movs	r5, #0
 8005b24:	e7d5      	b.n	8005ad2 <setvbuf+0xde>
 8005b26:	4648      	mov	r0, r9
 8005b28:	f001 f814 	bl	8006b54 <malloc>
 8005b2c:	4606      	mov	r6, r0
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	d0b8      	beq.n	8005aa4 <setvbuf+0xb0>
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b38:	81a3      	strh	r3, [r4, #12]
 8005b3a:	464d      	mov	r5, r9
 8005b3c:	e7cf      	b.n	8005ade <setvbuf+0xea>
 8005b3e:	2500      	movs	r5, #0
 8005b40:	e7b2      	b.n	8005aa8 <setvbuf+0xb4>
 8005b42:	46a9      	mov	r9, r5
 8005b44:	e7f5      	b.n	8005b32 <setvbuf+0x13e>
 8005b46:	60a2      	str	r2, [r4, #8]
 8005b48:	e7e6      	b.n	8005b18 <setvbuf+0x124>
 8005b4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b4c:	f000 f95c 	bl	8005e08 <__retarget_lock_release_recursive>
 8005b50:	e7e7      	b.n	8005b22 <setvbuf+0x12e>
 8005b52:	f04f 35ff 	mov.w	r5, #4294967295
 8005b56:	e7bc      	b.n	8005ad2 <setvbuf+0xde>
 8005b58:	20000018 	.word	0x20000018

08005b5c <__sread>:
 8005b5c:	b510      	push	{r4, lr}
 8005b5e:	460c      	mov	r4, r1
 8005b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b64:	f000 f900 	bl	8005d68 <_read_r>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	bfab      	itete	ge
 8005b6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005b70:	181b      	addge	r3, r3, r0
 8005b72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b76:	bfac      	ite	ge
 8005b78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b7a:	81a3      	strhlt	r3, [r4, #12]
 8005b7c:	bd10      	pop	{r4, pc}

08005b7e <__swrite>:
 8005b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b82:	461f      	mov	r7, r3
 8005b84:	898b      	ldrh	r3, [r1, #12]
 8005b86:	05db      	lsls	r3, r3, #23
 8005b88:	4605      	mov	r5, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	4616      	mov	r6, r2
 8005b8e:	d505      	bpl.n	8005b9c <__swrite+0x1e>
 8005b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b94:	2302      	movs	r3, #2
 8005b96:	2200      	movs	r2, #0
 8005b98:	f000 f8d4 	bl	8005d44 <_lseek_r>
 8005b9c:	89a3      	ldrh	r3, [r4, #12]
 8005b9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ba2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ba6:	81a3      	strh	r3, [r4, #12]
 8005ba8:	4632      	mov	r2, r6
 8005baa:	463b      	mov	r3, r7
 8005bac:	4628      	mov	r0, r5
 8005bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb2:	f000 b8eb 	b.w	8005d8c <_write_r>

08005bb6 <__sseek>:
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	460c      	mov	r4, r1
 8005bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bbe:	f000 f8c1 	bl	8005d44 <_lseek_r>
 8005bc2:	1c43      	adds	r3, r0, #1
 8005bc4:	89a3      	ldrh	r3, [r4, #12]
 8005bc6:	bf15      	itete	ne
 8005bc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bd2:	81a3      	strheq	r3, [r4, #12]
 8005bd4:	bf18      	it	ne
 8005bd6:	81a3      	strhne	r3, [r4, #12]
 8005bd8:	bd10      	pop	{r4, pc}

08005bda <__sclose>:
 8005bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bde:	f000 b8a1 	b.w	8005d24 <_close_r>

08005be2 <__swbuf_r>:
 8005be2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005be4:	460e      	mov	r6, r1
 8005be6:	4614      	mov	r4, r2
 8005be8:	4605      	mov	r5, r0
 8005bea:	b118      	cbz	r0, 8005bf4 <__swbuf_r+0x12>
 8005bec:	6a03      	ldr	r3, [r0, #32]
 8005bee:	b90b      	cbnz	r3, 8005bf4 <__swbuf_r+0x12>
 8005bf0:	f7ff feb0 	bl	8005954 <__sinit>
 8005bf4:	69a3      	ldr	r3, [r4, #24]
 8005bf6:	60a3      	str	r3, [r4, #8]
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	071a      	lsls	r2, r3, #28
 8005bfc:	d501      	bpl.n	8005c02 <__swbuf_r+0x20>
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	b943      	cbnz	r3, 8005c14 <__swbuf_r+0x32>
 8005c02:	4621      	mov	r1, r4
 8005c04:	4628      	mov	r0, r5
 8005c06:	f000 f82b 	bl	8005c60 <__swsetup_r>
 8005c0a:	b118      	cbz	r0, 8005c14 <__swbuf_r+0x32>
 8005c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8005c10:	4638      	mov	r0, r7
 8005c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	6922      	ldr	r2, [r4, #16]
 8005c18:	1a98      	subs	r0, r3, r2
 8005c1a:	6963      	ldr	r3, [r4, #20]
 8005c1c:	b2f6      	uxtb	r6, r6
 8005c1e:	4283      	cmp	r3, r0
 8005c20:	4637      	mov	r7, r6
 8005c22:	dc05      	bgt.n	8005c30 <__swbuf_r+0x4e>
 8005c24:	4621      	mov	r1, r4
 8005c26:	4628      	mov	r0, r5
 8005c28:	f001 fd8a 	bl	8007740 <_fflush_r>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d1ed      	bne.n	8005c0c <__swbuf_r+0x2a>
 8005c30:	68a3      	ldr	r3, [r4, #8]
 8005c32:	3b01      	subs	r3, #1
 8005c34:	60a3      	str	r3, [r4, #8]
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	6022      	str	r2, [r4, #0]
 8005c3c:	701e      	strb	r6, [r3, #0]
 8005c3e:	6962      	ldr	r2, [r4, #20]
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d004      	beq.n	8005c50 <__swbuf_r+0x6e>
 8005c46:	89a3      	ldrh	r3, [r4, #12]
 8005c48:	07db      	lsls	r3, r3, #31
 8005c4a:	d5e1      	bpl.n	8005c10 <__swbuf_r+0x2e>
 8005c4c:	2e0a      	cmp	r6, #10
 8005c4e:	d1df      	bne.n	8005c10 <__swbuf_r+0x2e>
 8005c50:	4621      	mov	r1, r4
 8005c52:	4628      	mov	r0, r5
 8005c54:	f001 fd74 	bl	8007740 <_fflush_r>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	d0d9      	beq.n	8005c10 <__swbuf_r+0x2e>
 8005c5c:	e7d6      	b.n	8005c0c <__swbuf_r+0x2a>
	...

08005c60 <__swsetup_r>:
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4b29      	ldr	r3, [pc, #164]	@ (8005d08 <__swsetup_r+0xa8>)
 8005c64:	4605      	mov	r5, r0
 8005c66:	6818      	ldr	r0, [r3, #0]
 8005c68:	460c      	mov	r4, r1
 8005c6a:	b118      	cbz	r0, 8005c74 <__swsetup_r+0x14>
 8005c6c:	6a03      	ldr	r3, [r0, #32]
 8005c6e:	b90b      	cbnz	r3, 8005c74 <__swsetup_r+0x14>
 8005c70:	f7ff fe70 	bl	8005954 <__sinit>
 8005c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c78:	0719      	lsls	r1, r3, #28
 8005c7a:	d422      	bmi.n	8005cc2 <__swsetup_r+0x62>
 8005c7c:	06da      	lsls	r2, r3, #27
 8005c7e:	d407      	bmi.n	8005c90 <__swsetup_r+0x30>
 8005c80:	2209      	movs	r2, #9
 8005c82:	602a      	str	r2, [r5, #0]
 8005c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c88:	81a3      	strh	r3, [r4, #12]
 8005c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c8e:	e033      	b.n	8005cf8 <__swsetup_r+0x98>
 8005c90:	0758      	lsls	r0, r3, #29
 8005c92:	d512      	bpl.n	8005cba <__swsetup_r+0x5a>
 8005c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c96:	b141      	cbz	r1, 8005caa <__swsetup_r+0x4a>
 8005c98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c9c:	4299      	cmp	r1, r3
 8005c9e:	d002      	beq.n	8005ca6 <__swsetup_r+0x46>
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f000 ff0d 	bl	8006ac0 <_free_r>
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005caa:	89a3      	ldrh	r3, [r4, #12]
 8005cac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005cb0:	81a3      	strh	r3, [r4, #12]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6063      	str	r3, [r4, #4]
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	89a3      	ldrh	r3, [r4, #12]
 8005cbc:	f043 0308 	orr.w	r3, r3, #8
 8005cc0:	81a3      	strh	r3, [r4, #12]
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	b94b      	cbnz	r3, 8005cda <__swsetup_r+0x7a>
 8005cc6:	89a3      	ldrh	r3, [r4, #12]
 8005cc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cd0:	d003      	beq.n	8005cda <__swsetup_r+0x7a>
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	f001 fd81 	bl	80077dc <__smakebuf_r>
 8005cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cde:	f013 0201 	ands.w	r2, r3, #1
 8005ce2:	d00a      	beq.n	8005cfa <__swsetup_r+0x9a>
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	60a2      	str	r2, [r4, #8]
 8005ce8:	6962      	ldr	r2, [r4, #20]
 8005cea:	4252      	negs	r2, r2
 8005cec:	61a2      	str	r2, [r4, #24]
 8005cee:	6922      	ldr	r2, [r4, #16]
 8005cf0:	b942      	cbnz	r2, 8005d04 <__swsetup_r+0xa4>
 8005cf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005cf6:	d1c5      	bne.n	8005c84 <__swsetup_r+0x24>
 8005cf8:	bd38      	pop	{r3, r4, r5, pc}
 8005cfa:	0799      	lsls	r1, r3, #30
 8005cfc:	bf58      	it	pl
 8005cfe:	6962      	ldrpl	r2, [r4, #20]
 8005d00:	60a2      	str	r2, [r4, #8]
 8005d02:	e7f4      	b.n	8005cee <__swsetup_r+0x8e>
 8005d04:	2000      	movs	r0, #0
 8005d06:	e7f7      	b.n	8005cf8 <__swsetup_r+0x98>
 8005d08:	20000018 	.word	0x20000018

08005d0c <memset>:
 8005d0c:	4402      	add	r2, r0
 8005d0e:	4603      	mov	r3, r0
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d100      	bne.n	8005d16 <memset+0xa>
 8005d14:	4770      	bx	lr
 8005d16:	f803 1b01 	strb.w	r1, [r3], #1
 8005d1a:	e7f9      	b.n	8005d10 <memset+0x4>

08005d1c <_localeconv_r>:
 8005d1c:	4800      	ldr	r0, [pc, #0]	@ (8005d20 <_localeconv_r+0x4>)
 8005d1e:	4770      	bx	lr
 8005d20:	20000158 	.word	0x20000158

08005d24 <_close_r>:
 8005d24:	b538      	push	{r3, r4, r5, lr}
 8005d26:	4d06      	ldr	r5, [pc, #24]	@ (8005d40 <_close_r+0x1c>)
 8005d28:	2300      	movs	r3, #0
 8005d2a:	4604      	mov	r4, r0
 8005d2c:	4608      	mov	r0, r1
 8005d2e:	602b      	str	r3, [r5, #0]
 8005d30:	f7fc f9e2 	bl	80020f8 <_close>
 8005d34:	1c43      	adds	r3, r0, #1
 8005d36:	d102      	bne.n	8005d3e <_close_r+0x1a>
 8005d38:	682b      	ldr	r3, [r5, #0]
 8005d3a:	b103      	cbz	r3, 8005d3e <_close_r+0x1a>
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	bd38      	pop	{r3, r4, r5, pc}
 8005d40:	20000488 	.word	0x20000488

08005d44 <_lseek_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d07      	ldr	r5, [pc, #28]	@ (8005d64 <_lseek_r+0x20>)
 8005d48:	4604      	mov	r4, r0
 8005d4a:	4608      	mov	r0, r1
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	2200      	movs	r2, #0
 8005d50:	602a      	str	r2, [r5, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	f7fc f9f7 	bl	8002146 <_lseek>
 8005d58:	1c43      	adds	r3, r0, #1
 8005d5a:	d102      	bne.n	8005d62 <_lseek_r+0x1e>
 8005d5c:	682b      	ldr	r3, [r5, #0]
 8005d5e:	b103      	cbz	r3, 8005d62 <_lseek_r+0x1e>
 8005d60:	6023      	str	r3, [r4, #0]
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
 8005d64:	20000488 	.word	0x20000488

08005d68 <_read_r>:
 8005d68:	b538      	push	{r3, r4, r5, lr}
 8005d6a:	4d07      	ldr	r5, [pc, #28]	@ (8005d88 <_read_r+0x20>)
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	4608      	mov	r0, r1
 8005d70:	4611      	mov	r1, r2
 8005d72:	2200      	movs	r2, #0
 8005d74:	602a      	str	r2, [r5, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	f7fc f9a1 	bl	80020be <_read>
 8005d7c:	1c43      	adds	r3, r0, #1
 8005d7e:	d102      	bne.n	8005d86 <_read_r+0x1e>
 8005d80:	682b      	ldr	r3, [r5, #0]
 8005d82:	b103      	cbz	r3, 8005d86 <_read_r+0x1e>
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	bd38      	pop	{r3, r4, r5, pc}
 8005d88:	20000488 	.word	0x20000488

08005d8c <_write_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	4d07      	ldr	r5, [pc, #28]	@ (8005dac <_write_r+0x20>)
 8005d90:	4604      	mov	r4, r0
 8005d92:	4608      	mov	r0, r1
 8005d94:	4611      	mov	r1, r2
 8005d96:	2200      	movs	r2, #0
 8005d98:	602a      	str	r2, [r5, #0]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	f7fb f8f0 	bl	8000f80 <_write>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d102      	bne.n	8005daa <_write_r+0x1e>
 8005da4:	682b      	ldr	r3, [r5, #0]
 8005da6:	b103      	cbz	r3, 8005daa <_write_r+0x1e>
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	20000488 	.word	0x20000488

08005db0 <__errno>:
 8005db0:	4b01      	ldr	r3, [pc, #4]	@ (8005db8 <__errno+0x8>)
 8005db2:	6818      	ldr	r0, [r3, #0]
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	20000018 	.word	0x20000018

08005dbc <__libc_init_array>:
 8005dbc:	b570      	push	{r4, r5, r6, lr}
 8005dbe:	4d0d      	ldr	r5, [pc, #52]	@ (8005df4 <__libc_init_array+0x38>)
 8005dc0:	4c0d      	ldr	r4, [pc, #52]	@ (8005df8 <__libc_init_array+0x3c>)
 8005dc2:	1b64      	subs	r4, r4, r5
 8005dc4:	10a4      	asrs	r4, r4, #2
 8005dc6:	2600      	movs	r6, #0
 8005dc8:	42a6      	cmp	r6, r4
 8005dca:	d109      	bne.n	8005de0 <__libc_init_array+0x24>
 8005dcc:	4d0b      	ldr	r5, [pc, #44]	@ (8005dfc <__libc_init_array+0x40>)
 8005dce:	4c0c      	ldr	r4, [pc, #48]	@ (8005e00 <__libc_init_array+0x44>)
 8005dd0:	f004 f812 	bl	8009df8 <_init>
 8005dd4:	1b64      	subs	r4, r4, r5
 8005dd6:	10a4      	asrs	r4, r4, #2
 8005dd8:	2600      	movs	r6, #0
 8005dda:	42a6      	cmp	r6, r4
 8005ddc:	d105      	bne.n	8005dea <__libc_init_array+0x2e>
 8005dde:	bd70      	pop	{r4, r5, r6, pc}
 8005de0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005de4:	4798      	blx	r3
 8005de6:	3601      	adds	r6, #1
 8005de8:	e7ee      	b.n	8005dc8 <__libc_init_array+0xc>
 8005dea:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dee:	4798      	blx	r3
 8005df0:	3601      	adds	r6, #1
 8005df2:	e7f2      	b.n	8005dda <__libc_init_array+0x1e>
 8005df4:	0800a490 	.word	0x0800a490
 8005df8:	0800a490 	.word	0x0800a490
 8005dfc:	0800a490 	.word	0x0800a490
 8005e00:	0800a494 	.word	0x0800a494

08005e04 <__retarget_lock_init_recursive>:
 8005e04:	4770      	bx	lr

08005e06 <__retarget_lock_acquire_recursive>:
 8005e06:	4770      	bx	lr

08005e08 <__retarget_lock_release_recursive>:
 8005e08:	4770      	bx	lr

08005e0a <quorem>:
 8005e0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0e:	6903      	ldr	r3, [r0, #16]
 8005e10:	690c      	ldr	r4, [r1, #16]
 8005e12:	42a3      	cmp	r3, r4
 8005e14:	4607      	mov	r7, r0
 8005e16:	db7e      	blt.n	8005f16 <quorem+0x10c>
 8005e18:	3c01      	subs	r4, #1
 8005e1a:	f101 0814 	add.w	r8, r1, #20
 8005e1e:	00a3      	lsls	r3, r4, #2
 8005e20:	f100 0514 	add.w	r5, r0, #20
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e2a:	9301      	str	r3, [sp, #4]
 8005e2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e34:	3301      	adds	r3, #1
 8005e36:	429a      	cmp	r2, r3
 8005e38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e40:	d32e      	bcc.n	8005ea0 <quorem+0x96>
 8005e42:	f04f 0a00 	mov.w	sl, #0
 8005e46:	46c4      	mov	ip, r8
 8005e48:	46ae      	mov	lr, r5
 8005e4a:	46d3      	mov	fp, sl
 8005e4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e50:	b298      	uxth	r0, r3
 8005e52:	fb06 a000 	mla	r0, r6, r0, sl
 8005e56:	0c02      	lsrs	r2, r0, #16
 8005e58:	0c1b      	lsrs	r3, r3, #16
 8005e5a:	fb06 2303 	mla	r3, r6, r3, r2
 8005e5e:	f8de 2000 	ldr.w	r2, [lr]
 8005e62:	b280      	uxth	r0, r0
 8005e64:	b292      	uxth	r2, r2
 8005e66:	1a12      	subs	r2, r2, r0
 8005e68:	445a      	add	r2, fp
 8005e6a:	f8de 0000 	ldr.w	r0, [lr]
 8005e6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e7c:	b292      	uxth	r2, r2
 8005e7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e82:	45e1      	cmp	r9, ip
 8005e84:	f84e 2b04 	str.w	r2, [lr], #4
 8005e88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e8c:	d2de      	bcs.n	8005e4c <quorem+0x42>
 8005e8e:	9b00      	ldr	r3, [sp, #0]
 8005e90:	58eb      	ldr	r3, [r5, r3]
 8005e92:	b92b      	cbnz	r3, 8005ea0 <quorem+0x96>
 8005e94:	9b01      	ldr	r3, [sp, #4]
 8005e96:	3b04      	subs	r3, #4
 8005e98:	429d      	cmp	r5, r3
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	d32f      	bcc.n	8005efe <quorem+0xf4>
 8005e9e:	613c      	str	r4, [r7, #16]
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	f001 f97f 	bl	80071a4 <__mcmp>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	db25      	blt.n	8005ef6 <quorem+0xec>
 8005eaa:	4629      	mov	r1, r5
 8005eac:	2000      	movs	r0, #0
 8005eae:	f858 2b04 	ldr.w	r2, [r8], #4
 8005eb2:	f8d1 c000 	ldr.w	ip, [r1]
 8005eb6:	fa1f fe82 	uxth.w	lr, r2
 8005eba:	fa1f f38c 	uxth.w	r3, ip
 8005ebe:	eba3 030e 	sub.w	r3, r3, lr
 8005ec2:	4403      	add	r3, r0
 8005ec4:	0c12      	lsrs	r2, r2, #16
 8005ec6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005eca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ed4:	45c1      	cmp	r9, r8
 8005ed6:	f841 3b04 	str.w	r3, [r1], #4
 8005eda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ede:	d2e6      	bcs.n	8005eae <quorem+0xa4>
 8005ee0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ee4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ee8:	b922      	cbnz	r2, 8005ef4 <quorem+0xea>
 8005eea:	3b04      	subs	r3, #4
 8005eec:	429d      	cmp	r5, r3
 8005eee:	461a      	mov	r2, r3
 8005ef0:	d30b      	bcc.n	8005f0a <quorem+0x100>
 8005ef2:	613c      	str	r4, [r7, #16]
 8005ef4:	3601      	adds	r6, #1
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	b003      	add	sp, #12
 8005efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005efe:	6812      	ldr	r2, [r2, #0]
 8005f00:	3b04      	subs	r3, #4
 8005f02:	2a00      	cmp	r2, #0
 8005f04:	d1cb      	bne.n	8005e9e <quorem+0x94>
 8005f06:	3c01      	subs	r4, #1
 8005f08:	e7c6      	b.n	8005e98 <quorem+0x8e>
 8005f0a:	6812      	ldr	r2, [r2, #0]
 8005f0c:	3b04      	subs	r3, #4
 8005f0e:	2a00      	cmp	r2, #0
 8005f10:	d1ef      	bne.n	8005ef2 <quorem+0xe8>
 8005f12:	3c01      	subs	r4, #1
 8005f14:	e7ea      	b.n	8005eec <quorem+0xe2>
 8005f16:	2000      	movs	r0, #0
 8005f18:	e7ee      	b.n	8005ef8 <quorem+0xee>
 8005f1a:	0000      	movs	r0, r0
 8005f1c:	0000      	movs	r0, r0
	...

08005f20 <_dtoa_r>:
 8005f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f24:	69c7      	ldr	r7, [r0, #28]
 8005f26:	b097      	sub	sp, #92	@ 0x5c
 8005f28:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005f2c:	ec55 4b10 	vmov	r4, r5, d0
 8005f30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005f32:	9107      	str	r1, [sp, #28]
 8005f34:	4681      	mov	r9, r0
 8005f36:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f38:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f3a:	b97f      	cbnz	r7, 8005f5c <_dtoa_r+0x3c>
 8005f3c:	2010      	movs	r0, #16
 8005f3e:	f000 fe09 	bl	8006b54 <malloc>
 8005f42:	4602      	mov	r2, r0
 8005f44:	f8c9 001c 	str.w	r0, [r9, #28]
 8005f48:	b920      	cbnz	r0, 8005f54 <_dtoa_r+0x34>
 8005f4a:	4ba9      	ldr	r3, [pc, #676]	@ (80061f0 <_dtoa_r+0x2d0>)
 8005f4c:	21ef      	movs	r1, #239	@ 0xef
 8005f4e:	48a9      	ldr	r0, [pc, #676]	@ (80061f4 <_dtoa_r+0x2d4>)
 8005f50:	f001 fcc0 	bl	80078d4 <__assert_func>
 8005f54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f58:	6007      	str	r7, [r0, #0]
 8005f5a:	60c7      	str	r7, [r0, #12]
 8005f5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f60:	6819      	ldr	r1, [r3, #0]
 8005f62:	b159      	cbz	r1, 8005f7c <_dtoa_r+0x5c>
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	604a      	str	r2, [r1, #4]
 8005f68:	2301      	movs	r3, #1
 8005f6a:	4093      	lsls	r3, r2
 8005f6c:	608b      	str	r3, [r1, #8]
 8005f6e:	4648      	mov	r0, r9
 8005f70:	f000 fee6 	bl	8006d40 <_Bfree>
 8005f74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	1e2b      	subs	r3, r5, #0
 8005f7e:	bfb9      	ittee	lt
 8005f80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f84:	9305      	strlt	r3, [sp, #20]
 8005f86:	2300      	movge	r3, #0
 8005f88:	6033      	strge	r3, [r6, #0]
 8005f8a:	9f05      	ldr	r7, [sp, #20]
 8005f8c:	4b9a      	ldr	r3, [pc, #616]	@ (80061f8 <_dtoa_r+0x2d8>)
 8005f8e:	bfbc      	itt	lt
 8005f90:	2201      	movlt	r2, #1
 8005f92:	6032      	strlt	r2, [r6, #0]
 8005f94:	43bb      	bics	r3, r7
 8005f96:	d112      	bne.n	8005fbe <_dtoa_r+0x9e>
 8005f98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005f9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fa4:	4323      	orrs	r3, r4
 8005fa6:	f000 855a 	beq.w	8006a5e <_dtoa_r+0xb3e>
 8005faa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800620c <_dtoa_r+0x2ec>
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 855c 	beq.w	8006a6e <_dtoa_r+0xb4e>
 8005fb6:	f10a 0303 	add.w	r3, sl, #3
 8005fba:	f000 bd56 	b.w	8006a6a <_dtoa_r+0xb4a>
 8005fbe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	ec51 0b17 	vmov	r0, r1, d7
 8005fc8:	2300      	movs	r3, #0
 8005fca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005fce:	f7fa fd9b 	bl	8000b08 <__aeabi_dcmpeq>
 8005fd2:	4680      	mov	r8, r0
 8005fd4:	b158      	cbz	r0, 8005fee <_dtoa_r+0xce>
 8005fd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005fd8:	2301      	movs	r3, #1
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fde:	b113      	cbz	r3, 8005fe6 <_dtoa_r+0xc6>
 8005fe0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005fe2:	4b86      	ldr	r3, [pc, #536]	@ (80061fc <_dtoa_r+0x2dc>)
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006210 <_dtoa_r+0x2f0>
 8005fea:	f000 bd40 	b.w	8006a6e <_dtoa_r+0xb4e>
 8005fee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005ff2:	aa14      	add	r2, sp, #80	@ 0x50
 8005ff4:	a915      	add	r1, sp, #84	@ 0x54
 8005ff6:	4648      	mov	r0, r9
 8005ff8:	f001 f984 	bl	8007304 <__d2b>
 8005ffc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006000:	9002      	str	r0, [sp, #8]
 8006002:	2e00      	cmp	r6, #0
 8006004:	d078      	beq.n	80060f8 <_dtoa_r+0x1d8>
 8006006:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006008:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800600c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006010:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006014:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006018:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800601c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006020:	4619      	mov	r1, r3
 8006022:	2200      	movs	r2, #0
 8006024:	4b76      	ldr	r3, [pc, #472]	@ (8006200 <_dtoa_r+0x2e0>)
 8006026:	f7fa f94f 	bl	80002c8 <__aeabi_dsub>
 800602a:	a36b      	add	r3, pc, #428	@ (adr r3, 80061d8 <_dtoa_r+0x2b8>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	f7fa fb02 	bl	8000638 <__aeabi_dmul>
 8006034:	a36a      	add	r3, pc, #424	@ (adr r3, 80061e0 <_dtoa_r+0x2c0>)
 8006036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603a:	f7fa f947 	bl	80002cc <__adddf3>
 800603e:	4604      	mov	r4, r0
 8006040:	4630      	mov	r0, r6
 8006042:	460d      	mov	r5, r1
 8006044:	f7fa fa8e 	bl	8000564 <__aeabi_i2d>
 8006048:	a367      	add	r3, pc, #412	@ (adr r3, 80061e8 <_dtoa_r+0x2c8>)
 800604a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604e:	f7fa faf3 	bl	8000638 <__aeabi_dmul>
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	4620      	mov	r0, r4
 8006058:	4629      	mov	r1, r5
 800605a:	f7fa f937 	bl	80002cc <__adddf3>
 800605e:	4604      	mov	r4, r0
 8006060:	460d      	mov	r5, r1
 8006062:	f7fa fd99 	bl	8000b98 <__aeabi_d2iz>
 8006066:	2200      	movs	r2, #0
 8006068:	4607      	mov	r7, r0
 800606a:	2300      	movs	r3, #0
 800606c:	4620      	mov	r0, r4
 800606e:	4629      	mov	r1, r5
 8006070:	f7fa fd54 	bl	8000b1c <__aeabi_dcmplt>
 8006074:	b140      	cbz	r0, 8006088 <_dtoa_r+0x168>
 8006076:	4638      	mov	r0, r7
 8006078:	f7fa fa74 	bl	8000564 <__aeabi_i2d>
 800607c:	4622      	mov	r2, r4
 800607e:	462b      	mov	r3, r5
 8006080:	f7fa fd42 	bl	8000b08 <__aeabi_dcmpeq>
 8006084:	b900      	cbnz	r0, 8006088 <_dtoa_r+0x168>
 8006086:	3f01      	subs	r7, #1
 8006088:	2f16      	cmp	r7, #22
 800608a:	d852      	bhi.n	8006132 <_dtoa_r+0x212>
 800608c:	4b5d      	ldr	r3, [pc, #372]	@ (8006204 <_dtoa_r+0x2e4>)
 800608e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006096:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800609a:	f7fa fd3f 	bl	8000b1c <__aeabi_dcmplt>
 800609e:	2800      	cmp	r0, #0
 80060a0:	d049      	beq.n	8006136 <_dtoa_r+0x216>
 80060a2:	3f01      	subs	r7, #1
 80060a4:	2300      	movs	r3, #0
 80060a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80060a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060aa:	1b9b      	subs	r3, r3, r6
 80060ac:	1e5a      	subs	r2, r3, #1
 80060ae:	bf45      	ittet	mi
 80060b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80060b4:	9300      	strmi	r3, [sp, #0]
 80060b6:	2300      	movpl	r3, #0
 80060b8:	2300      	movmi	r3, #0
 80060ba:	9206      	str	r2, [sp, #24]
 80060bc:	bf54      	ite	pl
 80060be:	9300      	strpl	r3, [sp, #0]
 80060c0:	9306      	strmi	r3, [sp, #24]
 80060c2:	2f00      	cmp	r7, #0
 80060c4:	db39      	blt.n	800613a <_dtoa_r+0x21a>
 80060c6:	9b06      	ldr	r3, [sp, #24]
 80060c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80060ca:	443b      	add	r3, r7
 80060cc:	9306      	str	r3, [sp, #24]
 80060ce:	2300      	movs	r3, #0
 80060d0:	9308      	str	r3, [sp, #32]
 80060d2:	9b07      	ldr	r3, [sp, #28]
 80060d4:	2b09      	cmp	r3, #9
 80060d6:	d863      	bhi.n	80061a0 <_dtoa_r+0x280>
 80060d8:	2b05      	cmp	r3, #5
 80060da:	bfc4      	itt	gt
 80060dc:	3b04      	subgt	r3, #4
 80060de:	9307      	strgt	r3, [sp, #28]
 80060e0:	9b07      	ldr	r3, [sp, #28]
 80060e2:	f1a3 0302 	sub.w	r3, r3, #2
 80060e6:	bfcc      	ite	gt
 80060e8:	2400      	movgt	r4, #0
 80060ea:	2401      	movle	r4, #1
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d863      	bhi.n	80061b8 <_dtoa_r+0x298>
 80060f0:	e8df f003 	tbb	[pc, r3]
 80060f4:	2b375452 	.word	0x2b375452
 80060f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060fc:	441e      	add	r6, r3
 80060fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006102:	2b20      	cmp	r3, #32
 8006104:	bfc1      	itttt	gt
 8006106:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800610a:	409f      	lslgt	r7, r3
 800610c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006110:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006114:	bfd6      	itet	le
 8006116:	f1c3 0320 	rsble	r3, r3, #32
 800611a:	ea47 0003 	orrgt.w	r0, r7, r3
 800611e:	fa04 f003 	lslle.w	r0, r4, r3
 8006122:	f7fa fa0f 	bl	8000544 <__aeabi_ui2d>
 8006126:	2201      	movs	r2, #1
 8006128:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800612c:	3e01      	subs	r6, #1
 800612e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006130:	e776      	b.n	8006020 <_dtoa_r+0x100>
 8006132:	2301      	movs	r3, #1
 8006134:	e7b7      	b.n	80060a6 <_dtoa_r+0x186>
 8006136:	9010      	str	r0, [sp, #64]	@ 0x40
 8006138:	e7b6      	b.n	80060a8 <_dtoa_r+0x188>
 800613a:	9b00      	ldr	r3, [sp, #0]
 800613c:	1bdb      	subs	r3, r3, r7
 800613e:	9300      	str	r3, [sp, #0]
 8006140:	427b      	negs	r3, r7
 8006142:	9308      	str	r3, [sp, #32]
 8006144:	2300      	movs	r3, #0
 8006146:	930d      	str	r3, [sp, #52]	@ 0x34
 8006148:	e7c3      	b.n	80060d2 <_dtoa_r+0x1b2>
 800614a:	2301      	movs	r3, #1
 800614c:	9309      	str	r3, [sp, #36]	@ 0x24
 800614e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006150:	eb07 0b03 	add.w	fp, r7, r3
 8006154:	f10b 0301 	add.w	r3, fp, #1
 8006158:	2b01      	cmp	r3, #1
 800615a:	9303      	str	r3, [sp, #12]
 800615c:	bfb8      	it	lt
 800615e:	2301      	movlt	r3, #1
 8006160:	e006      	b.n	8006170 <_dtoa_r+0x250>
 8006162:	2301      	movs	r3, #1
 8006164:	9309      	str	r3, [sp, #36]	@ 0x24
 8006166:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006168:	2b00      	cmp	r3, #0
 800616a:	dd28      	ble.n	80061be <_dtoa_r+0x29e>
 800616c:	469b      	mov	fp, r3
 800616e:	9303      	str	r3, [sp, #12]
 8006170:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006174:	2100      	movs	r1, #0
 8006176:	2204      	movs	r2, #4
 8006178:	f102 0514 	add.w	r5, r2, #20
 800617c:	429d      	cmp	r5, r3
 800617e:	d926      	bls.n	80061ce <_dtoa_r+0x2ae>
 8006180:	6041      	str	r1, [r0, #4]
 8006182:	4648      	mov	r0, r9
 8006184:	f000 fd9c 	bl	8006cc0 <_Balloc>
 8006188:	4682      	mov	sl, r0
 800618a:	2800      	cmp	r0, #0
 800618c:	d142      	bne.n	8006214 <_dtoa_r+0x2f4>
 800618e:	4b1e      	ldr	r3, [pc, #120]	@ (8006208 <_dtoa_r+0x2e8>)
 8006190:	4602      	mov	r2, r0
 8006192:	f240 11af 	movw	r1, #431	@ 0x1af
 8006196:	e6da      	b.n	8005f4e <_dtoa_r+0x2e>
 8006198:	2300      	movs	r3, #0
 800619a:	e7e3      	b.n	8006164 <_dtoa_r+0x244>
 800619c:	2300      	movs	r3, #0
 800619e:	e7d5      	b.n	800614c <_dtoa_r+0x22c>
 80061a0:	2401      	movs	r4, #1
 80061a2:	2300      	movs	r3, #0
 80061a4:	9307      	str	r3, [sp, #28]
 80061a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80061a8:	f04f 3bff 	mov.w	fp, #4294967295
 80061ac:	2200      	movs	r2, #0
 80061ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80061b2:	2312      	movs	r3, #18
 80061b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80061b6:	e7db      	b.n	8006170 <_dtoa_r+0x250>
 80061b8:	2301      	movs	r3, #1
 80061ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80061bc:	e7f4      	b.n	80061a8 <_dtoa_r+0x288>
 80061be:	f04f 0b01 	mov.w	fp, #1
 80061c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80061c6:	465b      	mov	r3, fp
 80061c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80061cc:	e7d0      	b.n	8006170 <_dtoa_r+0x250>
 80061ce:	3101      	adds	r1, #1
 80061d0:	0052      	lsls	r2, r2, #1
 80061d2:	e7d1      	b.n	8006178 <_dtoa_r+0x258>
 80061d4:	f3af 8000 	nop.w
 80061d8:	636f4361 	.word	0x636f4361
 80061dc:	3fd287a7 	.word	0x3fd287a7
 80061e0:	8b60c8b3 	.word	0x8b60c8b3
 80061e4:	3fc68a28 	.word	0x3fc68a28
 80061e8:	509f79fb 	.word	0x509f79fb
 80061ec:	3fd34413 	.word	0x3fd34413
 80061f0:	08009ec5 	.word	0x08009ec5
 80061f4:	08009edc 	.word	0x08009edc
 80061f8:	7ff00000 	.word	0x7ff00000
 80061fc:	08009e95 	.word	0x08009e95
 8006200:	3ff80000 	.word	0x3ff80000
 8006204:	0800a030 	.word	0x0800a030
 8006208:	08009f34 	.word	0x08009f34
 800620c:	08009ec1 	.word	0x08009ec1
 8006210:	08009e94 	.word	0x08009e94
 8006214:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006218:	6018      	str	r0, [r3, #0]
 800621a:	9b03      	ldr	r3, [sp, #12]
 800621c:	2b0e      	cmp	r3, #14
 800621e:	f200 80a1 	bhi.w	8006364 <_dtoa_r+0x444>
 8006222:	2c00      	cmp	r4, #0
 8006224:	f000 809e 	beq.w	8006364 <_dtoa_r+0x444>
 8006228:	2f00      	cmp	r7, #0
 800622a:	dd33      	ble.n	8006294 <_dtoa_r+0x374>
 800622c:	4b9c      	ldr	r3, [pc, #624]	@ (80064a0 <_dtoa_r+0x580>)
 800622e:	f007 020f 	and.w	r2, r7, #15
 8006232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006236:	ed93 7b00 	vldr	d7, [r3]
 800623a:	05f8      	lsls	r0, r7, #23
 800623c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006240:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006244:	d516      	bpl.n	8006274 <_dtoa_r+0x354>
 8006246:	4b97      	ldr	r3, [pc, #604]	@ (80064a4 <_dtoa_r+0x584>)
 8006248:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800624c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006250:	f7fa fb1c 	bl	800088c <__aeabi_ddiv>
 8006254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006258:	f004 040f 	and.w	r4, r4, #15
 800625c:	2603      	movs	r6, #3
 800625e:	4d91      	ldr	r5, [pc, #580]	@ (80064a4 <_dtoa_r+0x584>)
 8006260:	b954      	cbnz	r4, 8006278 <_dtoa_r+0x358>
 8006262:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800626a:	f7fa fb0f 	bl	800088c <__aeabi_ddiv>
 800626e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006272:	e028      	b.n	80062c6 <_dtoa_r+0x3a6>
 8006274:	2602      	movs	r6, #2
 8006276:	e7f2      	b.n	800625e <_dtoa_r+0x33e>
 8006278:	07e1      	lsls	r1, r4, #31
 800627a:	d508      	bpl.n	800628e <_dtoa_r+0x36e>
 800627c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006280:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006284:	f7fa f9d8 	bl	8000638 <__aeabi_dmul>
 8006288:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800628c:	3601      	adds	r6, #1
 800628e:	1064      	asrs	r4, r4, #1
 8006290:	3508      	adds	r5, #8
 8006292:	e7e5      	b.n	8006260 <_dtoa_r+0x340>
 8006294:	f000 80af 	beq.w	80063f6 <_dtoa_r+0x4d6>
 8006298:	427c      	negs	r4, r7
 800629a:	4b81      	ldr	r3, [pc, #516]	@ (80064a0 <_dtoa_r+0x580>)
 800629c:	4d81      	ldr	r5, [pc, #516]	@ (80064a4 <_dtoa_r+0x584>)
 800629e:	f004 020f 	and.w	r2, r4, #15
 80062a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062ae:	f7fa f9c3 	bl	8000638 <__aeabi_dmul>
 80062b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062b6:	1124      	asrs	r4, r4, #4
 80062b8:	2300      	movs	r3, #0
 80062ba:	2602      	movs	r6, #2
 80062bc:	2c00      	cmp	r4, #0
 80062be:	f040 808f 	bne.w	80063e0 <_dtoa_r+0x4c0>
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1d3      	bne.n	800626e <_dtoa_r+0x34e>
 80062c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80062c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 8094 	beq.w	80063fa <_dtoa_r+0x4da>
 80062d2:	4b75      	ldr	r3, [pc, #468]	@ (80064a8 <_dtoa_r+0x588>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	4620      	mov	r0, r4
 80062d8:	4629      	mov	r1, r5
 80062da:	f7fa fc1f 	bl	8000b1c <__aeabi_dcmplt>
 80062de:	2800      	cmp	r0, #0
 80062e0:	f000 808b 	beq.w	80063fa <_dtoa_r+0x4da>
 80062e4:	9b03      	ldr	r3, [sp, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f000 8087 	beq.w	80063fa <_dtoa_r+0x4da>
 80062ec:	f1bb 0f00 	cmp.w	fp, #0
 80062f0:	dd34      	ble.n	800635c <_dtoa_r+0x43c>
 80062f2:	4620      	mov	r0, r4
 80062f4:	4b6d      	ldr	r3, [pc, #436]	@ (80064ac <_dtoa_r+0x58c>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7fa f99d 	bl	8000638 <__aeabi_dmul>
 80062fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006302:	f107 38ff 	add.w	r8, r7, #4294967295
 8006306:	3601      	adds	r6, #1
 8006308:	465c      	mov	r4, fp
 800630a:	4630      	mov	r0, r6
 800630c:	f7fa f92a 	bl	8000564 <__aeabi_i2d>
 8006310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006314:	f7fa f990 	bl	8000638 <__aeabi_dmul>
 8006318:	4b65      	ldr	r3, [pc, #404]	@ (80064b0 <_dtoa_r+0x590>)
 800631a:	2200      	movs	r2, #0
 800631c:	f7f9 ffd6 	bl	80002cc <__adddf3>
 8006320:	4605      	mov	r5, r0
 8006322:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006326:	2c00      	cmp	r4, #0
 8006328:	d16a      	bne.n	8006400 <_dtoa_r+0x4e0>
 800632a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800632e:	4b61      	ldr	r3, [pc, #388]	@ (80064b4 <_dtoa_r+0x594>)
 8006330:	2200      	movs	r2, #0
 8006332:	f7f9 ffc9 	bl	80002c8 <__aeabi_dsub>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800633e:	462a      	mov	r2, r5
 8006340:	4633      	mov	r3, r6
 8006342:	f7fa fc09 	bl	8000b58 <__aeabi_dcmpgt>
 8006346:	2800      	cmp	r0, #0
 8006348:	f040 8298 	bne.w	800687c <_dtoa_r+0x95c>
 800634c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006350:	462a      	mov	r2, r5
 8006352:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006356:	f7fa fbe1 	bl	8000b1c <__aeabi_dcmplt>
 800635a:	bb38      	cbnz	r0, 80063ac <_dtoa_r+0x48c>
 800635c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006360:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006364:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006366:	2b00      	cmp	r3, #0
 8006368:	f2c0 8157 	blt.w	800661a <_dtoa_r+0x6fa>
 800636c:	2f0e      	cmp	r7, #14
 800636e:	f300 8154 	bgt.w	800661a <_dtoa_r+0x6fa>
 8006372:	4b4b      	ldr	r3, [pc, #300]	@ (80064a0 <_dtoa_r+0x580>)
 8006374:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006378:	ed93 7b00 	vldr	d7, [r3]
 800637c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800637e:	2b00      	cmp	r3, #0
 8006380:	ed8d 7b00 	vstr	d7, [sp]
 8006384:	f280 80e5 	bge.w	8006552 <_dtoa_r+0x632>
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	f300 80e1 	bgt.w	8006552 <_dtoa_r+0x632>
 8006390:	d10c      	bne.n	80063ac <_dtoa_r+0x48c>
 8006392:	4b48      	ldr	r3, [pc, #288]	@ (80064b4 <_dtoa_r+0x594>)
 8006394:	2200      	movs	r2, #0
 8006396:	ec51 0b17 	vmov	r0, r1, d7
 800639a:	f7fa f94d 	bl	8000638 <__aeabi_dmul>
 800639e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063a2:	f7fa fbcf 	bl	8000b44 <__aeabi_dcmpge>
 80063a6:	2800      	cmp	r0, #0
 80063a8:	f000 8266 	beq.w	8006878 <_dtoa_r+0x958>
 80063ac:	2400      	movs	r4, #0
 80063ae:	4625      	mov	r5, r4
 80063b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80063b2:	4656      	mov	r6, sl
 80063b4:	ea6f 0803 	mvn.w	r8, r3
 80063b8:	2700      	movs	r7, #0
 80063ba:	4621      	mov	r1, r4
 80063bc:	4648      	mov	r0, r9
 80063be:	f000 fcbf 	bl	8006d40 <_Bfree>
 80063c2:	2d00      	cmp	r5, #0
 80063c4:	f000 80bd 	beq.w	8006542 <_dtoa_r+0x622>
 80063c8:	b12f      	cbz	r7, 80063d6 <_dtoa_r+0x4b6>
 80063ca:	42af      	cmp	r7, r5
 80063cc:	d003      	beq.n	80063d6 <_dtoa_r+0x4b6>
 80063ce:	4639      	mov	r1, r7
 80063d0:	4648      	mov	r0, r9
 80063d2:	f000 fcb5 	bl	8006d40 <_Bfree>
 80063d6:	4629      	mov	r1, r5
 80063d8:	4648      	mov	r0, r9
 80063da:	f000 fcb1 	bl	8006d40 <_Bfree>
 80063de:	e0b0      	b.n	8006542 <_dtoa_r+0x622>
 80063e0:	07e2      	lsls	r2, r4, #31
 80063e2:	d505      	bpl.n	80063f0 <_dtoa_r+0x4d0>
 80063e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063e8:	f7fa f926 	bl	8000638 <__aeabi_dmul>
 80063ec:	3601      	adds	r6, #1
 80063ee:	2301      	movs	r3, #1
 80063f0:	1064      	asrs	r4, r4, #1
 80063f2:	3508      	adds	r5, #8
 80063f4:	e762      	b.n	80062bc <_dtoa_r+0x39c>
 80063f6:	2602      	movs	r6, #2
 80063f8:	e765      	b.n	80062c6 <_dtoa_r+0x3a6>
 80063fa:	9c03      	ldr	r4, [sp, #12]
 80063fc:	46b8      	mov	r8, r7
 80063fe:	e784      	b.n	800630a <_dtoa_r+0x3ea>
 8006400:	4b27      	ldr	r3, [pc, #156]	@ (80064a0 <_dtoa_r+0x580>)
 8006402:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006404:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006408:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800640c:	4454      	add	r4, sl
 800640e:	2900      	cmp	r1, #0
 8006410:	d054      	beq.n	80064bc <_dtoa_r+0x59c>
 8006412:	4929      	ldr	r1, [pc, #164]	@ (80064b8 <_dtoa_r+0x598>)
 8006414:	2000      	movs	r0, #0
 8006416:	f7fa fa39 	bl	800088c <__aeabi_ddiv>
 800641a:	4633      	mov	r3, r6
 800641c:	462a      	mov	r2, r5
 800641e:	f7f9 ff53 	bl	80002c8 <__aeabi_dsub>
 8006422:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006426:	4656      	mov	r6, sl
 8006428:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800642c:	f7fa fbb4 	bl	8000b98 <__aeabi_d2iz>
 8006430:	4605      	mov	r5, r0
 8006432:	f7fa f897 	bl	8000564 <__aeabi_i2d>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800643e:	f7f9 ff43 	bl	80002c8 <__aeabi_dsub>
 8006442:	3530      	adds	r5, #48	@ 0x30
 8006444:	4602      	mov	r2, r0
 8006446:	460b      	mov	r3, r1
 8006448:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800644c:	f806 5b01 	strb.w	r5, [r6], #1
 8006450:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006454:	f7fa fb62 	bl	8000b1c <__aeabi_dcmplt>
 8006458:	2800      	cmp	r0, #0
 800645a:	d172      	bne.n	8006542 <_dtoa_r+0x622>
 800645c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006460:	4911      	ldr	r1, [pc, #68]	@ (80064a8 <_dtoa_r+0x588>)
 8006462:	2000      	movs	r0, #0
 8006464:	f7f9 ff30 	bl	80002c8 <__aeabi_dsub>
 8006468:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800646c:	f7fa fb56 	bl	8000b1c <__aeabi_dcmplt>
 8006470:	2800      	cmp	r0, #0
 8006472:	f040 80b4 	bne.w	80065de <_dtoa_r+0x6be>
 8006476:	42a6      	cmp	r6, r4
 8006478:	f43f af70 	beq.w	800635c <_dtoa_r+0x43c>
 800647c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006480:	4b0a      	ldr	r3, [pc, #40]	@ (80064ac <_dtoa_r+0x58c>)
 8006482:	2200      	movs	r2, #0
 8006484:	f7fa f8d8 	bl	8000638 <__aeabi_dmul>
 8006488:	4b08      	ldr	r3, [pc, #32]	@ (80064ac <_dtoa_r+0x58c>)
 800648a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800648e:	2200      	movs	r2, #0
 8006490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006494:	f7fa f8d0 	bl	8000638 <__aeabi_dmul>
 8006498:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800649c:	e7c4      	b.n	8006428 <_dtoa_r+0x508>
 800649e:	bf00      	nop
 80064a0:	0800a030 	.word	0x0800a030
 80064a4:	0800a008 	.word	0x0800a008
 80064a8:	3ff00000 	.word	0x3ff00000
 80064ac:	40240000 	.word	0x40240000
 80064b0:	401c0000 	.word	0x401c0000
 80064b4:	40140000 	.word	0x40140000
 80064b8:	3fe00000 	.word	0x3fe00000
 80064bc:	4631      	mov	r1, r6
 80064be:	4628      	mov	r0, r5
 80064c0:	f7fa f8ba 	bl	8000638 <__aeabi_dmul>
 80064c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064ca:	4656      	mov	r6, sl
 80064cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064d0:	f7fa fb62 	bl	8000b98 <__aeabi_d2iz>
 80064d4:	4605      	mov	r5, r0
 80064d6:	f7fa f845 	bl	8000564 <__aeabi_i2d>
 80064da:	4602      	mov	r2, r0
 80064dc:	460b      	mov	r3, r1
 80064de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064e2:	f7f9 fef1 	bl	80002c8 <__aeabi_dsub>
 80064e6:	3530      	adds	r5, #48	@ 0x30
 80064e8:	f806 5b01 	strb.w	r5, [r6], #1
 80064ec:	4602      	mov	r2, r0
 80064ee:	460b      	mov	r3, r1
 80064f0:	42a6      	cmp	r6, r4
 80064f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	d124      	bne.n	8006546 <_dtoa_r+0x626>
 80064fc:	4baf      	ldr	r3, [pc, #700]	@ (80067bc <_dtoa_r+0x89c>)
 80064fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006502:	f7f9 fee3 	bl	80002cc <__adddf3>
 8006506:	4602      	mov	r2, r0
 8006508:	460b      	mov	r3, r1
 800650a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800650e:	f7fa fb23 	bl	8000b58 <__aeabi_dcmpgt>
 8006512:	2800      	cmp	r0, #0
 8006514:	d163      	bne.n	80065de <_dtoa_r+0x6be>
 8006516:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800651a:	49a8      	ldr	r1, [pc, #672]	@ (80067bc <_dtoa_r+0x89c>)
 800651c:	2000      	movs	r0, #0
 800651e:	f7f9 fed3 	bl	80002c8 <__aeabi_dsub>
 8006522:	4602      	mov	r2, r0
 8006524:	460b      	mov	r3, r1
 8006526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652a:	f7fa faf7 	bl	8000b1c <__aeabi_dcmplt>
 800652e:	2800      	cmp	r0, #0
 8006530:	f43f af14 	beq.w	800635c <_dtoa_r+0x43c>
 8006534:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006536:	1e73      	subs	r3, r6, #1
 8006538:	9313      	str	r3, [sp, #76]	@ 0x4c
 800653a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800653e:	2b30      	cmp	r3, #48	@ 0x30
 8006540:	d0f8      	beq.n	8006534 <_dtoa_r+0x614>
 8006542:	4647      	mov	r7, r8
 8006544:	e03b      	b.n	80065be <_dtoa_r+0x69e>
 8006546:	4b9e      	ldr	r3, [pc, #632]	@ (80067c0 <_dtoa_r+0x8a0>)
 8006548:	f7fa f876 	bl	8000638 <__aeabi_dmul>
 800654c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006550:	e7bc      	b.n	80064cc <_dtoa_r+0x5ac>
 8006552:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006556:	4656      	mov	r6, sl
 8006558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800655c:	4620      	mov	r0, r4
 800655e:	4629      	mov	r1, r5
 8006560:	f7fa f994 	bl	800088c <__aeabi_ddiv>
 8006564:	f7fa fb18 	bl	8000b98 <__aeabi_d2iz>
 8006568:	4680      	mov	r8, r0
 800656a:	f7f9 fffb 	bl	8000564 <__aeabi_i2d>
 800656e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006572:	f7fa f861 	bl	8000638 <__aeabi_dmul>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4620      	mov	r0, r4
 800657c:	4629      	mov	r1, r5
 800657e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006582:	f7f9 fea1 	bl	80002c8 <__aeabi_dsub>
 8006586:	f806 4b01 	strb.w	r4, [r6], #1
 800658a:	9d03      	ldr	r5, [sp, #12]
 800658c:	eba6 040a 	sub.w	r4, r6, sl
 8006590:	42a5      	cmp	r5, r4
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	d133      	bne.n	8006600 <_dtoa_r+0x6e0>
 8006598:	f7f9 fe98 	bl	80002cc <__adddf3>
 800659c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065a0:	4604      	mov	r4, r0
 80065a2:	460d      	mov	r5, r1
 80065a4:	f7fa fad8 	bl	8000b58 <__aeabi_dcmpgt>
 80065a8:	b9c0      	cbnz	r0, 80065dc <_dtoa_r+0x6bc>
 80065aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ae:	4620      	mov	r0, r4
 80065b0:	4629      	mov	r1, r5
 80065b2:	f7fa faa9 	bl	8000b08 <__aeabi_dcmpeq>
 80065b6:	b110      	cbz	r0, 80065be <_dtoa_r+0x69e>
 80065b8:	f018 0f01 	tst.w	r8, #1
 80065bc:	d10e      	bne.n	80065dc <_dtoa_r+0x6bc>
 80065be:	9902      	ldr	r1, [sp, #8]
 80065c0:	4648      	mov	r0, r9
 80065c2:	f000 fbbd 	bl	8006d40 <_Bfree>
 80065c6:	2300      	movs	r3, #0
 80065c8:	7033      	strb	r3, [r6, #0]
 80065ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065cc:	3701      	adds	r7, #1
 80065ce:	601f      	str	r7, [r3, #0]
 80065d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 824b 	beq.w	8006a6e <_dtoa_r+0xb4e>
 80065d8:	601e      	str	r6, [r3, #0]
 80065da:	e248      	b.n	8006a6e <_dtoa_r+0xb4e>
 80065dc:	46b8      	mov	r8, r7
 80065de:	4633      	mov	r3, r6
 80065e0:	461e      	mov	r6, r3
 80065e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065e6:	2a39      	cmp	r2, #57	@ 0x39
 80065e8:	d106      	bne.n	80065f8 <_dtoa_r+0x6d8>
 80065ea:	459a      	cmp	sl, r3
 80065ec:	d1f8      	bne.n	80065e0 <_dtoa_r+0x6c0>
 80065ee:	2230      	movs	r2, #48	@ 0x30
 80065f0:	f108 0801 	add.w	r8, r8, #1
 80065f4:	f88a 2000 	strb.w	r2, [sl]
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	3201      	adds	r2, #1
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	e7a0      	b.n	8006542 <_dtoa_r+0x622>
 8006600:	4b6f      	ldr	r3, [pc, #444]	@ (80067c0 <_dtoa_r+0x8a0>)
 8006602:	2200      	movs	r2, #0
 8006604:	f7fa f818 	bl	8000638 <__aeabi_dmul>
 8006608:	2200      	movs	r2, #0
 800660a:	2300      	movs	r3, #0
 800660c:	4604      	mov	r4, r0
 800660e:	460d      	mov	r5, r1
 8006610:	f7fa fa7a 	bl	8000b08 <__aeabi_dcmpeq>
 8006614:	2800      	cmp	r0, #0
 8006616:	d09f      	beq.n	8006558 <_dtoa_r+0x638>
 8006618:	e7d1      	b.n	80065be <_dtoa_r+0x69e>
 800661a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800661c:	2a00      	cmp	r2, #0
 800661e:	f000 80ea 	beq.w	80067f6 <_dtoa_r+0x8d6>
 8006622:	9a07      	ldr	r2, [sp, #28]
 8006624:	2a01      	cmp	r2, #1
 8006626:	f300 80cd 	bgt.w	80067c4 <_dtoa_r+0x8a4>
 800662a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800662c:	2a00      	cmp	r2, #0
 800662e:	f000 80c1 	beq.w	80067b4 <_dtoa_r+0x894>
 8006632:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006636:	9c08      	ldr	r4, [sp, #32]
 8006638:	9e00      	ldr	r6, [sp, #0]
 800663a:	9a00      	ldr	r2, [sp, #0]
 800663c:	441a      	add	r2, r3
 800663e:	9200      	str	r2, [sp, #0]
 8006640:	9a06      	ldr	r2, [sp, #24]
 8006642:	2101      	movs	r1, #1
 8006644:	441a      	add	r2, r3
 8006646:	4648      	mov	r0, r9
 8006648:	9206      	str	r2, [sp, #24]
 800664a:	f000 fc2d 	bl	8006ea8 <__i2b>
 800664e:	4605      	mov	r5, r0
 8006650:	b166      	cbz	r6, 800666c <_dtoa_r+0x74c>
 8006652:	9b06      	ldr	r3, [sp, #24]
 8006654:	2b00      	cmp	r3, #0
 8006656:	dd09      	ble.n	800666c <_dtoa_r+0x74c>
 8006658:	42b3      	cmp	r3, r6
 800665a:	9a00      	ldr	r2, [sp, #0]
 800665c:	bfa8      	it	ge
 800665e:	4633      	movge	r3, r6
 8006660:	1ad2      	subs	r2, r2, r3
 8006662:	9200      	str	r2, [sp, #0]
 8006664:	9a06      	ldr	r2, [sp, #24]
 8006666:	1af6      	subs	r6, r6, r3
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	9306      	str	r3, [sp, #24]
 800666c:	9b08      	ldr	r3, [sp, #32]
 800666e:	b30b      	cbz	r3, 80066b4 <_dtoa_r+0x794>
 8006670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 80c6 	beq.w	8006804 <_dtoa_r+0x8e4>
 8006678:	2c00      	cmp	r4, #0
 800667a:	f000 80c0 	beq.w	80067fe <_dtoa_r+0x8de>
 800667e:	4629      	mov	r1, r5
 8006680:	4622      	mov	r2, r4
 8006682:	4648      	mov	r0, r9
 8006684:	f000 fcc8 	bl	8007018 <__pow5mult>
 8006688:	9a02      	ldr	r2, [sp, #8]
 800668a:	4601      	mov	r1, r0
 800668c:	4605      	mov	r5, r0
 800668e:	4648      	mov	r0, r9
 8006690:	f000 fc20 	bl	8006ed4 <__multiply>
 8006694:	9902      	ldr	r1, [sp, #8]
 8006696:	4680      	mov	r8, r0
 8006698:	4648      	mov	r0, r9
 800669a:	f000 fb51 	bl	8006d40 <_Bfree>
 800669e:	9b08      	ldr	r3, [sp, #32]
 80066a0:	1b1b      	subs	r3, r3, r4
 80066a2:	9308      	str	r3, [sp, #32]
 80066a4:	f000 80b1 	beq.w	800680a <_dtoa_r+0x8ea>
 80066a8:	9a08      	ldr	r2, [sp, #32]
 80066aa:	4641      	mov	r1, r8
 80066ac:	4648      	mov	r0, r9
 80066ae:	f000 fcb3 	bl	8007018 <__pow5mult>
 80066b2:	9002      	str	r0, [sp, #8]
 80066b4:	2101      	movs	r1, #1
 80066b6:	4648      	mov	r0, r9
 80066b8:	f000 fbf6 	bl	8006ea8 <__i2b>
 80066bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066be:	4604      	mov	r4, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 81d8 	beq.w	8006a76 <_dtoa_r+0xb56>
 80066c6:	461a      	mov	r2, r3
 80066c8:	4601      	mov	r1, r0
 80066ca:	4648      	mov	r0, r9
 80066cc:	f000 fca4 	bl	8007018 <__pow5mult>
 80066d0:	9b07      	ldr	r3, [sp, #28]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	4604      	mov	r4, r0
 80066d6:	f300 809f 	bgt.w	8006818 <_dtoa_r+0x8f8>
 80066da:	9b04      	ldr	r3, [sp, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f040 8097 	bne.w	8006810 <_dtoa_r+0x8f0>
 80066e2:	9b05      	ldr	r3, [sp, #20]
 80066e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f040 8093 	bne.w	8006814 <_dtoa_r+0x8f4>
 80066ee:	9b05      	ldr	r3, [sp, #20]
 80066f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066f4:	0d1b      	lsrs	r3, r3, #20
 80066f6:	051b      	lsls	r3, r3, #20
 80066f8:	b133      	cbz	r3, 8006708 <_dtoa_r+0x7e8>
 80066fa:	9b00      	ldr	r3, [sp, #0]
 80066fc:	3301      	adds	r3, #1
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	9b06      	ldr	r3, [sp, #24]
 8006702:	3301      	adds	r3, #1
 8006704:	9306      	str	r3, [sp, #24]
 8006706:	2301      	movs	r3, #1
 8006708:	9308      	str	r3, [sp, #32]
 800670a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 81b8 	beq.w	8006a82 <_dtoa_r+0xb62>
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006718:	6918      	ldr	r0, [r3, #16]
 800671a:	f000 fb79 	bl	8006e10 <__hi0bits>
 800671e:	f1c0 0020 	rsb	r0, r0, #32
 8006722:	9b06      	ldr	r3, [sp, #24]
 8006724:	4418      	add	r0, r3
 8006726:	f010 001f 	ands.w	r0, r0, #31
 800672a:	f000 8082 	beq.w	8006832 <_dtoa_r+0x912>
 800672e:	f1c0 0320 	rsb	r3, r0, #32
 8006732:	2b04      	cmp	r3, #4
 8006734:	dd73      	ble.n	800681e <_dtoa_r+0x8fe>
 8006736:	9b00      	ldr	r3, [sp, #0]
 8006738:	f1c0 001c 	rsb	r0, r0, #28
 800673c:	4403      	add	r3, r0
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	9b06      	ldr	r3, [sp, #24]
 8006742:	4403      	add	r3, r0
 8006744:	4406      	add	r6, r0
 8006746:	9306      	str	r3, [sp, #24]
 8006748:	9b00      	ldr	r3, [sp, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	dd05      	ble.n	800675a <_dtoa_r+0x83a>
 800674e:	9902      	ldr	r1, [sp, #8]
 8006750:	461a      	mov	r2, r3
 8006752:	4648      	mov	r0, r9
 8006754:	f000 fcba 	bl	80070cc <__lshift>
 8006758:	9002      	str	r0, [sp, #8]
 800675a:	9b06      	ldr	r3, [sp, #24]
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd05      	ble.n	800676c <_dtoa_r+0x84c>
 8006760:	4621      	mov	r1, r4
 8006762:	461a      	mov	r2, r3
 8006764:	4648      	mov	r0, r9
 8006766:	f000 fcb1 	bl	80070cc <__lshift>
 800676a:	4604      	mov	r4, r0
 800676c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800676e:	2b00      	cmp	r3, #0
 8006770:	d061      	beq.n	8006836 <_dtoa_r+0x916>
 8006772:	9802      	ldr	r0, [sp, #8]
 8006774:	4621      	mov	r1, r4
 8006776:	f000 fd15 	bl	80071a4 <__mcmp>
 800677a:	2800      	cmp	r0, #0
 800677c:	da5b      	bge.n	8006836 <_dtoa_r+0x916>
 800677e:	2300      	movs	r3, #0
 8006780:	9902      	ldr	r1, [sp, #8]
 8006782:	220a      	movs	r2, #10
 8006784:	4648      	mov	r0, r9
 8006786:	f000 fafd 	bl	8006d84 <__multadd>
 800678a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678c:	9002      	str	r0, [sp, #8]
 800678e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 8177 	beq.w	8006a86 <_dtoa_r+0xb66>
 8006798:	4629      	mov	r1, r5
 800679a:	2300      	movs	r3, #0
 800679c:	220a      	movs	r2, #10
 800679e:	4648      	mov	r0, r9
 80067a0:	f000 faf0 	bl	8006d84 <__multadd>
 80067a4:	f1bb 0f00 	cmp.w	fp, #0
 80067a8:	4605      	mov	r5, r0
 80067aa:	dc6f      	bgt.n	800688c <_dtoa_r+0x96c>
 80067ac:	9b07      	ldr	r3, [sp, #28]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	dc49      	bgt.n	8006846 <_dtoa_r+0x926>
 80067b2:	e06b      	b.n	800688c <_dtoa_r+0x96c>
 80067b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80067ba:	e73c      	b.n	8006636 <_dtoa_r+0x716>
 80067bc:	3fe00000 	.word	0x3fe00000
 80067c0:	40240000 	.word	0x40240000
 80067c4:	9b03      	ldr	r3, [sp, #12]
 80067c6:	1e5c      	subs	r4, r3, #1
 80067c8:	9b08      	ldr	r3, [sp, #32]
 80067ca:	42a3      	cmp	r3, r4
 80067cc:	db09      	blt.n	80067e2 <_dtoa_r+0x8c2>
 80067ce:	1b1c      	subs	r4, r3, r4
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f6bf af30 	bge.w	8006638 <_dtoa_r+0x718>
 80067d8:	9b00      	ldr	r3, [sp, #0]
 80067da:	9a03      	ldr	r2, [sp, #12]
 80067dc:	1a9e      	subs	r6, r3, r2
 80067de:	2300      	movs	r3, #0
 80067e0:	e72b      	b.n	800663a <_dtoa_r+0x71a>
 80067e2:	9b08      	ldr	r3, [sp, #32]
 80067e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80067e6:	9408      	str	r4, [sp, #32]
 80067e8:	1ae3      	subs	r3, r4, r3
 80067ea:	441a      	add	r2, r3
 80067ec:	9e00      	ldr	r6, [sp, #0]
 80067ee:	9b03      	ldr	r3, [sp, #12]
 80067f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80067f2:	2400      	movs	r4, #0
 80067f4:	e721      	b.n	800663a <_dtoa_r+0x71a>
 80067f6:	9c08      	ldr	r4, [sp, #32]
 80067f8:	9e00      	ldr	r6, [sp, #0]
 80067fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80067fc:	e728      	b.n	8006650 <_dtoa_r+0x730>
 80067fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006802:	e751      	b.n	80066a8 <_dtoa_r+0x788>
 8006804:	9a08      	ldr	r2, [sp, #32]
 8006806:	9902      	ldr	r1, [sp, #8]
 8006808:	e750      	b.n	80066ac <_dtoa_r+0x78c>
 800680a:	f8cd 8008 	str.w	r8, [sp, #8]
 800680e:	e751      	b.n	80066b4 <_dtoa_r+0x794>
 8006810:	2300      	movs	r3, #0
 8006812:	e779      	b.n	8006708 <_dtoa_r+0x7e8>
 8006814:	9b04      	ldr	r3, [sp, #16]
 8006816:	e777      	b.n	8006708 <_dtoa_r+0x7e8>
 8006818:	2300      	movs	r3, #0
 800681a:	9308      	str	r3, [sp, #32]
 800681c:	e779      	b.n	8006712 <_dtoa_r+0x7f2>
 800681e:	d093      	beq.n	8006748 <_dtoa_r+0x828>
 8006820:	9a00      	ldr	r2, [sp, #0]
 8006822:	331c      	adds	r3, #28
 8006824:	441a      	add	r2, r3
 8006826:	9200      	str	r2, [sp, #0]
 8006828:	9a06      	ldr	r2, [sp, #24]
 800682a:	441a      	add	r2, r3
 800682c:	441e      	add	r6, r3
 800682e:	9206      	str	r2, [sp, #24]
 8006830:	e78a      	b.n	8006748 <_dtoa_r+0x828>
 8006832:	4603      	mov	r3, r0
 8006834:	e7f4      	b.n	8006820 <_dtoa_r+0x900>
 8006836:	9b03      	ldr	r3, [sp, #12]
 8006838:	2b00      	cmp	r3, #0
 800683a:	46b8      	mov	r8, r7
 800683c:	dc20      	bgt.n	8006880 <_dtoa_r+0x960>
 800683e:	469b      	mov	fp, r3
 8006840:	9b07      	ldr	r3, [sp, #28]
 8006842:	2b02      	cmp	r3, #2
 8006844:	dd1e      	ble.n	8006884 <_dtoa_r+0x964>
 8006846:	f1bb 0f00 	cmp.w	fp, #0
 800684a:	f47f adb1 	bne.w	80063b0 <_dtoa_r+0x490>
 800684e:	4621      	mov	r1, r4
 8006850:	465b      	mov	r3, fp
 8006852:	2205      	movs	r2, #5
 8006854:	4648      	mov	r0, r9
 8006856:	f000 fa95 	bl	8006d84 <__multadd>
 800685a:	4601      	mov	r1, r0
 800685c:	4604      	mov	r4, r0
 800685e:	9802      	ldr	r0, [sp, #8]
 8006860:	f000 fca0 	bl	80071a4 <__mcmp>
 8006864:	2800      	cmp	r0, #0
 8006866:	f77f ada3 	ble.w	80063b0 <_dtoa_r+0x490>
 800686a:	4656      	mov	r6, sl
 800686c:	2331      	movs	r3, #49	@ 0x31
 800686e:	f806 3b01 	strb.w	r3, [r6], #1
 8006872:	f108 0801 	add.w	r8, r8, #1
 8006876:	e59f      	b.n	80063b8 <_dtoa_r+0x498>
 8006878:	9c03      	ldr	r4, [sp, #12]
 800687a:	46b8      	mov	r8, r7
 800687c:	4625      	mov	r5, r4
 800687e:	e7f4      	b.n	800686a <_dtoa_r+0x94a>
 8006880:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006886:	2b00      	cmp	r3, #0
 8006888:	f000 8101 	beq.w	8006a8e <_dtoa_r+0xb6e>
 800688c:	2e00      	cmp	r6, #0
 800688e:	dd05      	ble.n	800689c <_dtoa_r+0x97c>
 8006890:	4629      	mov	r1, r5
 8006892:	4632      	mov	r2, r6
 8006894:	4648      	mov	r0, r9
 8006896:	f000 fc19 	bl	80070cc <__lshift>
 800689a:	4605      	mov	r5, r0
 800689c:	9b08      	ldr	r3, [sp, #32]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d05c      	beq.n	800695c <_dtoa_r+0xa3c>
 80068a2:	6869      	ldr	r1, [r5, #4]
 80068a4:	4648      	mov	r0, r9
 80068a6:	f000 fa0b 	bl	8006cc0 <_Balloc>
 80068aa:	4606      	mov	r6, r0
 80068ac:	b928      	cbnz	r0, 80068ba <_dtoa_r+0x99a>
 80068ae:	4b82      	ldr	r3, [pc, #520]	@ (8006ab8 <_dtoa_r+0xb98>)
 80068b0:	4602      	mov	r2, r0
 80068b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80068b6:	f7ff bb4a 	b.w	8005f4e <_dtoa_r+0x2e>
 80068ba:	692a      	ldr	r2, [r5, #16]
 80068bc:	3202      	adds	r2, #2
 80068be:	0092      	lsls	r2, r2, #2
 80068c0:	f105 010c 	add.w	r1, r5, #12
 80068c4:	300c      	adds	r0, #12
 80068c6:	f000 fff7 	bl	80078b8 <memcpy>
 80068ca:	2201      	movs	r2, #1
 80068cc:	4631      	mov	r1, r6
 80068ce:	4648      	mov	r0, r9
 80068d0:	f000 fbfc 	bl	80070cc <__lshift>
 80068d4:	f10a 0301 	add.w	r3, sl, #1
 80068d8:	9300      	str	r3, [sp, #0]
 80068da:	eb0a 030b 	add.w	r3, sl, fp
 80068de:	9308      	str	r3, [sp, #32]
 80068e0:	9b04      	ldr	r3, [sp, #16]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	462f      	mov	r7, r5
 80068e8:	9306      	str	r3, [sp, #24]
 80068ea:	4605      	mov	r5, r0
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	9802      	ldr	r0, [sp, #8]
 80068f0:	4621      	mov	r1, r4
 80068f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80068f6:	f7ff fa88 	bl	8005e0a <quorem>
 80068fa:	4603      	mov	r3, r0
 80068fc:	3330      	adds	r3, #48	@ 0x30
 80068fe:	9003      	str	r0, [sp, #12]
 8006900:	4639      	mov	r1, r7
 8006902:	9802      	ldr	r0, [sp, #8]
 8006904:	9309      	str	r3, [sp, #36]	@ 0x24
 8006906:	f000 fc4d 	bl	80071a4 <__mcmp>
 800690a:	462a      	mov	r2, r5
 800690c:	9004      	str	r0, [sp, #16]
 800690e:	4621      	mov	r1, r4
 8006910:	4648      	mov	r0, r9
 8006912:	f000 fc63 	bl	80071dc <__mdiff>
 8006916:	68c2      	ldr	r2, [r0, #12]
 8006918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691a:	4606      	mov	r6, r0
 800691c:	bb02      	cbnz	r2, 8006960 <_dtoa_r+0xa40>
 800691e:	4601      	mov	r1, r0
 8006920:	9802      	ldr	r0, [sp, #8]
 8006922:	f000 fc3f 	bl	80071a4 <__mcmp>
 8006926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006928:	4602      	mov	r2, r0
 800692a:	4631      	mov	r1, r6
 800692c:	4648      	mov	r0, r9
 800692e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006930:	9309      	str	r3, [sp, #36]	@ 0x24
 8006932:	f000 fa05 	bl	8006d40 <_Bfree>
 8006936:	9b07      	ldr	r3, [sp, #28]
 8006938:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800693a:	9e00      	ldr	r6, [sp, #0]
 800693c:	ea42 0103 	orr.w	r1, r2, r3
 8006940:	9b06      	ldr	r3, [sp, #24]
 8006942:	4319      	orrs	r1, r3
 8006944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006946:	d10d      	bne.n	8006964 <_dtoa_r+0xa44>
 8006948:	2b39      	cmp	r3, #57	@ 0x39
 800694a:	d027      	beq.n	800699c <_dtoa_r+0xa7c>
 800694c:	9a04      	ldr	r2, [sp, #16]
 800694e:	2a00      	cmp	r2, #0
 8006950:	dd01      	ble.n	8006956 <_dtoa_r+0xa36>
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	3331      	adds	r3, #49	@ 0x31
 8006956:	f88b 3000 	strb.w	r3, [fp]
 800695a:	e52e      	b.n	80063ba <_dtoa_r+0x49a>
 800695c:	4628      	mov	r0, r5
 800695e:	e7b9      	b.n	80068d4 <_dtoa_r+0x9b4>
 8006960:	2201      	movs	r2, #1
 8006962:	e7e2      	b.n	800692a <_dtoa_r+0xa0a>
 8006964:	9904      	ldr	r1, [sp, #16]
 8006966:	2900      	cmp	r1, #0
 8006968:	db04      	blt.n	8006974 <_dtoa_r+0xa54>
 800696a:	9807      	ldr	r0, [sp, #28]
 800696c:	4301      	orrs	r1, r0
 800696e:	9806      	ldr	r0, [sp, #24]
 8006970:	4301      	orrs	r1, r0
 8006972:	d120      	bne.n	80069b6 <_dtoa_r+0xa96>
 8006974:	2a00      	cmp	r2, #0
 8006976:	ddee      	ble.n	8006956 <_dtoa_r+0xa36>
 8006978:	9902      	ldr	r1, [sp, #8]
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	2201      	movs	r2, #1
 800697e:	4648      	mov	r0, r9
 8006980:	f000 fba4 	bl	80070cc <__lshift>
 8006984:	4621      	mov	r1, r4
 8006986:	9002      	str	r0, [sp, #8]
 8006988:	f000 fc0c 	bl	80071a4 <__mcmp>
 800698c:	2800      	cmp	r0, #0
 800698e:	9b00      	ldr	r3, [sp, #0]
 8006990:	dc02      	bgt.n	8006998 <_dtoa_r+0xa78>
 8006992:	d1e0      	bne.n	8006956 <_dtoa_r+0xa36>
 8006994:	07da      	lsls	r2, r3, #31
 8006996:	d5de      	bpl.n	8006956 <_dtoa_r+0xa36>
 8006998:	2b39      	cmp	r3, #57	@ 0x39
 800699a:	d1da      	bne.n	8006952 <_dtoa_r+0xa32>
 800699c:	2339      	movs	r3, #57	@ 0x39
 800699e:	f88b 3000 	strb.w	r3, [fp]
 80069a2:	4633      	mov	r3, r6
 80069a4:	461e      	mov	r6, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80069ac:	2a39      	cmp	r2, #57	@ 0x39
 80069ae:	d04e      	beq.n	8006a4e <_dtoa_r+0xb2e>
 80069b0:	3201      	adds	r2, #1
 80069b2:	701a      	strb	r2, [r3, #0]
 80069b4:	e501      	b.n	80063ba <_dtoa_r+0x49a>
 80069b6:	2a00      	cmp	r2, #0
 80069b8:	dd03      	ble.n	80069c2 <_dtoa_r+0xaa2>
 80069ba:	2b39      	cmp	r3, #57	@ 0x39
 80069bc:	d0ee      	beq.n	800699c <_dtoa_r+0xa7c>
 80069be:	3301      	adds	r3, #1
 80069c0:	e7c9      	b.n	8006956 <_dtoa_r+0xa36>
 80069c2:	9a00      	ldr	r2, [sp, #0]
 80069c4:	9908      	ldr	r1, [sp, #32]
 80069c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069ca:	428a      	cmp	r2, r1
 80069cc:	d028      	beq.n	8006a20 <_dtoa_r+0xb00>
 80069ce:	9902      	ldr	r1, [sp, #8]
 80069d0:	2300      	movs	r3, #0
 80069d2:	220a      	movs	r2, #10
 80069d4:	4648      	mov	r0, r9
 80069d6:	f000 f9d5 	bl	8006d84 <__multadd>
 80069da:	42af      	cmp	r7, r5
 80069dc:	9002      	str	r0, [sp, #8]
 80069de:	f04f 0300 	mov.w	r3, #0
 80069e2:	f04f 020a 	mov.w	r2, #10
 80069e6:	4639      	mov	r1, r7
 80069e8:	4648      	mov	r0, r9
 80069ea:	d107      	bne.n	80069fc <_dtoa_r+0xadc>
 80069ec:	f000 f9ca 	bl	8006d84 <__multadd>
 80069f0:	4607      	mov	r7, r0
 80069f2:	4605      	mov	r5, r0
 80069f4:	9b00      	ldr	r3, [sp, #0]
 80069f6:	3301      	adds	r3, #1
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	e777      	b.n	80068ec <_dtoa_r+0x9cc>
 80069fc:	f000 f9c2 	bl	8006d84 <__multadd>
 8006a00:	4629      	mov	r1, r5
 8006a02:	4607      	mov	r7, r0
 8006a04:	2300      	movs	r3, #0
 8006a06:	220a      	movs	r2, #10
 8006a08:	4648      	mov	r0, r9
 8006a0a:	f000 f9bb 	bl	8006d84 <__multadd>
 8006a0e:	4605      	mov	r5, r0
 8006a10:	e7f0      	b.n	80069f4 <_dtoa_r+0xad4>
 8006a12:	f1bb 0f00 	cmp.w	fp, #0
 8006a16:	bfcc      	ite	gt
 8006a18:	465e      	movgt	r6, fp
 8006a1a:	2601      	movle	r6, #1
 8006a1c:	4456      	add	r6, sl
 8006a1e:	2700      	movs	r7, #0
 8006a20:	9902      	ldr	r1, [sp, #8]
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	2201      	movs	r2, #1
 8006a26:	4648      	mov	r0, r9
 8006a28:	f000 fb50 	bl	80070cc <__lshift>
 8006a2c:	4621      	mov	r1, r4
 8006a2e:	9002      	str	r0, [sp, #8]
 8006a30:	f000 fbb8 	bl	80071a4 <__mcmp>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	dcb4      	bgt.n	80069a2 <_dtoa_r+0xa82>
 8006a38:	d102      	bne.n	8006a40 <_dtoa_r+0xb20>
 8006a3a:	9b00      	ldr	r3, [sp, #0]
 8006a3c:	07db      	lsls	r3, r3, #31
 8006a3e:	d4b0      	bmi.n	80069a2 <_dtoa_r+0xa82>
 8006a40:	4633      	mov	r3, r6
 8006a42:	461e      	mov	r6, r3
 8006a44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a48:	2a30      	cmp	r2, #48	@ 0x30
 8006a4a:	d0fa      	beq.n	8006a42 <_dtoa_r+0xb22>
 8006a4c:	e4b5      	b.n	80063ba <_dtoa_r+0x49a>
 8006a4e:	459a      	cmp	sl, r3
 8006a50:	d1a8      	bne.n	80069a4 <_dtoa_r+0xa84>
 8006a52:	2331      	movs	r3, #49	@ 0x31
 8006a54:	f108 0801 	add.w	r8, r8, #1
 8006a58:	f88a 3000 	strb.w	r3, [sl]
 8006a5c:	e4ad      	b.n	80063ba <_dtoa_r+0x49a>
 8006a5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006abc <_dtoa_r+0xb9c>
 8006a64:	b11b      	cbz	r3, 8006a6e <_dtoa_r+0xb4e>
 8006a66:	f10a 0308 	add.w	r3, sl, #8
 8006a6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	4650      	mov	r0, sl
 8006a70:	b017      	add	sp, #92	@ 0x5c
 8006a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a76:	9b07      	ldr	r3, [sp, #28]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	f77f ae2e 	ble.w	80066da <_dtoa_r+0x7ba>
 8006a7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a80:	9308      	str	r3, [sp, #32]
 8006a82:	2001      	movs	r0, #1
 8006a84:	e64d      	b.n	8006722 <_dtoa_r+0x802>
 8006a86:	f1bb 0f00 	cmp.w	fp, #0
 8006a8a:	f77f aed9 	ble.w	8006840 <_dtoa_r+0x920>
 8006a8e:	4656      	mov	r6, sl
 8006a90:	9802      	ldr	r0, [sp, #8]
 8006a92:	4621      	mov	r1, r4
 8006a94:	f7ff f9b9 	bl	8005e0a <quorem>
 8006a98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8006aa0:	eba6 020a 	sub.w	r2, r6, sl
 8006aa4:	4593      	cmp	fp, r2
 8006aa6:	ddb4      	ble.n	8006a12 <_dtoa_r+0xaf2>
 8006aa8:	9902      	ldr	r1, [sp, #8]
 8006aaa:	2300      	movs	r3, #0
 8006aac:	220a      	movs	r2, #10
 8006aae:	4648      	mov	r0, r9
 8006ab0:	f000 f968 	bl	8006d84 <__multadd>
 8006ab4:	9002      	str	r0, [sp, #8]
 8006ab6:	e7eb      	b.n	8006a90 <_dtoa_r+0xb70>
 8006ab8:	08009f34 	.word	0x08009f34
 8006abc:	08009eb8 	.word	0x08009eb8

08006ac0 <_free_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	2900      	cmp	r1, #0
 8006ac6:	d041      	beq.n	8006b4c <_free_r+0x8c>
 8006ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006acc:	1f0c      	subs	r4, r1, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bfb8      	it	lt
 8006ad2:	18e4      	addlt	r4, r4, r3
 8006ad4:	f000 f8e8 	bl	8006ca8 <__malloc_lock>
 8006ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b50 <_free_r+0x90>)
 8006ada:	6813      	ldr	r3, [r2, #0]
 8006adc:	b933      	cbnz	r3, 8006aec <_free_r+0x2c>
 8006ade:	6063      	str	r3, [r4, #4]
 8006ae0:	6014      	str	r4, [r2, #0]
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ae8:	f000 b8e4 	b.w	8006cb4 <__malloc_unlock>
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	d908      	bls.n	8006b02 <_free_r+0x42>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	1821      	adds	r1, r4, r0
 8006af4:	428b      	cmp	r3, r1
 8006af6:	bf01      	itttt	eq
 8006af8:	6819      	ldreq	r1, [r3, #0]
 8006afa:	685b      	ldreq	r3, [r3, #4]
 8006afc:	1809      	addeq	r1, r1, r0
 8006afe:	6021      	streq	r1, [r4, #0]
 8006b00:	e7ed      	b.n	8006ade <_free_r+0x1e>
 8006b02:	461a      	mov	r2, r3
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	b10b      	cbz	r3, 8006b0c <_free_r+0x4c>
 8006b08:	42a3      	cmp	r3, r4
 8006b0a:	d9fa      	bls.n	8006b02 <_free_r+0x42>
 8006b0c:	6811      	ldr	r1, [r2, #0]
 8006b0e:	1850      	adds	r0, r2, r1
 8006b10:	42a0      	cmp	r0, r4
 8006b12:	d10b      	bne.n	8006b2c <_free_r+0x6c>
 8006b14:	6820      	ldr	r0, [r4, #0]
 8006b16:	4401      	add	r1, r0
 8006b18:	1850      	adds	r0, r2, r1
 8006b1a:	4283      	cmp	r3, r0
 8006b1c:	6011      	str	r1, [r2, #0]
 8006b1e:	d1e0      	bne.n	8006ae2 <_free_r+0x22>
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	6053      	str	r3, [r2, #4]
 8006b26:	4408      	add	r0, r1
 8006b28:	6010      	str	r0, [r2, #0]
 8006b2a:	e7da      	b.n	8006ae2 <_free_r+0x22>
 8006b2c:	d902      	bls.n	8006b34 <_free_r+0x74>
 8006b2e:	230c      	movs	r3, #12
 8006b30:	602b      	str	r3, [r5, #0]
 8006b32:	e7d6      	b.n	8006ae2 <_free_r+0x22>
 8006b34:	6820      	ldr	r0, [r4, #0]
 8006b36:	1821      	adds	r1, r4, r0
 8006b38:	428b      	cmp	r3, r1
 8006b3a:	bf04      	itt	eq
 8006b3c:	6819      	ldreq	r1, [r3, #0]
 8006b3e:	685b      	ldreq	r3, [r3, #4]
 8006b40:	6063      	str	r3, [r4, #4]
 8006b42:	bf04      	itt	eq
 8006b44:	1809      	addeq	r1, r1, r0
 8006b46:	6021      	streq	r1, [r4, #0]
 8006b48:	6054      	str	r4, [r2, #4]
 8006b4a:	e7ca      	b.n	8006ae2 <_free_r+0x22>
 8006b4c:	bd38      	pop	{r3, r4, r5, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000494 	.word	0x20000494

08006b54 <malloc>:
 8006b54:	4b02      	ldr	r3, [pc, #8]	@ (8006b60 <malloc+0xc>)
 8006b56:	4601      	mov	r1, r0
 8006b58:	6818      	ldr	r0, [r3, #0]
 8006b5a:	f000 b825 	b.w	8006ba8 <_malloc_r>
 8006b5e:	bf00      	nop
 8006b60:	20000018 	.word	0x20000018

08006b64 <sbrk_aligned>:
 8006b64:	b570      	push	{r4, r5, r6, lr}
 8006b66:	4e0f      	ldr	r6, [pc, #60]	@ (8006ba4 <sbrk_aligned+0x40>)
 8006b68:	460c      	mov	r4, r1
 8006b6a:	6831      	ldr	r1, [r6, #0]
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	b911      	cbnz	r1, 8006b76 <sbrk_aligned+0x12>
 8006b70:	f000 fe92 	bl	8007898 <_sbrk_r>
 8006b74:	6030      	str	r0, [r6, #0]
 8006b76:	4621      	mov	r1, r4
 8006b78:	4628      	mov	r0, r5
 8006b7a:	f000 fe8d 	bl	8007898 <_sbrk_r>
 8006b7e:	1c43      	adds	r3, r0, #1
 8006b80:	d103      	bne.n	8006b8a <sbrk_aligned+0x26>
 8006b82:	f04f 34ff 	mov.w	r4, #4294967295
 8006b86:	4620      	mov	r0, r4
 8006b88:	bd70      	pop	{r4, r5, r6, pc}
 8006b8a:	1cc4      	adds	r4, r0, #3
 8006b8c:	f024 0403 	bic.w	r4, r4, #3
 8006b90:	42a0      	cmp	r0, r4
 8006b92:	d0f8      	beq.n	8006b86 <sbrk_aligned+0x22>
 8006b94:	1a21      	subs	r1, r4, r0
 8006b96:	4628      	mov	r0, r5
 8006b98:	f000 fe7e 	bl	8007898 <_sbrk_r>
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	d1f2      	bne.n	8006b86 <sbrk_aligned+0x22>
 8006ba0:	e7ef      	b.n	8006b82 <sbrk_aligned+0x1e>
 8006ba2:	bf00      	nop
 8006ba4:	20000490 	.word	0x20000490

08006ba8 <_malloc_r>:
 8006ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bac:	1ccd      	adds	r5, r1, #3
 8006bae:	f025 0503 	bic.w	r5, r5, #3
 8006bb2:	3508      	adds	r5, #8
 8006bb4:	2d0c      	cmp	r5, #12
 8006bb6:	bf38      	it	cc
 8006bb8:	250c      	movcc	r5, #12
 8006bba:	2d00      	cmp	r5, #0
 8006bbc:	4606      	mov	r6, r0
 8006bbe:	db01      	blt.n	8006bc4 <_malloc_r+0x1c>
 8006bc0:	42a9      	cmp	r1, r5
 8006bc2:	d904      	bls.n	8006bce <_malloc_r+0x26>
 8006bc4:	230c      	movs	r3, #12
 8006bc6:	6033      	str	r3, [r6, #0]
 8006bc8:	2000      	movs	r0, #0
 8006bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ca4 <_malloc_r+0xfc>
 8006bd2:	f000 f869 	bl	8006ca8 <__malloc_lock>
 8006bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bda:	461c      	mov	r4, r3
 8006bdc:	bb44      	cbnz	r4, 8006c30 <_malloc_r+0x88>
 8006bde:	4629      	mov	r1, r5
 8006be0:	4630      	mov	r0, r6
 8006be2:	f7ff ffbf 	bl	8006b64 <sbrk_aligned>
 8006be6:	1c43      	adds	r3, r0, #1
 8006be8:	4604      	mov	r4, r0
 8006bea:	d158      	bne.n	8006c9e <_malloc_r+0xf6>
 8006bec:	f8d8 4000 	ldr.w	r4, [r8]
 8006bf0:	4627      	mov	r7, r4
 8006bf2:	2f00      	cmp	r7, #0
 8006bf4:	d143      	bne.n	8006c7e <_malloc_r+0xd6>
 8006bf6:	2c00      	cmp	r4, #0
 8006bf8:	d04b      	beq.n	8006c92 <_malloc_r+0xea>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	4639      	mov	r1, r7
 8006bfe:	4630      	mov	r0, r6
 8006c00:	eb04 0903 	add.w	r9, r4, r3
 8006c04:	f000 fe48 	bl	8007898 <_sbrk_r>
 8006c08:	4581      	cmp	r9, r0
 8006c0a:	d142      	bne.n	8006c92 <_malloc_r+0xea>
 8006c0c:	6821      	ldr	r1, [r4, #0]
 8006c0e:	1a6d      	subs	r5, r5, r1
 8006c10:	4629      	mov	r1, r5
 8006c12:	4630      	mov	r0, r6
 8006c14:	f7ff ffa6 	bl	8006b64 <sbrk_aligned>
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d03a      	beq.n	8006c92 <_malloc_r+0xea>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	442b      	add	r3, r5
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	f8d8 3000 	ldr.w	r3, [r8]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	bb62      	cbnz	r2, 8006c84 <_malloc_r+0xdc>
 8006c2a:	f8c8 7000 	str.w	r7, [r8]
 8006c2e:	e00f      	b.n	8006c50 <_malloc_r+0xa8>
 8006c30:	6822      	ldr	r2, [r4, #0]
 8006c32:	1b52      	subs	r2, r2, r5
 8006c34:	d420      	bmi.n	8006c78 <_malloc_r+0xd0>
 8006c36:	2a0b      	cmp	r2, #11
 8006c38:	d917      	bls.n	8006c6a <_malloc_r+0xc2>
 8006c3a:	1961      	adds	r1, r4, r5
 8006c3c:	42a3      	cmp	r3, r4
 8006c3e:	6025      	str	r5, [r4, #0]
 8006c40:	bf18      	it	ne
 8006c42:	6059      	strne	r1, [r3, #4]
 8006c44:	6863      	ldr	r3, [r4, #4]
 8006c46:	bf08      	it	eq
 8006c48:	f8c8 1000 	streq.w	r1, [r8]
 8006c4c:	5162      	str	r2, [r4, r5]
 8006c4e:	604b      	str	r3, [r1, #4]
 8006c50:	4630      	mov	r0, r6
 8006c52:	f000 f82f 	bl	8006cb4 <__malloc_unlock>
 8006c56:	f104 000b 	add.w	r0, r4, #11
 8006c5a:	1d23      	adds	r3, r4, #4
 8006c5c:	f020 0007 	bic.w	r0, r0, #7
 8006c60:	1ac2      	subs	r2, r0, r3
 8006c62:	bf1c      	itt	ne
 8006c64:	1a1b      	subne	r3, r3, r0
 8006c66:	50a3      	strne	r3, [r4, r2]
 8006c68:	e7af      	b.n	8006bca <_malloc_r+0x22>
 8006c6a:	6862      	ldr	r2, [r4, #4]
 8006c6c:	42a3      	cmp	r3, r4
 8006c6e:	bf0c      	ite	eq
 8006c70:	f8c8 2000 	streq.w	r2, [r8]
 8006c74:	605a      	strne	r2, [r3, #4]
 8006c76:	e7eb      	b.n	8006c50 <_malloc_r+0xa8>
 8006c78:	4623      	mov	r3, r4
 8006c7a:	6864      	ldr	r4, [r4, #4]
 8006c7c:	e7ae      	b.n	8006bdc <_malloc_r+0x34>
 8006c7e:	463c      	mov	r4, r7
 8006c80:	687f      	ldr	r7, [r7, #4]
 8006c82:	e7b6      	b.n	8006bf2 <_malloc_r+0x4a>
 8006c84:	461a      	mov	r2, r3
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	42a3      	cmp	r3, r4
 8006c8a:	d1fb      	bne.n	8006c84 <_malloc_r+0xdc>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	6053      	str	r3, [r2, #4]
 8006c90:	e7de      	b.n	8006c50 <_malloc_r+0xa8>
 8006c92:	230c      	movs	r3, #12
 8006c94:	6033      	str	r3, [r6, #0]
 8006c96:	4630      	mov	r0, r6
 8006c98:	f000 f80c 	bl	8006cb4 <__malloc_unlock>
 8006c9c:	e794      	b.n	8006bc8 <_malloc_r+0x20>
 8006c9e:	6005      	str	r5, [r0, #0]
 8006ca0:	e7d6      	b.n	8006c50 <_malloc_r+0xa8>
 8006ca2:	bf00      	nop
 8006ca4:	20000494 	.word	0x20000494

08006ca8 <__malloc_lock>:
 8006ca8:	4801      	ldr	r0, [pc, #4]	@ (8006cb0 <__malloc_lock+0x8>)
 8006caa:	f7ff b8ac 	b.w	8005e06 <__retarget_lock_acquire_recursive>
 8006cae:	bf00      	nop
 8006cb0:	2000048c 	.word	0x2000048c

08006cb4 <__malloc_unlock>:
 8006cb4:	4801      	ldr	r0, [pc, #4]	@ (8006cbc <__malloc_unlock+0x8>)
 8006cb6:	f7ff b8a7 	b.w	8005e08 <__retarget_lock_release_recursive>
 8006cba:	bf00      	nop
 8006cbc:	2000048c 	.word	0x2000048c

08006cc0 <_Balloc>:
 8006cc0:	b570      	push	{r4, r5, r6, lr}
 8006cc2:	69c6      	ldr	r6, [r0, #28]
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	460d      	mov	r5, r1
 8006cc8:	b976      	cbnz	r6, 8006ce8 <_Balloc+0x28>
 8006cca:	2010      	movs	r0, #16
 8006ccc:	f7ff ff42 	bl	8006b54 <malloc>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	61e0      	str	r0, [r4, #28]
 8006cd4:	b920      	cbnz	r0, 8006ce0 <_Balloc+0x20>
 8006cd6:	4b18      	ldr	r3, [pc, #96]	@ (8006d38 <_Balloc+0x78>)
 8006cd8:	4818      	ldr	r0, [pc, #96]	@ (8006d3c <_Balloc+0x7c>)
 8006cda:	216b      	movs	r1, #107	@ 0x6b
 8006cdc:	f000 fdfa 	bl	80078d4 <__assert_func>
 8006ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ce4:	6006      	str	r6, [r0, #0]
 8006ce6:	60c6      	str	r6, [r0, #12]
 8006ce8:	69e6      	ldr	r6, [r4, #28]
 8006cea:	68f3      	ldr	r3, [r6, #12]
 8006cec:	b183      	cbz	r3, 8006d10 <_Balloc+0x50>
 8006cee:	69e3      	ldr	r3, [r4, #28]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cf6:	b9b8      	cbnz	r0, 8006d28 <_Balloc+0x68>
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	fa01 f605 	lsl.w	r6, r1, r5
 8006cfe:	1d72      	adds	r2, r6, #5
 8006d00:	0092      	lsls	r2, r2, #2
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 fe04 	bl	8007910 <_calloc_r>
 8006d08:	b160      	cbz	r0, 8006d24 <_Balloc+0x64>
 8006d0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d0e:	e00e      	b.n	8006d2e <_Balloc+0x6e>
 8006d10:	2221      	movs	r2, #33	@ 0x21
 8006d12:	2104      	movs	r1, #4
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fdfb 	bl	8007910 <_calloc_r>
 8006d1a:	69e3      	ldr	r3, [r4, #28]
 8006d1c:	60f0      	str	r0, [r6, #12]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e4      	bne.n	8006cee <_Balloc+0x2e>
 8006d24:	2000      	movs	r0, #0
 8006d26:	bd70      	pop	{r4, r5, r6, pc}
 8006d28:	6802      	ldr	r2, [r0, #0]
 8006d2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d2e:	2300      	movs	r3, #0
 8006d30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d34:	e7f7      	b.n	8006d26 <_Balloc+0x66>
 8006d36:	bf00      	nop
 8006d38:	08009ec5 	.word	0x08009ec5
 8006d3c:	08009f45 	.word	0x08009f45

08006d40 <_Bfree>:
 8006d40:	b570      	push	{r4, r5, r6, lr}
 8006d42:	69c6      	ldr	r6, [r0, #28]
 8006d44:	4605      	mov	r5, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	b976      	cbnz	r6, 8006d68 <_Bfree+0x28>
 8006d4a:	2010      	movs	r0, #16
 8006d4c:	f7ff ff02 	bl	8006b54 <malloc>
 8006d50:	4602      	mov	r2, r0
 8006d52:	61e8      	str	r0, [r5, #28]
 8006d54:	b920      	cbnz	r0, 8006d60 <_Bfree+0x20>
 8006d56:	4b09      	ldr	r3, [pc, #36]	@ (8006d7c <_Bfree+0x3c>)
 8006d58:	4809      	ldr	r0, [pc, #36]	@ (8006d80 <_Bfree+0x40>)
 8006d5a:	218f      	movs	r1, #143	@ 0x8f
 8006d5c:	f000 fdba 	bl	80078d4 <__assert_func>
 8006d60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d64:	6006      	str	r6, [r0, #0]
 8006d66:	60c6      	str	r6, [r0, #12]
 8006d68:	b13c      	cbz	r4, 8006d7a <_Bfree+0x3a>
 8006d6a:	69eb      	ldr	r3, [r5, #28]
 8006d6c:	6862      	ldr	r2, [r4, #4]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d74:	6021      	str	r1, [r4, #0]
 8006d76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d7a:	bd70      	pop	{r4, r5, r6, pc}
 8006d7c:	08009ec5 	.word	0x08009ec5
 8006d80:	08009f45 	.word	0x08009f45

08006d84 <__multadd>:
 8006d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d88:	690d      	ldr	r5, [r1, #16]
 8006d8a:	4607      	mov	r7, r0
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	461e      	mov	r6, r3
 8006d90:	f101 0c14 	add.w	ip, r1, #20
 8006d94:	2000      	movs	r0, #0
 8006d96:	f8dc 3000 	ldr.w	r3, [ip]
 8006d9a:	b299      	uxth	r1, r3
 8006d9c:	fb02 6101 	mla	r1, r2, r1, r6
 8006da0:	0c1e      	lsrs	r6, r3, #16
 8006da2:	0c0b      	lsrs	r3, r1, #16
 8006da4:	fb02 3306 	mla	r3, r2, r6, r3
 8006da8:	b289      	uxth	r1, r1
 8006daa:	3001      	adds	r0, #1
 8006dac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006db0:	4285      	cmp	r5, r0
 8006db2:	f84c 1b04 	str.w	r1, [ip], #4
 8006db6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006dba:	dcec      	bgt.n	8006d96 <__multadd+0x12>
 8006dbc:	b30e      	cbz	r6, 8006e02 <__multadd+0x7e>
 8006dbe:	68a3      	ldr	r3, [r4, #8]
 8006dc0:	42ab      	cmp	r3, r5
 8006dc2:	dc19      	bgt.n	8006df8 <__multadd+0x74>
 8006dc4:	6861      	ldr	r1, [r4, #4]
 8006dc6:	4638      	mov	r0, r7
 8006dc8:	3101      	adds	r1, #1
 8006dca:	f7ff ff79 	bl	8006cc0 <_Balloc>
 8006dce:	4680      	mov	r8, r0
 8006dd0:	b928      	cbnz	r0, 8006dde <__multadd+0x5a>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e08 <__multadd+0x84>)
 8006dd6:	480d      	ldr	r0, [pc, #52]	@ (8006e0c <__multadd+0x88>)
 8006dd8:	21ba      	movs	r1, #186	@ 0xba
 8006dda:	f000 fd7b 	bl	80078d4 <__assert_func>
 8006dde:	6922      	ldr	r2, [r4, #16]
 8006de0:	3202      	adds	r2, #2
 8006de2:	f104 010c 	add.w	r1, r4, #12
 8006de6:	0092      	lsls	r2, r2, #2
 8006de8:	300c      	adds	r0, #12
 8006dea:	f000 fd65 	bl	80078b8 <memcpy>
 8006dee:	4621      	mov	r1, r4
 8006df0:	4638      	mov	r0, r7
 8006df2:	f7ff ffa5 	bl	8006d40 <_Bfree>
 8006df6:	4644      	mov	r4, r8
 8006df8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dfc:	3501      	adds	r5, #1
 8006dfe:	615e      	str	r6, [r3, #20]
 8006e00:	6125      	str	r5, [r4, #16]
 8006e02:	4620      	mov	r0, r4
 8006e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e08:	08009f34 	.word	0x08009f34
 8006e0c:	08009f45 	.word	0x08009f45

08006e10 <__hi0bits>:
 8006e10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e14:	4603      	mov	r3, r0
 8006e16:	bf36      	itet	cc
 8006e18:	0403      	lslcc	r3, r0, #16
 8006e1a:	2000      	movcs	r0, #0
 8006e1c:	2010      	movcc	r0, #16
 8006e1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e22:	bf3c      	itt	cc
 8006e24:	021b      	lslcc	r3, r3, #8
 8006e26:	3008      	addcc	r0, #8
 8006e28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e2c:	bf3c      	itt	cc
 8006e2e:	011b      	lslcc	r3, r3, #4
 8006e30:	3004      	addcc	r0, #4
 8006e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e36:	bf3c      	itt	cc
 8006e38:	009b      	lslcc	r3, r3, #2
 8006e3a:	3002      	addcc	r0, #2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	db05      	blt.n	8006e4c <__hi0bits+0x3c>
 8006e40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e44:	f100 0001 	add.w	r0, r0, #1
 8006e48:	bf08      	it	eq
 8006e4a:	2020      	moveq	r0, #32
 8006e4c:	4770      	bx	lr

08006e4e <__lo0bits>:
 8006e4e:	6803      	ldr	r3, [r0, #0]
 8006e50:	4602      	mov	r2, r0
 8006e52:	f013 0007 	ands.w	r0, r3, #7
 8006e56:	d00b      	beq.n	8006e70 <__lo0bits+0x22>
 8006e58:	07d9      	lsls	r1, r3, #31
 8006e5a:	d421      	bmi.n	8006ea0 <__lo0bits+0x52>
 8006e5c:	0798      	lsls	r0, r3, #30
 8006e5e:	bf49      	itett	mi
 8006e60:	085b      	lsrmi	r3, r3, #1
 8006e62:	089b      	lsrpl	r3, r3, #2
 8006e64:	2001      	movmi	r0, #1
 8006e66:	6013      	strmi	r3, [r2, #0]
 8006e68:	bf5c      	itt	pl
 8006e6a:	6013      	strpl	r3, [r2, #0]
 8006e6c:	2002      	movpl	r0, #2
 8006e6e:	4770      	bx	lr
 8006e70:	b299      	uxth	r1, r3
 8006e72:	b909      	cbnz	r1, 8006e78 <__lo0bits+0x2a>
 8006e74:	0c1b      	lsrs	r3, r3, #16
 8006e76:	2010      	movs	r0, #16
 8006e78:	b2d9      	uxtb	r1, r3
 8006e7a:	b909      	cbnz	r1, 8006e80 <__lo0bits+0x32>
 8006e7c:	3008      	adds	r0, #8
 8006e7e:	0a1b      	lsrs	r3, r3, #8
 8006e80:	0719      	lsls	r1, r3, #28
 8006e82:	bf04      	itt	eq
 8006e84:	091b      	lsreq	r3, r3, #4
 8006e86:	3004      	addeq	r0, #4
 8006e88:	0799      	lsls	r1, r3, #30
 8006e8a:	bf04      	itt	eq
 8006e8c:	089b      	lsreq	r3, r3, #2
 8006e8e:	3002      	addeq	r0, #2
 8006e90:	07d9      	lsls	r1, r3, #31
 8006e92:	d403      	bmi.n	8006e9c <__lo0bits+0x4e>
 8006e94:	085b      	lsrs	r3, r3, #1
 8006e96:	f100 0001 	add.w	r0, r0, #1
 8006e9a:	d003      	beq.n	8006ea4 <__lo0bits+0x56>
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	4770      	bx	lr
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	4770      	bx	lr
 8006ea4:	2020      	movs	r0, #32
 8006ea6:	4770      	bx	lr

08006ea8 <__i2b>:
 8006ea8:	b510      	push	{r4, lr}
 8006eaa:	460c      	mov	r4, r1
 8006eac:	2101      	movs	r1, #1
 8006eae:	f7ff ff07 	bl	8006cc0 <_Balloc>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	b928      	cbnz	r0, 8006ec2 <__i2b+0x1a>
 8006eb6:	4b05      	ldr	r3, [pc, #20]	@ (8006ecc <__i2b+0x24>)
 8006eb8:	4805      	ldr	r0, [pc, #20]	@ (8006ed0 <__i2b+0x28>)
 8006eba:	f240 1145 	movw	r1, #325	@ 0x145
 8006ebe:	f000 fd09 	bl	80078d4 <__assert_func>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	6144      	str	r4, [r0, #20]
 8006ec6:	6103      	str	r3, [r0, #16]
 8006ec8:	bd10      	pop	{r4, pc}
 8006eca:	bf00      	nop
 8006ecc:	08009f34 	.word	0x08009f34
 8006ed0:	08009f45 	.word	0x08009f45

08006ed4 <__multiply>:
 8006ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed8:	4617      	mov	r7, r2
 8006eda:	690a      	ldr	r2, [r1, #16]
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	bfa8      	it	ge
 8006ee2:	463b      	movge	r3, r7
 8006ee4:	4689      	mov	r9, r1
 8006ee6:	bfa4      	itt	ge
 8006ee8:	460f      	movge	r7, r1
 8006eea:	4699      	movge	r9, r3
 8006eec:	693d      	ldr	r5, [r7, #16]
 8006eee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	6879      	ldr	r1, [r7, #4]
 8006ef6:	eb05 060a 	add.w	r6, r5, sl
 8006efa:	42b3      	cmp	r3, r6
 8006efc:	b085      	sub	sp, #20
 8006efe:	bfb8      	it	lt
 8006f00:	3101      	addlt	r1, #1
 8006f02:	f7ff fedd 	bl	8006cc0 <_Balloc>
 8006f06:	b930      	cbnz	r0, 8006f16 <__multiply+0x42>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	4b41      	ldr	r3, [pc, #260]	@ (8007010 <__multiply+0x13c>)
 8006f0c:	4841      	ldr	r0, [pc, #260]	@ (8007014 <__multiply+0x140>)
 8006f0e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f12:	f000 fcdf 	bl	80078d4 <__assert_func>
 8006f16:	f100 0414 	add.w	r4, r0, #20
 8006f1a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006f1e:	4623      	mov	r3, r4
 8006f20:	2200      	movs	r2, #0
 8006f22:	4573      	cmp	r3, lr
 8006f24:	d320      	bcc.n	8006f68 <__multiply+0x94>
 8006f26:	f107 0814 	add.w	r8, r7, #20
 8006f2a:	f109 0114 	add.w	r1, r9, #20
 8006f2e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006f32:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006f36:	9302      	str	r3, [sp, #8]
 8006f38:	1beb      	subs	r3, r5, r7
 8006f3a:	3b15      	subs	r3, #21
 8006f3c:	f023 0303 	bic.w	r3, r3, #3
 8006f40:	3304      	adds	r3, #4
 8006f42:	3715      	adds	r7, #21
 8006f44:	42bd      	cmp	r5, r7
 8006f46:	bf38      	it	cc
 8006f48:	2304      	movcc	r3, #4
 8006f4a:	9301      	str	r3, [sp, #4]
 8006f4c:	9b02      	ldr	r3, [sp, #8]
 8006f4e:	9103      	str	r1, [sp, #12]
 8006f50:	428b      	cmp	r3, r1
 8006f52:	d80c      	bhi.n	8006f6e <__multiply+0x9a>
 8006f54:	2e00      	cmp	r6, #0
 8006f56:	dd03      	ble.n	8006f60 <__multiply+0x8c>
 8006f58:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d055      	beq.n	800700c <__multiply+0x138>
 8006f60:	6106      	str	r6, [r0, #16]
 8006f62:	b005      	add	sp, #20
 8006f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f68:	f843 2b04 	str.w	r2, [r3], #4
 8006f6c:	e7d9      	b.n	8006f22 <__multiply+0x4e>
 8006f6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f72:	f1ba 0f00 	cmp.w	sl, #0
 8006f76:	d01f      	beq.n	8006fb8 <__multiply+0xe4>
 8006f78:	46c4      	mov	ip, r8
 8006f7a:	46a1      	mov	r9, r4
 8006f7c:	2700      	movs	r7, #0
 8006f7e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f82:	f8d9 3000 	ldr.w	r3, [r9]
 8006f86:	fa1f fb82 	uxth.w	fp, r2
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f90:	443b      	add	r3, r7
 8006f92:	f8d9 7000 	ldr.w	r7, [r9]
 8006f96:	0c12      	lsrs	r2, r2, #16
 8006f98:	0c3f      	lsrs	r7, r7, #16
 8006f9a:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fa8:	4565      	cmp	r5, ip
 8006faa:	f849 3b04 	str.w	r3, [r9], #4
 8006fae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006fb2:	d8e4      	bhi.n	8006f7e <__multiply+0xaa>
 8006fb4:	9b01      	ldr	r3, [sp, #4]
 8006fb6:	50e7      	str	r7, [r4, r3]
 8006fb8:	9b03      	ldr	r3, [sp, #12]
 8006fba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006fbe:	3104      	adds	r1, #4
 8006fc0:	f1b9 0f00 	cmp.w	r9, #0
 8006fc4:	d020      	beq.n	8007008 <__multiply+0x134>
 8006fc6:	6823      	ldr	r3, [r4, #0]
 8006fc8:	4647      	mov	r7, r8
 8006fca:	46a4      	mov	ip, r4
 8006fcc:	f04f 0a00 	mov.w	sl, #0
 8006fd0:	f8b7 b000 	ldrh.w	fp, [r7]
 8006fd4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006fd8:	fb09 220b 	mla	r2, r9, fp, r2
 8006fdc:	4452      	add	r2, sl
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fe4:	f84c 3b04 	str.w	r3, [ip], #4
 8006fe8:	f857 3b04 	ldr.w	r3, [r7], #4
 8006fec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ff0:	f8bc 3000 	ldrh.w	r3, [ip]
 8006ff4:	fb09 330a 	mla	r3, r9, sl, r3
 8006ff8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006ffc:	42bd      	cmp	r5, r7
 8006ffe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007002:	d8e5      	bhi.n	8006fd0 <__multiply+0xfc>
 8007004:	9a01      	ldr	r2, [sp, #4]
 8007006:	50a3      	str	r3, [r4, r2]
 8007008:	3404      	adds	r4, #4
 800700a:	e79f      	b.n	8006f4c <__multiply+0x78>
 800700c:	3e01      	subs	r6, #1
 800700e:	e7a1      	b.n	8006f54 <__multiply+0x80>
 8007010:	08009f34 	.word	0x08009f34
 8007014:	08009f45 	.word	0x08009f45

08007018 <__pow5mult>:
 8007018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800701c:	4615      	mov	r5, r2
 800701e:	f012 0203 	ands.w	r2, r2, #3
 8007022:	4607      	mov	r7, r0
 8007024:	460e      	mov	r6, r1
 8007026:	d007      	beq.n	8007038 <__pow5mult+0x20>
 8007028:	4c25      	ldr	r4, [pc, #148]	@ (80070c0 <__pow5mult+0xa8>)
 800702a:	3a01      	subs	r2, #1
 800702c:	2300      	movs	r3, #0
 800702e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007032:	f7ff fea7 	bl	8006d84 <__multadd>
 8007036:	4606      	mov	r6, r0
 8007038:	10ad      	asrs	r5, r5, #2
 800703a:	d03d      	beq.n	80070b8 <__pow5mult+0xa0>
 800703c:	69fc      	ldr	r4, [r7, #28]
 800703e:	b97c      	cbnz	r4, 8007060 <__pow5mult+0x48>
 8007040:	2010      	movs	r0, #16
 8007042:	f7ff fd87 	bl	8006b54 <malloc>
 8007046:	4602      	mov	r2, r0
 8007048:	61f8      	str	r0, [r7, #28]
 800704a:	b928      	cbnz	r0, 8007058 <__pow5mult+0x40>
 800704c:	4b1d      	ldr	r3, [pc, #116]	@ (80070c4 <__pow5mult+0xac>)
 800704e:	481e      	ldr	r0, [pc, #120]	@ (80070c8 <__pow5mult+0xb0>)
 8007050:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007054:	f000 fc3e 	bl	80078d4 <__assert_func>
 8007058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800705c:	6004      	str	r4, [r0, #0]
 800705e:	60c4      	str	r4, [r0, #12]
 8007060:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007068:	b94c      	cbnz	r4, 800707e <__pow5mult+0x66>
 800706a:	f240 2171 	movw	r1, #625	@ 0x271
 800706e:	4638      	mov	r0, r7
 8007070:	f7ff ff1a 	bl	8006ea8 <__i2b>
 8007074:	2300      	movs	r3, #0
 8007076:	f8c8 0008 	str.w	r0, [r8, #8]
 800707a:	4604      	mov	r4, r0
 800707c:	6003      	str	r3, [r0, #0]
 800707e:	f04f 0900 	mov.w	r9, #0
 8007082:	07eb      	lsls	r3, r5, #31
 8007084:	d50a      	bpl.n	800709c <__pow5mult+0x84>
 8007086:	4631      	mov	r1, r6
 8007088:	4622      	mov	r2, r4
 800708a:	4638      	mov	r0, r7
 800708c:	f7ff ff22 	bl	8006ed4 <__multiply>
 8007090:	4631      	mov	r1, r6
 8007092:	4680      	mov	r8, r0
 8007094:	4638      	mov	r0, r7
 8007096:	f7ff fe53 	bl	8006d40 <_Bfree>
 800709a:	4646      	mov	r6, r8
 800709c:	106d      	asrs	r5, r5, #1
 800709e:	d00b      	beq.n	80070b8 <__pow5mult+0xa0>
 80070a0:	6820      	ldr	r0, [r4, #0]
 80070a2:	b938      	cbnz	r0, 80070b4 <__pow5mult+0x9c>
 80070a4:	4622      	mov	r2, r4
 80070a6:	4621      	mov	r1, r4
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff ff13 	bl	8006ed4 <__multiply>
 80070ae:	6020      	str	r0, [r4, #0]
 80070b0:	f8c0 9000 	str.w	r9, [r0]
 80070b4:	4604      	mov	r4, r0
 80070b6:	e7e4      	b.n	8007082 <__pow5mult+0x6a>
 80070b8:	4630      	mov	r0, r6
 80070ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070be:	bf00      	nop
 80070c0:	08009ff8 	.word	0x08009ff8
 80070c4:	08009ec5 	.word	0x08009ec5
 80070c8:	08009f45 	.word	0x08009f45

080070cc <__lshift>:
 80070cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d0:	460c      	mov	r4, r1
 80070d2:	6849      	ldr	r1, [r1, #4]
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070da:	68a3      	ldr	r3, [r4, #8]
 80070dc:	4607      	mov	r7, r0
 80070de:	4691      	mov	r9, r2
 80070e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070e4:	f108 0601 	add.w	r6, r8, #1
 80070e8:	42b3      	cmp	r3, r6
 80070ea:	db0b      	blt.n	8007104 <__lshift+0x38>
 80070ec:	4638      	mov	r0, r7
 80070ee:	f7ff fde7 	bl	8006cc0 <_Balloc>
 80070f2:	4605      	mov	r5, r0
 80070f4:	b948      	cbnz	r0, 800710a <__lshift+0x3e>
 80070f6:	4602      	mov	r2, r0
 80070f8:	4b28      	ldr	r3, [pc, #160]	@ (800719c <__lshift+0xd0>)
 80070fa:	4829      	ldr	r0, [pc, #164]	@ (80071a0 <__lshift+0xd4>)
 80070fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007100:	f000 fbe8 	bl	80078d4 <__assert_func>
 8007104:	3101      	adds	r1, #1
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	e7ee      	b.n	80070e8 <__lshift+0x1c>
 800710a:	2300      	movs	r3, #0
 800710c:	f100 0114 	add.w	r1, r0, #20
 8007110:	f100 0210 	add.w	r2, r0, #16
 8007114:	4618      	mov	r0, r3
 8007116:	4553      	cmp	r3, sl
 8007118:	db33      	blt.n	8007182 <__lshift+0xb6>
 800711a:	6920      	ldr	r0, [r4, #16]
 800711c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007120:	f104 0314 	add.w	r3, r4, #20
 8007124:	f019 091f 	ands.w	r9, r9, #31
 8007128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800712c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007130:	d02b      	beq.n	800718a <__lshift+0xbe>
 8007132:	f1c9 0e20 	rsb	lr, r9, #32
 8007136:	468a      	mov	sl, r1
 8007138:	2200      	movs	r2, #0
 800713a:	6818      	ldr	r0, [r3, #0]
 800713c:	fa00 f009 	lsl.w	r0, r0, r9
 8007140:	4310      	orrs	r0, r2
 8007142:	f84a 0b04 	str.w	r0, [sl], #4
 8007146:	f853 2b04 	ldr.w	r2, [r3], #4
 800714a:	459c      	cmp	ip, r3
 800714c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007150:	d8f3      	bhi.n	800713a <__lshift+0x6e>
 8007152:	ebac 0304 	sub.w	r3, ip, r4
 8007156:	3b15      	subs	r3, #21
 8007158:	f023 0303 	bic.w	r3, r3, #3
 800715c:	3304      	adds	r3, #4
 800715e:	f104 0015 	add.w	r0, r4, #21
 8007162:	4560      	cmp	r0, ip
 8007164:	bf88      	it	hi
 8007166:	2304      	movhi	r3, #4
 8007168:	50ca      	str	r2, [r1, r3]
 800716a:	b10a      	cbz	r2, 8007170 <__lshift+0xa4>
 800716c:	f108 0602 	add.w	r6, r8, #2
 8007170:	3e01      	subs	r6, #1
 8007172:	4638      	mov	r0, r7
 8007174:	612e      	str	r6, [r5, #16]
 8007176:	4621      	mov	r1, r4
 8007178:	f7ff fde2 	bl	8006d40 <_Bfree>
 800717c:	4628      	mov	r0, r5
 800717e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007182:	f842 0f04 	str.w	r0, [r2, #4]!
 8007186:	3301      	adds	r3, #1
 8007188:	e7c5      	b.n	8007116 <__lshift+0x4a>
 800718a:	3904      	subs	r1, #4
 800718c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007190:	f841 2f04 	str.w	r2, [r1, #4]!
 8007194:	459c      	cmp	ip, r3
 8007196:	d8f9      	bhi.n	800718c <__lshift+0xc0>
 8007198:	e7ea      	b.n	8007170 <__lshift+0xa4>
 800719a:	bf00      	nop
 800719c:	08009f34 	.word	0x08009f34
 80071a0:	08009f45 	.word	0x08009f45

080071a4 <__mcmp>:
 80071a4:	690a      	ldr	r2, [r1, #16]
 80071a6:	4603      	mov	r3, r0
 80071a8:	6900      	ldr	r0, [r0, #16]
 80071aa:	1a80      	subs	r0, r0, r2
 80071ac:	b530      	push	{r4, r5, lr}
 80071ae:	d10e      	bne.n	80071ce <__mcmp+0x2a>
 80071b0:	3314      	adds	r3, #20
 80071b2:	3114      	adds	r1, #20
 80071b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071c4:	4295      	cmp	r5, r2
 80071c6:	d003      	beq.n	80071d0 <__mcmp+0x2c>
 80071c8:	d205      	bcs.n	80071d6 <__mcmp+0x32>
 80071ca:	f04f 30ff 	mov.w	r0, #4294967295
 80071ce:	bd30      	pop	{r4, r5, pc}
 80071d0:	42a3      	cmp	r3, r4
 80071d2:	d3f3      	bcc.n	80071bc <__mcmp+0x18>
 80071d4:	e7fb      	b.n	80071ce <__mcmp+0x2a>
 80071d6:	2001      	movs	r0, #1
 80071d8:	e7f9      	b.n	80071ce <__mcmp+0x2a>
	...

080071dc <__mdiff>:
 80071dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e0:	4689      	mov	r9, r1
 80071e2:	4606      	mov	r6, r0
 80071e4:	4611      	mov	r1, r2
 80071e6:	4648      	mov	r0, r9
 80071e8:	4614      	mov	r4, r2
 80071ea:	f7ff ffdb 	bl	80071a4 <__mcmp>
 80071ee:	1e05      	subs	r5, r0, #0
 80071f0:	d112      	bne.n	8007218 <__mdiff+0x3c>
 80071f2:	4629      	mov	r1, r5
 80071f4:	4630      	mov	r0, r6
 80071f6:	f7ff fd63 	bl	8006cc0 <_Balloc>
 80071fa:	4602      	mov	r2, r0
 80071fc:	b928      	cbnz	r0, 800720a <__mdiff+0x2e>
 80071fe:	4b3f      	ldr	r3, [pc, #252]	@ (80072fc <__mdiff+0x120>)
 8007200:	f240 2137 	movw	r1, #567	@ 0x237
 8007204:	483e      	ldr	r0, [pc, #248]	@ (8007300 <__mdiff+0x124>)
 8007206:	f000 fb65 	bl	80078d4 <__assert_func>
 800720a:	2301      	movs	r3, #1
 800720c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007210:	4610      	mov	r0, r2
 8007212:	b003      	add	sp, #12
 8007214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007218:	bfbc      	itt	lt
 800721a:	464b      	movlt	r3, r9
 800721c:	46a1      	movlt	r9, r4
 800721e:	4630      	mov	r0, r6
 8007220:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007224:	bfba      	itte	lt
 8007226:	461c      	movlt	r4, r3
 8007228:	2501      	movlt	r5, #1
 800722a:	2500      	movge	r5, #0
 800722c:	f7ff fd48 	bl	8006cc0 <_Balloc>
 8007230:	4602      	mov	r2, r0
 8007232:	b918      	cbnz	r0, 800723c <__mdiff+0x60>
 8007234:	4b31      	ldr	r3, [pc, #196]	@ (80072fc <__mdiff+0x120>)
 8007236:	f240 2145 	movw	r1, #581	@ 0x245
 800723a:	e7e3      	b.n	8007204 <__mdiff+0x28>
 800723c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007240:	6926      	ldr	r6, [r4, #16]
 8007242:	60c5      	str	r5, [r0, #12]
 8007244:	f109 0310 	add.w	r3, r9, #16
 8007248:	f109 0514 	add.w	r5, r9, #20
 800724c:	f104 0e14 	add.w	lr, r4, #20
 8007250:	f100 0b14 	add.w	fp, r0, #20
 8007254:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007258:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800725c:	9301      	str	r3, [sp, #4]
 800725e:	46d9      	mov	r9, fp
 8007260:	f04f 0c00 	mov.w	ip, #0
 8007264:	9b01      	ldr	r3, [sp, #4]
 8007266:	f85e 0b04 	ldr.w	r0, [lr], #4
 800726a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800726e:	9301      	str	r3, [sp, #4]
 8007270:	fa1f f38a 	uxth.w	r3, sl
 8007274:	4619      	mov	r1, r3
 8007276:	b283      	uxth	r3, r0
 8007278:	1acb      	subs	r3, r1, r3
 800727a:	0c00      	lsrs	r0, r0, #16
 800727c:	4463      	add	r3, ip
 800727e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007282:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007286:	b29b      	uxth	r3, r3
 8007288:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800728c:	4576      	cmp	r6, lr
 800728e:	f849 3b04 	str.w	r3, [r9], #4
 8007292:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007296:	d8e5      	bhi.n	8007264 <__mdiff+0x88>
 8007298:	1b33      	subs	r3, r6, r4
 800729a:	3b15      	subs	r3, #21
 800729c:	f023 0303 	bic.w	r3, r3, #3
 80072a0:	3415      	adds	r4, #21
 80072a2:	3304      	adds	r3, #4
 80072a4:	42a6      	cmp	r6, r4
 80072a6:	bf38      	it	cc
 80072a8:	2304      	movcc	r3, #4
 80072aa:	441d      	add	r5, r3
 80072ac:	445b      	add	r3, fp
 80072ae:	461e      	mov	r6, r3
 80072b0:	462c      	mov	r4, r5
 80072b2:	4544      	cmp	r4, r8
 80072b4:	d30e      	bcc.n	80072d4 <__mdiff+0xf8>
 80072b6:	f108 0103 	add.w	r1, r8, #3
 80072ba:	1b49      	subs	r1, r1, r5
 80072bc:	f021 0103 	bic.w	r1, r1, #3
 80072c0:	3d03      	subs	r5, #3
 80072c2:	45a8      	cmp	r8, r5
 80072c4:	bf38      	it	cc
 80072c6:	2100      	movcc	r1, #0
 80072c8:	440b      	add	r3, r1
 80072ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072ce:	b191      	cbz	r1, 80072f6 <__mdiff+0x11a>
 80072d0:	6117      	str	r7, [r2, #16]
 80072d2:	e79d      	b.n	8007210 <__mdiff+0x34>
 80072d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80072d8:	46e6      	mov	lr, ip
 80072da:	0c08      	lsrs	r0, r1, #16
 80072dc:	fa1c fc81 	uxtah	ip, ip, r1
 80072e0:	4471      	add	r1, lr
 80072e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072e6:	b289      	uxth	r1, r1
 80072e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072ec:	f846 1b04 	str.w	r1, [r6], #4
 80072f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072f4:	e7dd      	b.n	80072b2 <__mdiff+0xd6>
 80072f6:	3f01      	subs	r7, #1
 80072f8:	e7e7      	b.n	80072ca <__mdiff+0xee>
 80072fa:	bf00      	nop
 80072fc:	08009f34 	.word	0x08009f34
 8007300:	08009f45 	.word	0x08009f45

08007304 <__d2b>:
 8007304:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007308:	460f      	mov	r7, r1
 800730a:	2101      	movs	r1, #1
 800730c:	ec59 8b10 	vmov	r8, r9, d0
 8007310:	4616      	mov	r6, r2
 8007312:	f7ff fcd5 	bl	8006cc0 <_Balloc>
 8007316:	4604      	mov	r4, r0
 8007318:	b930      	cbnz	r0, 8007328 <__d2b+0x24>
 800731a:	4602      	mov	r2, r0
 800731c:	4b23      	ldr	r3, [pc, #140]	@ (80073ac <__d2b+0xa8>)
 800731e:	4824      	ldr	r0, [pc, #144]	@ (80073b0 <__d2b+0xac>)
 8007320:	f240 310f 	movw	r1, #783	@ 0x30f
 8007324:	f000 fad6 	bl	80078d4 <__assert_func>
 8007328:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800732c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007330:	b10d      	cbz	r5, 8007336 <__d2b+0x32>
 8007332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007336:	9301      	str	r3, [sp, #4]
 8007338:	f1b8 0300 	subs.w	r3, r8, #0
 800733c:	d023      	beq.n	8007386 <__d2b+0x82>
 800733e:	4668      	mov	r0, sp
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	f7ff fd84 	bl	8006e4e <__lo0bits>
 8007346:	e9dd 1200 	ldrd	r1, r2, [sp]
 800734a:	b1d0      	cbz	r0, 8007382 <__d2b+0x7e>
 800734c:	f1c0 0320 	rsb	r3, r0, #32
 8007350:	fa02 f303 	lsl.w	r3, r2, r3
 8007354:	430b      	orrs	r3, r1
 8007356:	40c2      	lsrs	r2, r0
 8007358:	6163      	str	r3, [r4, #20]
 800735a:	9201      	str	r2, [sp, #4]
 800735c:	9b01      	ldr	r3, [sp, #4]
 800735e:	61a3      	str	r3, [r4, #24]
 8007360:	2b00      	cmp	r3, #0
 8007362:	bf0c      	ite	eq
 8007364:	2201      	moveq	r2, #1
 8007366:	2202      	movne	r2, #2
 8007368:	6122      	str	r2, [r4, #16]
 800736a:	b1a5      	cbz	r5, 8007396 <__d2b+0x92>
 800736c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007370:	4405      	add	r5, r0
 8007372:	603d      	str	r5, [r7, #0]
 8007374:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007378:	6030      	str	r0, [r6, #0]
 800737a:	4620      	mov	r0, r4
 800737c:	b003      	add	sp, #12
 800737e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007382:	6161      	str	r1, [r4, #20]
 8007384:	e7ea      	b.n	800735c <__d2b+0x58>
 8007386:	a801      	add	r0, sp, #4
 8007388:	f7ff fd61 	bl	8006e4e <__lo0bits>
 800738c:	9b01      	ldr	r3, [sp, #4]
 800738e:	6163      	str	r3, [r4, #20]
 8007390:	3020      	adds	r0, #32
 8007392:	2201      	movs	r2, #1
 8007394:	e7e8      	b.n	8007368 <__d2b+0x64>
 8007396:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800739a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800739e:	6038      	str	r0, [r7, #0]
 80073a0:	6918      	ldr	r0, [r3, #16]
 80073a2:	f7ff fd35 	bl	8006e10 <__hi0bits>
 80073a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073aa:	e7e5      	b.n	8007378 <__d2b+0x74>
 80073ac:	08009f34 	.word	0x08009f34
 80073b0:	08009f45 	.word	0x08009f45

080073b4 <__sfputc_r>:
 80073b4:	6893      	ldr	r3, [r2, #8]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	b410      	push	{r4}
 80073bc:	6093      	str	r3, [r2, #8]
 80073be:	da08      	bge.n	80073d2 <__sfputc_r+0x1e>
 80073c0:	6994      	ldr	r4, [r2, #24]
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	db01      	blt.n	80073ca <__sfputc_r+0x16>
 80073c6:	290a      	cmp	r1, #10
 80073c8:	d103      	bne.n	80073d2 <__sfputc_r+0x1e>
 80073ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073ce:	f7fe bc08 	b.w	8005be2 <__swbuf_r>
 80073d2:	6813      	ldr	r3, [r2, #0]
 80073d4:	1c58      	adds	r0, r3, #1
 80073d6:	6010      	str	r0, [r2, #0]
 80073d8:	7019      	strb	r1, [r3, #0]
 80073da:	4608      	mov	r0, r1
 80073dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <__sfputs_r>:
 80073e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e4:	4606      	mov	r6, r0
 80073e6:	460f      	mov	r7, r1
 80073e8:	4614      	mov	r4, r2
 80073ea:	18d5      	adds	r5, r2, r3
 80073ec:	42ac      	cmp	r4, r5
 80073ee:	d101      	bne.n	80073f4 <__sfputs_r+0x12>
 80073f0:	2000      	movs	r0, #0
 80073f2:	e007      	b.n	8007404 <__sfputs_r+0x22>
 80073f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f8:	463a      	mov	r2, r7
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff ffda 	bl	80073b4 <__sfputc_r>
 8007400:	1c43      	adds	r3, r0, #1
 8007402:	d1f3      	bne.n	80073ec <__sfputs_r+0xa>
 8007404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007408 <_vfiprintf_r>:
 8007408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740c:	460d      	mov	r5, r1
 800740e:	b09d      	sub	sp, #116	@ 0x74
 8007410:	4614      	mov	r4, r2
 8007412:	4698      	mov	r8, r3
 8007414:	4606      	mov	r6, r0
 8007416:	b118      	cbz	r0, 8007420 <_vfiprintf_r+0x18>
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	b90b      	cbnz	r3, 8007420 <_vfiprintf_r+0x18>
 800741c:	f7fe fa9a 	bl	8005954 <__sinit>
 8007420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007422:	07d9      	lsls	r1, r3, #31
 8007424:	d405      	bmi.n	8007432 <_vfiprintf_r+0x2a>
 8007426:	89ab      	ldrh	r3, [r5, #12]
 8007428:	059a      	lsls	r2, r3, #22
 800742a:	d402      	bmi.n	8007432 <_vfiprintf_r+0x2a>
 800742c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800742e:	f7fe fcea 	bl	8005e06 <__retarget_lock_acquire_recursive>
 8007432:	89ab      	ldrh	r3, [r5, #12]
 8007434:	071b      	lsls	r3, r3, #28
 8007436:	d501      	bpl.n	800743c <_vfiprintf_r+0x34>
 8007438:	692b      	ldr	r3, [r5, #16]
 800743a:	b99b      	cbnz	r3, 8007464 <_vfiprintf_r+0x5c>
 800743c:	4629      	mov	r1, r5
 800743e:	4630      	mov	r0, r6
 8007440:	f7fe fc0e 	bl	8005c60 <__swsetup_r>
 8007444:	b170      	cbz	r0, 8007464 <_vfiprintf_r+0x5c>
 8007446:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007448:	07dc      	lsls	r4, r3, #31
 800744a:	d504      	bpl.n	8007456 <_vfiprintf_r+0x4e>
 800744c:	f04f 30ff 	mov.w	r0, #4294967295
 8007450:	b01d      	add	sp, #116	@ 0x74
 8007452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007456:	89ab      	ldrh	r3, [r5, #12]
 8007458:	0598      	lsls	r0, r3, #22
 800745a:	d4f7      	bmi.n	800744c <_vfiprintf_r+0x44>
 800745c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800745e:	f7fe fcd3 	bl	8005e08 <__retarget_lock_release_recursive>
 8007462:	e7f3      	b.n	800744c <_vfiprintf_r+0x44>
 8007464:	2300      	movs	r3, #0
 8007466:	9309      	str	r3, [sp, #36]	@ 0x24
 8007468:	2320      	movs	r3, #32
 800746a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800746e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007472:	2330      	movs	r3, #48	@ 0x30
 8007474:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007624 <_vfiprintf_r+0x21c>
 8007478:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800747c:	f04f 0901 	mov.w	r9, #1
 8007480:	4623      	mov	r3, r4
 8007482:	469a      	mov	sl, r3
 8007484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007488:	b10a      	cbz	r2, 800748e <_vfiprintf_r+0x86>
 800748a:	2a25      	cmp	r2, #37	@ 0x25
 800748c:	d1f9      	bne.n	8007482 <_vfiprintf_r+0x7a>
 800748e:	ebba 0b04 	subs.w	fp, sl, r4
 8007492:	d00b      	beq.n	80074ac <_vfiprintf_r+0xa4>
 8007494:	465b      	mov	r3, fp
 8007496:	4622      	mov	r2, r4
 8007498:	4629      	mov	r1, r5
 800749a:	4630      	mov	r0, r6
 800749c:	f7ff ffa1 	bl	80073e2 <__sfputs_r>
 80074a0:	3001      	adds	r0, #1
 80074a2:	f000 80a7 	beq.w	80075f4 <_vfiprintf_r+0x1ec>
 80074a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074a8:	445a      	add	r2, fp
 80074aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80074ac:	f89a 3000 	ldrb.w	r3, [sl]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 809f 	beq.w	80075f4 <_vfiprintf_r+0x1ec>
 80074b6:	2300      	movs	r3, #0
 80074b8:	f04f 32ff 	mov.w	r2, #4294967295
 80074bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c0:	f10a 0a01 	add.w	sl, sl, #1
 80074c4:	9304      	str	r3, [sp, #16]
 80074c6:	9307      	str	r3, [sp, #28]
 80074c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80074ce:	4654      	mov	r4, sl
 80074d0:	2205      	movs	r2, #5
 80074d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074d6:	4853      	ldr	r0, [pc, #332]	@ (8007624 <_vfiprintf_r+0x21c>)
 80074d8:	f7f8 fe9a 	bl	8000210 <memchr>
 80074dc:	9a04      	ldr	r2, [sp, #16]
 80074de:	b9d8      	cbnz	r0, 8007518 <_vfiprintf_r+0x110>
 80074e0:	06d1      	lsls	r1, r2, #27
 80074e2:	bf44      	itt	mi
 80074e4:	2320      	movmi	r3, #32
 80074e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074ea:	0713      	lsls	r3, r2, #28
 80074ec:	bf44      	itt	mi
 80074ee:	232b      	movmi	r3, #43	@ 0x2b
 80074f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074f4:	f89a 3000 	ldrb.w	r3, [sl]
 80074f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80074fa:	d015      	beq.n	8007528 <_vfiprintf_r+0x120>
 80074fc:	9a07      	ldr	r2, [sp, #28]
 80074fe:	4654      	mov	r4, sl
 8007500:	2000      	movs	r0, #0
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4621      	mov	r1, r4
 8007508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800750c:	3b30      	subs	r3, #48	@ 0x30
 800750e:	2b09      	cmp	r3, #9
 8007510:	d94b      	bls.n	80075aa <_vfiprintf_r+0x1a2>
 8007512:	b1b0      	cbz	r0, 8007542 <_vfiprintf_r+0x13a>
 8007514:	9207      	str	r2, [sp, #28]
 8007516:	e014      	b.n	8007542 <_vfiprintf_r+0x13a>
 8007518:	eba0 0308 	sub.w	r3, r0, r8
 800751c:	fa09 f303 	lsl.w	r3, r9, r3
 8007520:	4313      	orrs	r3, r2
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	46a2      	mov	sl, r4
 8007526:	e7d2      	b.n	80074ce <_vfiprintf_r+0xc6>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	1d19      	adds	r1, r3, #4
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	9103      	str	r1, [sp, #12]
 8007530:	2b00      	cmp	r3, #0
 8007532:	bfbb      	ittet	lt
 8007534:	425b      	neglt	r3, r3
 8007536:	f042 0202 	orrlt.w	r2, r2, #2
 800753a:	9307      	strge	r3, [sp, #28]
 800753c:	9307      	strlt	r3, [sp, #28]
 800753e:	bfb8      	it	lt
 8007540:	9204      	strlt	r2, [sp, #16]
 8007542:	7823      	ldrb	r3, [r4, #0]
 8007544:	2b2e      	cmp	r3, #46	@ 0x2e
 8007546:	d10a      	bne.n	800755e <_vfiprintf_r+0x156>
 8007548:	7863      	ldrb	r3, [r4, #1]
 800754a:	2b2a      	cmp	r3, #42	@ 0x2a
 800754c:	d132      	bne.n	80075b4 <_vfiprintf_r+0x1ac>
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	1d1a      	adds	r2, r3, #4
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	9203      	str	r2, [sp, #12]
 8007556:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800755a:	3402      	adds	r4, #2
 800755c:	9305      	str	r3, [sp, #20]
 800755e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007634 <_vfiprintf_r+0x22c>
 8007562:	7821      	ldrb	r1, [r4, #0]
 8007564:	2203      	movs	r2, #3
 8007566:	4650      	mov	r0, sl
 8007568:	f7f8 fe52 	bl	8000210 <memchr>
 800756c:	b138      	cbz	r0, 800757e <_vfiprintf_r+0x176>
 800756e:	9b04      	ldr	r3, [sp, #16]
 8007570:	eba0 000a 	sub.w	r0, r0, sl
 8007574:	2240      	movs	r2, #64	@ 0x40
 8007576:	4082      	lsls	r2, r0
 8007578:	4313      	orrs	r3, r2
 800757a:	3401      	adds	r4, #1
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007582:	4829      	ldr	r0, [pc, #164]	@ (8007628 <_vfiprintf_r+0x220>)
 8007584:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007588:	2206      	movs	r2, #6
 800758a:	f7f8 fe41 	bl	8000210 <memchr>
 800758e:	2800      	cmp	r0, #0
 8007590:	d03f      	beq.n	8007612 <_vfiprintf_r+0x20a>
 8007592:	4b26      	ldr	r3, [pc, #152]	@ (800762c <_vfiprintf_r+0x224>)
 8007594:	bb1b      	cbnz	r3, 80075de <_vfiprintf_r+0x1d6>
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	3307      	adds	r3, #7
 800759a:	f023 0307 	bic.w	r3, r3, #7
 800759e:	3308      	adds	r3, #8
 80075a0:	9303      	str	r3, [sp, #12]
 80075a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a4:	443b      	add	r3, r7
 80075a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80075a8:	e76a      	b.n	8007480 <_vfiprintf_r+0x78>
 80075aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80075ae:	460c      	mov	r4, r1
 80075b0:	2001      	movs	r0, #1
 80075b2:	e7a8      	b.n	8007506 <_vfiprintf_r+0xfe>
 80075b4:	2300      	movs	r3, #0
 80075b6:	3401      	adds	r4, #1
 80075b8:	9305      	str	r3, [sp, #20]
 80075ba:	4619      	mov	r1, r3
 80075bc:	f04f 0c0a 	mov.w	ip, #10
 80075c0:	4620      	mov	r0, r4
 80075c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075c6:	3a30      	subs	r2, #48	@ 0x30
 80075c8:	2a09      	cmp	r2, #9
 80075ca:	d903      	bls.n	80075d4 <_vfiprintf_r+0x1cc>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d0c6      	beq.n	800755e <_vfiprintf_r+0x156>
 80075d0:	9105      	str	r1, [sp, #20]
 80075d2:	e7c4      	b.n	800755e <_vfiprintf_r+0x156>
 80075d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075d8:	4604      	mov	r4, r0
 80075da:	2301      	movs	r3, #1
 80075dc:	e7f0      	b.n	80075c0 <_vfiprintf_r+0x1b8>
 80075de:	ab03      	add	r3, sp, #12
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	462a      	mov	r2, r5
 80075e4:	4b12      	ldr	r3, [pc, #72]	@ (8007630 <_vfiprintf_r+0x228>)
 80075e6:	a904      	add	r1, sp, #16
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7fd fd71 	bl	80050d0 <_printf_float>
 80075ee:	4607      	mov	r7, r0
 80075f0:	1c78      	adds	r0, r7, #1
 80075f2:	d1d6      	bne.n	80075a2 <_vfiprintf_r+0x19a>
 80075f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075f6:	07d9      	lsls	r1, r3, #31
 80075f8:	d405      	bmi.n	8007606 <_vfiprintf_r+0x1fe>
 80075fa:	89ab      	ldrh	r3, [r5, #12]
 80075fc:	059a      	lsls	r2, r3, #22
 80075fe:	d402      	bmi.n	8007606 <_vfiprintf_r+0x1fe>
 8007600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007602:	f7fe fc01 	bl	8005e08 <__retarget_lock_release_recursive>
 8007606:	89ab      	ldrh	r3, [r5, #12]
 8007608:	065b      	lsls	r3, r3, #25
 800760a:	f53f af1f 	bmi.w	800744c <_vfiprintf_r+0x44>
 800760e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007610:	e71e      	b.n	8007450 <_vfiprintf_r+0x48>
 8007612:	ab03      	add	r3, sp, #12
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	462a      	mov	r2, r5
 8007618:	4b05      	ldr	r3, [pc, #20]	@ (8007630 <_vfiprintf_r+0x228>)
 800761a:	a904      	add	r1, sp, #16
 800761c:	4630      	mov	r0, r6
 800761e:	f7fd ffef 	bl	8005600 <_printf_i>
 8007622:	e7e4      	b.n	80075ee <_vfiprintf_r+0x1e6>
 8007624:	08009f9e 	.word	0x08009f9e
 8007628:	08009fa8 	.word	0x08009fa8
 800762c:	080050d1 	.word	0x080050d1
 8007630:	080073e3 	.word	0x080073e3
 8007634:	08009fa4 	.word	0x08009fa4

08007638 <__sflush_r>:
 8007638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800763c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007640:	0716      	lsls	r6, r2, #28
 8007642:	4605      	mov	r5, r0
 8007644:	460c      	mov	r4, r1
 8007646:	d454      	bmi.n	80076f2 <__sflush_r+0xba>
 8007648:	684b      	ldr	r3, [r1, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	dc02      	bgt.n	8007654 <__sflush_r+0x1c>
 800764e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007650:	2b00      	cmp	r3, #0
 8007652:	dd48      	ble.n	80076e6 <__sflush_r+0xae>
 8007654:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007656:	2e00      	cmp	r6, #0
 8007658:	d045      	beq.n	80076e6 <__sflush_r+0xae>
 800765a:	2300      	movs	r3, #0
 800765c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007660:	682f      	ldr	r7, [r5, #0]
 8007662:	6a21      	ldr	r1, [r4, #32]
 8007664:	602b      	str	r3, [r5, #0]
 8007666:	d030      	beq.n	80076ca <__sflush_r+0x92>
 8007668:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	0759      	lsls	r1, r3, #29
 800766e:	d505      	bpl.n	800767c <__sflush_r+0x44>
 8007670:	6863      	ldr	r3, [r4, #4]
 8007672:	1ad2      	subs	r2, r2, r3
 8007674:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007676:	b10b      	cbz	r3, 800767c <__sflush_r+0x44>
 8007678:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800767a:	1ad2      	subs	r2, r2, r3
 800767c:	2300      	movs	r3, #0
 800767e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007680:	6a21      	ldr	r1, [r4, #32]
 8007682:	4628      	mov	r0, r5
 8007684:	47b0      	blx	r6
 8007686:	1c43      	adds	r3, r0, #1
 8007688:	89a3      	ldrh	r3, [r4, #12]
 800768a:	d106      	bne.n	800769a <__sflush_r+0x62>
 800768c:	6829      	ldr	r1, [r5, #0]
 800768e:	291d      	cmp	r1, #29
 8007690:	d82b      	bhi.n	80076ea <__sflush_r+0xb2>
 8007692:	4a2a      	ldr	r2, [pc, #168]	@ (800773c <__sflush_r+0x104>)
 8007694:	40ca      	lsrs	r2, r1
 8007696:	07d6      	lsls	r6, r2, #31
 8007698:	d527      	bpl.n	80076ea <__sflush_r+0xb2>
 800769a:	2200      	movs	r2, #0
 800769c:	6062      	str	r2, [r4, #4]
 800769e:	04d9      	lsls	r1, r3, #19
 80076a0:	6922      	ldr	r2, [r4, #16]
 80076a2:	6022      	str	r2, [r4, #0]
 80076a4:	d504      	bpl.n	80076b0 <__sflush_r+0x78>
 80076a6:	1c42      	adds	r2, r0, #1
 80076a8:	d101      	bne.n	80076ae <__sflush_r+0x76>
 80076aa:	682b      	ldr	r3, [r5, #0]
 80076ac:	b903      	cbnz	r3, 80076b0 <__sflush_r+0x78>
 80076ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80076b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076b2:	602f      	str	r7, [r5, #0]
 80076b4:	b1b9      	cbz	r1, 80076e6 <__sflush_r+0xae>
 80076b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076ba:	4299      	cmp	r1, r3
 80076bc:	d002      	beq.n	80076c4 <__sflush_r+0x8c>
 80076be:	4628      	mov	r0, r5
 80076c0:	f7ff f9fe 	bl	8006ac0 <_free_r>
 80076c4:	2300      	movs	r3, #0
 80076c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80076c8:	e00d      	b.n	80076e6 <__sflush_r+0xae>
 80076ca:	2301      	movs	r3, #1
 80076cc:	4628      	mov	r0, r5
 80076ce:	47b0      	blx	r6
 80076d0:	4602      	mov	r2, r0
 80076d2:	1c50      	adds	r0, r2, #1
 80076d4:	d1c9      	bne.n	800766a <__sflush_r+0x32>
 80076d6:	682b      	ldr	r3, [r5, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0c6      	beq.n	800766a <__sflush_r+0x32>
 80076dc:	2b1d      	cmp	r3, #29
 80076de:	d001      	beq.n	80076e4 <__sflush_r+0xac>
 80076e0:	2b16      	cmp	r3, #22
 80076e2:	d11e      	bne.n	8007722 <__sflush_r+0xea>
 80076e4:	602f      	str	r7, [r5, #0]
 80076e6:	2000      	movs	r0, #0
 80076e8:	e022      	b.n	8007730 <__sflush_r+0xf8>
 80076ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076ee:	b21b      	sxth	r3, r3
 80076f0:	e01b      	b.n	800772a <__sflush_r+0xf2>
 80076f2:	690f      	ldr	r7, [r1, #16]
 80076f4:	2f00      	cmp	r7, #0
 80076f6:	d0f6      	beq.n	80076e6 <__sflush_r+0xae>
 80076f8:	0793      	lsls	r3, r2, #30
 80076fa:	680e      	ldr	r6, [r1, #0]
 80076fc:	bf08      	it	eq
 80076fe:	694b      	ldreq	r3, [r1, #20]
 8007700:	600f      	str	r7, [r1, #0]
 8007702:	bf18      	it	ne
 8007704:	2300      	movne	r3, #0
 8007706:	eba6 0807 	sub.w	r8, r6, r7
 800770a:	608b      	str	r3, [r1, #8]
 800770c:	f1b8 0f00 	cmp.w	r8, #0
 8007710:	dde9      	ble.n	80076e6 <__sflush_r+0xae>
 8007712:	6a21      	ldr	r1, [r4, #32]
 8007714:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007716:	4643      	mov	r3, r8
 8007718:	463a      	mov	r2, r7
 800771a:	4628      	mov	r0, r5
 800771c:	47b0      	blx	r6
 800771e:	2800      	cmp	r0, #0
 8007720:	dc08      	bgt.n	8007734 <__sflush_r+0xfc>
 8007722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800772a:	81a3      	strh	r3, [r4, #12]
 800772c:	f04f 30ff 	mov.w	r0, #4294967295
 8007730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007734:	4407      	add	r7, r0
 8007736:	eba8 0800 	sub.w	r8, r8, r0
 800773a:	e7e7      	b.n	800770c <__sflush_r+0xd4>
 800773c:	20400001 	.word	0x20400001

08007740 <_fflush_r>:
 8007740:	b538      	push	{r3, r4, r5, lr}
 8007742:	690b      	ldr	r3, [r1, #16]
 8007744:	4605      	mov	r5, r0
 8007746:	460c      	mov	r4, r1
 8007748:	b913      	cbnz	r3, 8007750 <_fflush_r+0x10>
 800774a:	2500      	movs	r5, #0
 800774c:	4628      	mov	r0, r5
 800774e:	bd38      	pop	{r3, r4, r5, pc}
 8007750:	b118      	cbz	r0, 800775a <_fflush_r+0x1a>
 8007752:	6a03      	ldr	r3, [r0, #32]
 8007754:	b90b      	cbnz	r3, 800775a <_fflush_r+0x1a>
 8007756:	f7fe f8fd 	bl	8005954 <__sinit>
 800775a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0f3      	beq.n	800774a <_fflush_r+0xa>
 8007762:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007764:	07d0      	lsls	r0, r2, #31
 8007766:	d404      	bmi.n	8007772 <_fflush_r+0x32>
 8007768:	0599      	lsls	r1, r3, #22
 800776a:	d402      	bmi.n	8007772 <_fflush_r+0x32>
 800776c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800776e:	f7fe fb4a 	bl	8005e06 <__retarget_lock_acquire_recursive>
 8007772:	4628      	mov	r0, r5
 8007774:	4621      	mov	r1, r4
 8007776:	f7ff ff5f 	bl	8007638 <__sflush_r>
 800777a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800777c:	07da      	lsls	r2, r3, #31
 800777e:	4605      	mov	r5, r0
 8007780:	d4e4      	bmi.n	800774c <_fflush_r+0xc>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	059b      	lsls	r3, r3, #22
 8007786:	d4e1      	bmi.n	800774c <_fflush_r+0xc>
 8007788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800778a:	f7fe fb3d 	bl	8005e08 <__retarget_lock_release_recursive>
 800778e:	e7dd      	b.n	800774c <_fflush_r+0xc>

08007790 <__swhatbuf_r>:
 8007790:	b570      	push	{r4, r5, r6, lr}
 8007792:	460c      	mov	r4, r1
 8007794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007798:	2900      	cmp	r1, #0
 800779a:	b096      	sub	sp, #88	@ 0x58
 800779c:	4615      	mov	r5, r2
 800779e:	461e      	mov	r6, r3
 80077a0:	da0d      	bge.n	80077be <__swhatbuf_r+0x2e>
 80077a2:	89a3      	ldrh	r3, [r4, #12]
 80077a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077a8:	f04f 0100 	mov.w	r1, #0
 80077ac:	bf14      	ite	ne
 80077ae:	2340      	movne	r3, #64	@ 0x40
 80077b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077b4:	2000      	movs	r0, #0
 80077b6:	6031      	str	r1, [r6, #0]
 80077b8:	602b      	str	r3, [r5, #0]
 80077ba:	b016      	add	sp, #88	@ 0x58
 80077bc:	bd70      	pop	{r4, r5, r6, pc}
 80077be:	466a      	mov	r2, sp
 80077c0:	f000 f848 	bl	8007854 <_fstat_r>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	dbec      	blt.n	80077a2 <__swhatbuf_r+0x12>
 80077c8:	9901      	ldr	r1, [sp, #4]
 80077ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077d2:	4259      	negs	r1, r3
 80077d4:	4159      	adcs	r1, r3
 80077d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077da:	e7eb      	b.n	80077b4 <__swhatbuf_r+0x24>

080077dc <__smakebuf_r>:
 80077dc:	898b      	ldrh	r3, [r1, #12]
 80077de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077e0:	079d      	lsls	r5, r3, #30
 80077e2:	4606      	mov	r6, r0
 80077e4:	460c      	mov	r4, r1
 80077e6:	d507      	bpl.n	80077f8 <__smakebuf_r+0x1c>
 80077e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80077ec:	6023      	str	r3, [r4, #0]
 80077ee:	6123      	str	r3, [r4, #16]
 80077f0:	2301      	movs	r3, #1
 80077f2:	6163      	str	r3, [r4, #20]
 80077f4:	b003      	add	sp, #12
 80077f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077f8:	ab01      	add	r3, sp, #4
 80077fa:	466a      	mov	r2, sp
 80077fc:	f7ff ffc8 	bl	8007790 <__swhatbuf_r>
 8007800:	9f00      	ldr	r7, [sp, #0]
 8007802:	4605      	mov	r5, r0
 8007804:	4639      	mov	r1, r7
 8007806:	4630      	mov	r0, r6
 8007808:	f7ff f9ce 	bl	8006ba8 <_malloc_r>
 800780c:	b948      	cbnz	r0, 8007822 <__smakebuf_r+0x46>
 800780e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007812:	059a      	lsls	r2, r3, #22
 8007814:	d4ee      	bmi.n	80077f4 <__smakebuf_r+0x18>
 8007816:	f023 0303 	bic.w	r3, r3, #3
 800781a:	f043 0302 	orr.w	r3, r3, #2
 800781e:	81a3      	strh	r3, [r4, #12]
 8007820:	e7e2      	b.n	80077e8 <__smakebuf_r+0xc>
 8007822:	89a3      	ldrh	r3, [r4, #12]
 8007824:	6020      	str	r0, [r4, #0]
 8007826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800782a:	81a3      	strh	r3, [r4, #12]
 800782c:	9b01      	ldr	r3, [sp, #4]
 800782e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007832:	b15b      	cbz	r3, 800784c <__smakebuf_r+0x70>
 8007834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007838:	4630      	mov	r0, r6
 800783a:	f000 f81d 	bl	8007878 <_isatty_r>
 800783e:	b128      	cbz	r0, 800784c <__smakebuf_r+0x70>
 8007840:	89a3      	ldrh	r3, [r4, #12]
 8007842:	f023 0303 	bic.w	r3, r3, #3
 8007846:	f043 0301 	orr.w	r3, r3, #1
 800784a:	81a3      	strh	r3, [r4, #12]
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	431d      	orrs	r5, r3
 8007850:	81a5      	strh	r5, [r4, #12]
 8007852:	e7cf      	b.n	80077f4 <__smakebuf_r+0x18>

08007854 <_fstat_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4d07      	ldr	r5, [pc, #28]	@ (8007874 <_fstat_r+0x20>)
 8007858:	2300      	movs	r3, #0
 800785a:	4604      	mov	r4, r0
 800785c:	4608      	mov	r0, r1
 800785e:	4611      	mov	r1, r2
 8007860:	602b      	str	r3, [r5, #0]
 8007862:	f7fa fc55 	bl	8002110 <_fstat>
 8007866:	1c43      	adds	r3, r0, #1
 8007868:	d102      	bne.n	8007870 <_fstat_r+0x1c>
 800786a:	682b      	ldr	r3, [r5, #0]
 800786c:	b103      	cbz	r3, 8007870 <_fstat_r+0x1c>
 800786e:	6023      	str	r3, [r4, #0]
 8007870:	bd38      	pop	{r3, r4, r5, pc}
 8007872:	bf00      	nop
 8007874:	20000488 	.word	0x20000488

08007878 <_isatty_r>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4d06      	ldr	r5, [pc, #24]	@ (8007894 <_isatty_r+0x1c>)
 800787c:	2300      	movs	r3, #0
 800787e:	4604      	mov	r4, r0
 8007880:	4608      	mov	r0, r1
 8007882:	602b      	str	r3, [r5, #0]
 8007884:	f7fa fc54 	bl	8002130 <_isatty>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	d102      	bne.n	8007892 <_isatty_r+0x1a>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	b103      	cbz	r3, 8007892 <_isatty_r+0x1a>
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	bd38      	pop	{r3, r4, r5, pc}
 8007894:	20000488 	.word	0x20000488

08007898 <_sbrk_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d06      	ldr	r5, [pc, #24]	@ (80078b4 <_sbrk_r+0x1c>)
 800789c:	2300      	movs	r3, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	4608      	mov	r0, r1
 80078a2:	602b      	str	r3, [r5, #0]
 80078a4:	f7fa fc5c 	bl	8002160 <_sbrk>
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	d102      	bne.n	80078b2 <_sbrk_r+0x1a>
 80078ac:	682b      	ldr	r3, [r5, #0]
 80078ae:	b103      	cbz	r3, 80078b2 <_sbrk_r+0x1a>
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	bd38      	pop	{r3, r4, r5, pc}
 80078b4:	20000488 	.word	0x20000488

080078b8 <memcpy>:
 80078b8:	440a      	add	r2, r1
 80078ba:	4291      	cmp	r1, r2
 80078bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80078c0:	d100      	bne.n	80078c4 <memcpy+0xc>
 80078c2:	4770      	bx	lr
 80078c4:	b510      	push	{r4, lr}
 80078c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078ce:	4291      	cmp	r1, r2
 80078d0:	d1f9      	bne.n	80078c6 <memcpy+0xe>
 80078d2:	bd10      	pop	{r4, pc}

080078d4 <__assert_func>:
 80078d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078d6:	4614      	mov	r4, r2
 80078d8:	461a      	mov	r2, r3
 80078da:	4b09      	ldr	r3, [pc, #36]	@ (8007900 <__assert_func+0x2c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4605      	mov	r5, r0
 80078e0:	68d8      	ldr	r0, [r3, #12]
 80078e2:	b14c      	cbz	r4, 80078f8 <__assert_func+0x24>
 80078e4:	4b07      	ldr	r3, [pc, #28]	@ (8007904 <__assert_func+0x30>)
 80078e6:	9100      	str	r1, [sp, #0]
 80078e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078ec:	4906      	ldr	r1, [pc, #24]	@ (8007908 <__assert_func+0x34>)
 80078ee:	462b      	mov	r3, r5
 80078f0:	f000 f842 	bl	8007978 <fiprintf>
 80078f4:	f000 f852 	bl	800799c <abort>
 80078f8:	4b04      	ldr	r3, [pc, #16]	@ (800790c <__assert_func+0x38>)
 80078fa:	461c      	mov	r4, r3
 80078fc:	e7f3      	b.n	80078e6 <__assert_func+0x12>
 80078fe:	bf00      	nop
 8007900:	20000018 	.word	0x20000018
 8007904:	08009fb9 	.word	0x08009fb9
 8007908:	08009fc6 	.word	0x08009fc6
 800790c:	08009ff4 	.word	0x08009ff4

08007910 <_calloc_r>:
 8007910:	b570      	push	{r4, r5, r6, lr}
 8007912:	fba1 5402 	umull	r5, r4, r1, r2
 8007916:	b934      	cbnz	r4, 8007926 <_calloc_r+0x16>
 8007918:	4629      	mov	r1, r5
 800791a:	f7ff f945 	bl	8006ba8 <_malloc_r>
 800791e:	4606      	mov	r6, r0
 8007920:	b928      	cbnz	r0, 800792e <_calloc_r+0x1e>
 8007922:	4630      	mov	r0, r6
 8007924:	bd70      	pop	{r4, r5, r6, pc}
 8007926:	220c      	movs	r2, #12
 8007928:	6002      	str	r2, [r0, #0]
 800792a:	2600      	movs	r6, #0
 800792c:	e7f9      	b.n	8007922 <_calloc_r+0x12>
 800792e:	462a      	mov	r2, r5
 8007930:	4621      	mov	r1, r4
 8007932:	f7fe f9eb 	bl	8005d0c <memset>
 8007936:	e7f4      	b.n	8007922 <_calloc_r+0x12>

08007938 <__ascii_mbtowc>:
 8007938:	b082      	sub	sp, #8
 800793a:	b901      	cbnz	r1, 800793e <__ascii_mbtowc+0x6>
 800793c:	a901      	add	r1, sp, #4
 800793e:	b142      	cbz	r2, 8007952 <__ascii_mbtowc+0x1a>
 8007940:	b14b      	cbz	r3, 8007956 <__ascii_mbtowc+0x1e>
 8007942:	7813      	ldrb	r3, [r2, #0]
 8007944:	600b      	str	r3, [r1, #0]
 8007946:	7812      	ldrb	r2, [r2, #0]
 8007948:	1e10      	subs	r0, r2, #0
 800794a:	bf18      	it	ne
 800794c:	2001      	movne	r0, #1
 800794e:	b002      	add	sp, #8
 8007950:	4770      	bx	lr
 8007952:	4610      	mov	r0, r2
 8007954:	e7fb      	b.n	800794e <__ascii_mbtowc+0x16>
 8007956:	f06f 0001 	mvn.w	r0, #1
 800795a:	e7f8      	b.n	800794e <__ascii_mbtowc+0x16>

0800795c <__ascii_wctomb>:
 800795c:	4603      	mov	r3, r0
 800795e:	4608      	mov	r0, r1
 8007960:	b141      	cbz	r1, 8007974 <__ascii_wctomb+0x18>
 8007962:	2aff      	cmp	r2, #255	@ 0xff
 8007964:	d904      	bls.n	8007970 <__ascii_wctomb+0x14>
 8007966:	228a      	movs	r2, #138	@ 0x8a
 8007968:	601a      	str	r2, [r3, #0]
 800796a:	f04f 30ff 	mov.w	r0, #4294967295
 800796e:	4770      	bx	lr
 8007970:	700a      	strb	r2, [r1, #0]
 8007972:	2001      	movs	r0, #1
 8007974:	4770      	bx	lr
	...

08007978 <fiprintf>:
 8007978:	b40e      	push	{r1, r2, r3}
 800797a:	b503      	push	{r0, r1, lr}
 800797c:	4601      	mov	r1, r0
 800797e:	ab03      	add	r3, sp, #12
 8007980:	4805      	ldr	r0, [pc, #20]	@ (8007998 <fiprintf+0x20>)
 8007982:	f853 2b04 	ldr.w	r2, [r3], #4
 8007986:	6800      	ldr	r0, [r0, #0]
 8007988:	9301      	str	r3, [sp, #4]
 800798a:	f7ff fd3d 	bl	8007408 <_vfiprintf_r>
 800798e:	b002      	add	sp, #8
 8007990:	f85d eb04 	ldr.w	lr, [sp], #4
 8007994:	b003      	add	sp, #12
 8007996:	4770      	bx	lr
 8007998:	20000018 	.word	0x20000018

0800799c <abort>:
 800799c:	b508      	push	{r3, lr}
 800799e:	2006      	movs	r0, #6
 80079a0:	f000 f82c 	bl	80079fc <raise>
 80079a4:	2001      	movs	r0, #1
 80079a6:	f7fa fb7f 	bl	80020a8 <_exit>

080079aa <_raise_r>:
 80079aa:	291f      	cmp	r1, #31
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4605      	mov	r5, r0
 80079b0:	460c      	mov	r4, r1
 80079b2:	d904      	bls.n	80079be <_raise_r+0x14>
 80079b4:	2316      	movs	r3, #22
 80079b6:	6003      	str	r3, [r0, #0]
 80079b8:	f04f 30ff 	mov.w	r0, #4294967295
 80079bc:	bd38      	pop	{r3, r4, r5, pc}
 80079be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80079c0:	b112      	cbz	r2, 80079c8 <_raise_r+0x1e>
 80079c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079c6:	b94b      	cbnz	r3, 80079dc <_raise_r+0x32>
 80079c8:	4628      	mov	r0, r5
 80079ca:	f000 f831 	bl	8007a30 <_getpid_r>
 80079ce:	4622      	mov	r2, r4
 80079d0:	4601      	mov	r1, r0
 80079d2:	4628      	mov	r0, r5
 80079d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079d8:	f000 b818 	b.w	8007a0c <_kill_r>
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d00a      	beq.n	80079f6 <_raise_r+0x4c>
 80079e0:	1c59      	adds	r1, r3, #1
 80079e2:	d103      	bne.n	80079ec <_raise_r+0x42>
 80079e4:	2316      	movs	r3, #22
 80079e6:	6003      	str	r3, [r0, #0]
 80079e8:	2001      	movs	r0, #1
 80079ea:	e7e7      	b.n	80079bc <_raise_r+0x12>
 80079ec:	2100      	movs	r1, #0
 80079ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80079f2:	4620      	mov	r0, r4
 80079f4:	4798      	blx	r3
 80079f6:	2000      	movs	r0, #0
 80079f8:	e7e0      	b.n	80079bc <_raise_r+0x12>
	...

080079fc <raise>:
 80079fc:	4b02      	ldr	r3, [pc, #8]	@ (8007a08 <raise+0xc>)
 80079fe:	4601      	mov	r1, r0
 8007a00:	6818      	ldr	r0, [r3, #0]
 8007a02:	f7ff bfd2 	b.w	80079aa <_raise_r>
 8007a06:	bf00      	nop
 8007a08:	20000018 	.word	0x20000018

08007a0c <_kill_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d07      	ldr	r5, [pc, #28]	@ (8007a2c <_kill_r+0x20>)
 8007a10:	2300      	movs	r3, #0
 8007a12:	4604      	mov	r4, r0
 8007a14:	4608      	mov	r0, r1
 8007a16:	4611      	mov	r1, r2
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	f7fa fb35 	bl	8002088 <_kill>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	d102      	bne.n	8007a28 <_kill_r+0x1c>
 8007a22:	682b      	ldr	r3, [r5, #0]
 8007a24:	b103      	cbz	r3, 8007a28 <_kill_r+0x1c>
 8007a26:	6023      	str	r3, [r4, #0]
 8007a28:	bd38      	pop	{r3, r4, r5, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20000488 	.word	0x20000488

08007a30 <_getpid_r>:
 8007a30:	f7fa bb22 	b.w	8002078 <_getpid>

08007a34 <atan2>:
 8007a34:	f000 bbac 	b.w	8008190 <__ieee754_atan2>

08007a38 <pow>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	ed2d 8b02 	vpush	{d8}
 8007a3e:	eeb0 8a40 	vmov.f32	s16, s0
 8007a42:	eef0 8a60 	vmov.f32	s17, s1
 8007a46:	ec55 4b11 	vmov	r4, r5, d1
 8007a4a:	f000 fc69 	bl	8008320 <__ieee754_pow>
 8007a4e:	4622      	mov	r2, r4
 8007a50:	462b      	mov	r3, r5
 8007a52:	4620      	mov	r0, r4
 8007a54:	4629      	mov	r1, r5
 8007a56:	ec57 6b10 	vmov	r6, r7, d0
 8007a5a:	f7f9 f887 	bl	8000b6c <__aeabi_dcmpun>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d13b      	bne.n	8007ada <pow+0xa2>
 8007a62:	ec51 0b18 	vmov	r0, r1, d8
 8007a66:	2200      	movs	r2, #0
 8007a68:	2300      	movs	r3, #0
 8007a6a:	f7f9 f84d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a6e:	b1b8      	cbz	r0, 8007aa0 <pow+0x68>
 8007a70:	2200      	movs	r2, #0
 8007a72:	2300      	movs	r3, #0
 8007a74:	4620      	mov	r0, r4
 8007a76:	4629      	mov	r1, r5
 8007a78:	f7f9 f846 	bl	8000b08 <__aeabi_dcmpeq>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	d146      	bne.n	8007b0e <pow+0xd6>
 8007a80:	ec45 4b10 	vmov	d0, r4, r5
 8007a84:	f000 f91c 	bl	8007cc0 <finite>
 8007a88:	b338      	cbz	r0, 8007ada <pow+0xa2>
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	4620      	mov	r0, r4
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7f9 f843 	bl	8000b1c <__aeabi_dcmplt>
 8007a96:	b300      	cbz	r0, 8007ada <pow+0xa2>
 8007a98:	f7fe f98a 	bl	8005db0 <__errno>
 8007a9c:	2322      	movs	r3, #34	@ 0x22
 8007a9e:	e01b      	b.n	8007ad8 <pow+0xa0>
 8007aa0:	ec47 6b10 	vmov	d0, r6, r7
 8007aa4:	f000 f90c 	bl	8007cc0 <finite>
 8007aa8:	b9e0      	cbnz	r0, 8007ae4 <pow+0xac>
 8007aaa:	eeb0 0a48 	vmov.f32	s0, s16
 8007aae:	eef0 0a68 	vmov.f32	s1, s17
 8007ab2:	f000 f905 	bl	8007cc0 <finite>
 8007ab6:	b1a8      	cbz	r0, 8007ae4 <pow+0xac>
 8007ab8:	ec45 4b10 	vmov	d0, r4, r5
 8007abc:	f000 f900 	bl	8007cc0 <finite>
 8007ac0:	b180      	cbz	r0, 8007ae4 <pow+0xac>
 8007ac2:	4632      	mov	r2, r6
 8007ac4:	463b      	mov	r3, r7
 8007ac6:	4630      	mov	r0, r6
 8007ac8:	4639      	mov	r1, r7
 8007aca:	f7f9 f84f 	bl	8000b6c <__aeabi_dcmpun>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d0e2      	beq.n	8007a98 <pow+0x60>
 8007ad2:	f7fe f96d 	bl	8005db0 <__errno>
 8007ad6:	2321      	movs	r3, #33	@ 0x21
 8007ad8:	6003      	str	r3, [r0, #0]
 8007ada:	ecbd 8b02 	vpop	{d8}
 8007ade:	ec47 6b10 	vmov	d0, r6, r7
 8007ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	4630      	mov	r0, r6
 8007aea:	4639      	mov	r1, r7
 8007aec:	f7f9 f80c 	bl	8000b08 <__aeabi_dcmpeq>
 8007af0:	2800      	cmp	r0, #0
 8007af2:	d0f2      	beq.n	8007ada <pow+0xa2>
 8007af4:	eeb0 0a48 	vmov.f32	s0, s16
 8007af8:	eef0 0a68 	vmov.f32	s1, s17
 8007afc:	f000 f8e0 	bl	8007cc0 <finite>
 8007b00:	2800      	cmp	r0, #0
 8007b02:	d0ea      	beq.n	8007ada <pow+0xa2>
 8007b04:	ec45 4b10 	vmov	d0, r4, r5
 8007b08:	f000 f8da 	bl	8007cc0 <finite>
 8007b0c:	e7c3      	b.n	8007a96 <pow+0x5e>
 8007b0e:	4f01      	ldr	r7, [pc, #4]	@ (8007b14 <pow+0xdc>)
 8007b10:	2600      	movs	r6, #0
 8007b12:	e7e2      	b.n	8007ada <pow+0xa2>
 8007b14:	3ff00000 	.word	0x3ff00000

08007b18 <sqrt>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	ed2d 8b02 	vpush	{d8}
 8007b1e:	ec55 4b10 	vmov	r4, r5, d0
 8007b22:	f000 f8d9 	bl	8007cd8 <__ieee754_sqrt>
 8007b26:	4622      	mov	r2, r4
 8007b28:	462b      	mov	r3, r5
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	eeb0 8a40 	vmov.f32	s16, s0
 8007b32:	eef0 8a60 	vmov.f32	s17, s1
 8007b36:	f7f9 f819 	bl	8000b6c <__aeabi_dcmpun>
 8007b3a:	b990      	cbnz	r0, 8007b62 <sqrt+0x4a>
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	2300      	movs	r3, #0
 8007b40:	4620      	mov	r0, r4
 8007b42:	4629      	mov	r1, r5
 8007b44:	f7f8 ffea 	bl	8000b1c <__aeabi_dcmplt>
 8007b48:	b158      	cbz	r0, 8007b62 <sqrt+0x4a>
 8007b4a:	f7fe f931 	bl	8005db0 <__errno>
 8007b4e:	2321      	movs	r3, #33	@ 0x21
 8007b50:	6003      	str	r3, [r0, #0]
 8007b52:	2200      	movs	r2, #0
 8007b54:	2300      	movs	r3, #0
 8007b56:	4610      	mov	r0, r2
 8007b58:	4619      	mov	r1, r3
 8007b5a:	f7f8 fe97 	bl	800088c <__aeabi_ddiv>
 8007b5e:	ec41 0b18 	vmov	d8, r0, r1
 8007b62:	eeb0 0a48 	vmov.f32	s0, s16
 8007b66:	eef0 0a68 	vmov.f32	s1, s17
 8007b6a:	ecbd 8b02 	vpop	{d8}
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}

08007b70 <cos>:
 8007b70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b72:	ec53 2b10 	vmov	r2, r3, d0
 8007b76:	4826      	ldr	r0, [pc, #152]	@ (8007c10 <cos+0xa0>)
 8007b78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007b7c:	4281      	cmp	r1, r0
 8007b7e:	d806      	bhi.n	8007b8e <cos+0x1e>
 8007b80:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007c08 <cos+0x98>
 8007b84:	b005      	add	sp, #20
 8007b86:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b8a:	f000 b97d 	b.w	8007e88 <__kernel_cos>
 8007b8e:	4821      	ldr	r0, [pc, #132]	@ (8007c14 <cos+0xa4>)
 8007b90:	4281      	cmp	r1, r0
 8007b92:	d908      	bls.n	8007ba6 <cos+0x36>
 8007b94:	4610      	mov	r0, r2
 8007b96:	4619      	mov	r1, r3
 8007b98:	f7f8 fb96 	bl	80002c8 <__aeabi_dsub>
 8007b9c:	ec41 0b10 	vmov	d0, r0, r1
 8007ba0:	b005      	add	sp, #20
 8007ba2:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ba6:	4668      	mov	r0, sp
 8007ba8:	f001 f906 	bl	8008db8 <__ieee754_rem_pio2>
 8007bac:	f000 0003 	and.w	r0, r0, #3
 8007bb0:	2801      	cmp	r0, #1
 8007bb2:	d00b      	beq.n	8007bcc <cos+0x5c>
 8007bb4:	2802      	cmp	r0, #2
 8007bb6:	d015      	beq.n	8007be4 <cos+0x74>
 8007bb8:	b9d8      	cbnz	r0, 8007bf2 <cos+0x82>
 8007bba:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007bbe:	ed9d 0b00 	vldr	d0, [sp]
 8007bc2:	f000 f961 	bl	8007e88 <__kernel_cos>
 8007bc6:	ec51 0b10 	vmov	r0, r1, d0
 8007bca:	e7e7      	b.n	8007b9c <cos+0x2c>
 8007bcc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007bd0:	ed9d 0b00 	vldr	d0, [sp]
 8007bd4:	f000 fa20 	bl	8008018 <__kernel_sin>
 8007bd8:	ec53 2b10 	vmov	r2, r3, d0
 8007bdc:	4610      	mov	r0, r2
 8007bde:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007be2:	e7db      	b.n	8007b9c <cos+0x2c>
 8007be4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007be8:	ed9d 0b00 	vldr	d0, [sp]
 8007bec:	f000 f94c 	bl	8007e88 <__kernel_cos>
 8007bf0:	e7f2      	b.n	8007bd8 <cos+0x68>
 8007bf2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007bf6:	ed9d 0b00 	vldr	d0, [sp]
 8007bfa:	2001      	movs	r0, #1
 8007bfc:	f000 fa0c 	bl	8008018 <__kernel_sin>
 8007c00:	e7e1      	b.n	8007bc6 <cos+0x56>
 8007c02:	bf00      	nop
 8007c04:	f3af 8000 	nop.w
	...
 8007c10:	3fe921fb 	.word	0x3fe921fb
 8007c14:	7fefffff 	.word	0x7fefffff

08007c18 <sin>:
 8007c18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c1a:	ec53 2b10 	vmov	r2, r3, d0
 8007c1e:	4826      	ldr	r0, [pc, #152]	@ (8007cb8 <sin+0xa0>)
 8007c20:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007c24:	4281      	cmp	r1, r0
 8007c26:	d807      	bhi.n	8007c38 <sin+0x20>
 8007c28:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007cb0 <sin+0x98>
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	b005      	add	sp, #20
 8007c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c34:	f000 b9f0 	b.w	8008018 <__kernel_sin>
 8007c38:	4820      	ldr	r0, [pc, #128]	@ (8007cbc <sin+0xa4>)
 8007c3a:	4281      	cmp	r1, r0
 8007c3c:	d908      	bls.n	8007c50 <sin+0x38>
 8007c3e:	4610      	mov	r0, r2
 8007c40:	4619      	mov	r1, r3
 8007c42:	f7f8 fb41 	bl	80002c8 <__aeabi_dsub>
 8007c46:	ec41 0b10 	vmov	d0, r0, r1
 8007c4a:	b005      	add	sp, #20
 8007c4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c50:	4668      	mov	r0, sp
 8007c52:	f001 f8b1 	bl	8008db8 <__ieee754_rem_pio2>
 8007c56:	f000 0003 	and.w	r0, r0, #3
 8007c5a:	2801      	cmp	r0, #1
 8007c5c:	d00c      	beq.n	8007c78 <sin+0x60>
 8007c5e:	2802      	cmp	r0, #2
 8007c60:	d011      	beq.n	8007c86 <sin+0x6e>
 8007c62:	b9e8      	cbnz	r0, 8007ca0 <sin+0x88>
 8007c64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007c68:	ed9d 0b00 	vldr	d0, [sp]
 8007c6c:	2001      	movs	r0, #1
 8007c6e:	f000 f9d3 	bl	8008018 <__kernel_sin>
 8007c72:	ec51 0b10 	vmov	r0, r1, d0
 8007c76:	e7e6      	b.n	8007c46 <sin+0x2e>
 8007c78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007c7c:	ed9d 0b00 	vldr	d0, [sp]
 8007c80:	f000 f902 	bl	8007e88 <__kernel_cos>
 8007c84:	e7f5      	b.n	8007c72 <sin+0x5a>
 8007c86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007c8a:	ed9d 0b00 	vldr	d0, [sp]
 8007c8e:	2001      	movs	r0, #1
 8007c90:	f000 f9c2 	bl	8008018 <__kernel_sin>
 8007c94:	ec53 2b10 	vmov	r2, r3, d0
 8007c98:	4610      	mov	r0, r2
 8007c9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007c9e:	e7d2      	b.n	8007c46 <sin+0x2e>
 8007ca0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ca4:	ed9d 0b00 	vldr	d0, [sp]
 8007ca8:	f000 f8ee 	bl	8007e88 <__kernel_cos>
 8007cac:	e7f2      	b.n	8007c94 <sin+0x7c>
 8007cae:	bf00      	nop
	...
 8007cb8:	3fe921fb 	.word	0x3fe921fb
 8007cbc:	7fefffff 	.word	0x7fefffff

08007cc0 <finite>:
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	ed8d 0b00 	vstr	d0, [sp]
 8007cc6:	9801      	ldr	r0, [sp, #4]
 8007cc8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007ccc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007cd0:	0fc0      	lsrs	r0, r0, #31
 8007cd2:	b002      	add	sp, #8
 8007cd4:	4770      	bx	lr
	...

08007cd8 <__ieee754_sqrt>:
 8007cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	4a66      	ldr	r2, [pc, #408]	@ (8007e78 <__ieee754_sqrt+0x1a0>)
 8007cde:	ec55 4b10 	vmov	r4, r5, d0
 8007ce2:	43aa      	bics	r2, r5
 8007ce4:	462b      	mov	r3, r5
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	d110      	bne.n	8007d0c <__ieee754_sqrt+0x34>
 8007cea:	4622      	mov	r2, r4
 8007cec:	4620      	mov	r0, r4
 8007cee:	4629      	mov	r1, r5
 8007cf0:	f7f8 fca2 	bl	8000638 <__aeabi_dmul>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	f7f8 fae6 	bl	80002cc <__adddf3>
 8007d00:	4604      	mov	r4, r0
 8007d02:	460d      	mov	r5, r1
 8007d04:	ec45 4b10 	vmov	d0, r4, r5
 8007d08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0c:	2d00      	cmp	r5, #0
 8007d0e:	dc0e      	bgt.n	8007d2e <__ieee754_sqrt+0x56>
 8007d10:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007d14:	4322      	orrs	r2, r4
 8007d16:	d0f5      	beq.n	8007d04 <__ieee754_sqrt+0x2c>
 8007d18:	b19d      	cbz	r5, 8007d42 <__ieee754_sqrt+0x6a>
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	4629      	mov	r1, r5
 8007d20:	f7f8 fad2 	bl	80002c8 <__aeabi_dsub>
 8007d24:	4602      	mov	r2, r0
 8007d26:	460b      	mov	r3, r1
 8007d28:	f7f8 fdb0 	bl	800088c <__aeabi_ddiv>
 8007d2c:	e7e8      	b.n	8007d00 <__ieee754_sqrt+0x28>
 8007d2e:	152a      	asrs	r2, r5, #20
 8007d30:	d115      	bne.n	8007d5e <__ieee754_sqrt+0x86>
 8007d32:	2000      	movs	r0, #0
 8007d34:	e009      	b.n	8007d4a <__ieee754_sqrt+0x72>
 8007d36:	0acb      	lsrs	r3, r1, #11
 8007d38:	3a15      	subs	r2, #21
 8007d3a:	0549      	lsls	r1, r1, #21
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d0fa      	beq.n	8007d36 <__ieee754_sqrt+0x5e>
 8007d40:	e7f7      	b.n	8007d32 <__ieee754_sqrt+0x5a>
 8007d42:	462a      	mov	r2, r5
 8007d44:	e7fa      	b.n	8007d3c <__ieee754_sqrt+0x64>
 8007d46:	005b      	lsls	r3, r3, #1
 8007d48:	3001      	adds	r0, #1
 8007d4a:	02dc      	lsls	r4, r3, #11
 8007d4c:	d5fb      	bpl.n	8007d46 <__ieee754_sqrt+0x6e>
 8007d4e:	1e44      	subs	r4, r0, #1
 8007d50:	1b12      	subs	r2, r2, r4
 8007d52:	f1c0 0420 	rsb	r4, r0, #32
 8007d56:	fa21 f404 	lsr.w	r4, r1, r4
 8007d5a:	4323      	orrs	r3, r4
 8007d5c:	4081      	lsls	r1, r0
 8007d5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d62:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8007d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d6a:	07d2      	lsls	r2, r2, #31
 8007d6c:	bf5c      	itt	pl
 8007d6e:	005b      	lslpl	r3, r3, #1
 8007d70:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007d74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007d78:	bf58      	it	pl
 8007d7a:	0049      	lslpl	r1, r1, #1
 8007d7c:	2600      	movs	r6, #0
 8007d7e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007d82:	107f      	asrs	r7, r7, #1
 8007d84:	0049      	lsls	r1, r1, #1
 8007d86:	2016      	movs	r0, #22
 8007d88:	4632      	mov	r2, r6
 8007d8a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8007d8e:	1915      	adds	r5, r2, r4
 8007d90:	429d      	cmp	r5, r3
 8007d92:	bfde      	ittt	le
 8007d94:	192a      	addle	r2, r5, r4
 8007d96:	1b5b      	suble	r3, r3, r5
 8007d98:	1936      	addle	r6, r6, r4
 8007d9a:	0fcd      	lsrs	r5, r1, #31
 8007d9c:	3801      	subs	r0, #1
 8007d9e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007da2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007da6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007daa:	d1f0      	bne.n	8007d8e <__ieee754_sqrt+0xb6>
 8007dac:	4605      	mov	r5, r0
 8007dae:	2420      	movs	r4, #32
 8007db0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007db4:	4293      	cmp	r3, r2
 8007db6:	eb0c 0e00 	add.w	lr, ip, r0
 8007dba:	dc02      	bgt.n	8007dc2 <__ieee754_sqrt+0xea>
 8007dbc:	d113      	bne.n	8007de6 <__ieee754_sqrt+0x10e>
 8007dbe:	458e      	cmp	lr, r1
 8007dc0:	d811      	bhi.n	8007de6 <__ieee754_sqrt+0x10e>
 8007dc2:	f1be 0f00 	cmp.w	lr, #0
 8007dc6:	eb0e 000c 	add.w	r0, lr, ip
 8007dca:	da3f      	bge.n	8007e4c <__ieee754_sqrt+0x174>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	db3d      	blt.n	8007e4c <__ieee754_sqrt+0x174>
 8007dd0:	f102 0801 	add.w	r8, r2, #1
 8007dd4:	1a9b      	subs	r3, r3, r2
 8007dd6:	458e      	cmp	lr, r1
 8007dd8:	bf88      	it	hi
 8007dda:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007dde:	eba1 010e 	sub.w	r1, r1, lr
 8007de2:	4465      	add	r5, ip
 8007de4:	4642      	mov	r2, r8
 8007de6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007dea:	3c01      	subs	r4, #1
 8007dec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007df0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007df4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007df8:	d1dc      	bne.n	8007db4 <__ieee754_sqrt+0xdc>
 8007dfa:	4319      	orrs	r1, r3
 8007dfc:	d01b      	beq.n	8007e36 <__ieee754_sqrt+0x15e>
 8007dfe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8007e7c <__ieee754_sqrt+0x1a4>
 8007e02:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8007e80 <__ieee754_sqrt+0x1a8>
 8007e06:	e9da 0100 	ldrd	r0, r1, [sl]
 8007e0a:	e9db 2300 	ldrd	r2, r3, [fp]
 8007e0e:	f7f8 fa5b 	bl	80002c8 <__aeabi_dsub>
 8007e12:	e9da 8900 	ldrd	r8, r9, [sl]
 8007e16:	4602      	mov	r2, r0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	f7f8 fe87 	bl	8000b30 <__aeabi_dcmple>
 8007e22:	b140      	cbz	r0, 8007e36 <__ieee754_sqrt+0x15e>
 8007e24:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007e28:	e9da 0100 	ldrd	r0, r1, [sl]
 8007e2c:	e9db 2300 	ldrd	r2, r3, [fp]
 8007e30:	d10e      	bne.n	8007e50 <__ieee754_sqrt+0x178>
 8007e32:	3601      	adds	r6, #1
 8007e34:	4625      	mov	r5, r4
 8007e36:	1073      	asrs	r3, r6, #1
 8007e38:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8007e3c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8007e40:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8007e44:	086b      	lsrs	r3, r5, #1
 8007e46:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8007e4a:	e759      	b.n	8007d00 <__ieee754_sqrt+0x28>
 8007e4c:	4690      	mov	r8, r2
 8007e4e:	e7c1      	b.n	8007dd4 <__ieee754_sqrt+0xfc>
 8007e50:	f7f8 fa3c 	bl	80002cc <__adddf3>
 8007e54:	e9da 8900 	ldrd	r8, r9, [sl]
 8007e58:	4602      	mov	r2, r0
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4640      	mov	r0, r8
 8007e5e:	4649      	mov	r1, r9
 8007e60:	f7f8 fe5c 	bl	8000b1c <__aeabi_dcmplt>
 8007e64:	b120      	cbz	r0, 8007e70 <__ieee754_sqrt+0x198>
 8007e66:	1cab      	adds	r3, r5, #2
 8007e68:	bf08      	it	eq
 8007e6a:	3601      	addeq	r6, #1
 8007e6c:	3502      	adds	r5, #2
 8007e6e:	e7e2      	b.n	8007e36 <__ieee754_sqrt+0x15e>
 8007e70:	1c6b      	adds	r3, r5, #1
 8007e72:	f023 0501 	bic.w	r5, r3, #1
 8007e76:	e7de      	b.n	8007e36 <__ieee754_sqrt+0x15e>
 8007e78:	7ff00000 	.word	0x7ff00000
 8007e7c:	0800a208 	.word	0x0800a208
 8007e80:	0800a200 	.word	0x0800a200
 8007e84:	00000000 	.word	0x00000000

08007e88 <__kernel_cos>:
 8007e88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e8c:	ec57 6b10 	vmov	r6, r7, d0
 8007e90:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007e94:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007e98:	ed8d 1b00 	vstr	d1, [sp]
 8007e9c:	d206      	bcs.n	8007eac <__kernel_cos+0x24>
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	f7f8 fe79 	bl	8000b98 <__aeabi_d2iz>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f000 8088 	beq.w	8007fbc <__kernel_cos+0x134>
 8007eac:	4632      	mov	r2, r6
 8007eae:	463b      	mov	r3, r7
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	f7f8 fbc0 	bl	8000638 <__aeabi_dmul>
 8007eb8:	4b51      	ldr	r3, [pc, #324]	@ (8008000 <__kernel_cos+0x178>)
 8007eba:	2200      	movs	r2, #0
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	460d      	mov	r5, r1
 8007ec0:	f7f8 fbba 	bl	8000638 <__aeabi_dmul>
 8007ec4:	a340      	add	r3, pc, #256	@ (adr r3, 8007fc8 <__kernel_cos+0x140>)
 8007ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eca:	4682      	mov	sl, r0
 8007ecc:	468b      	mov	fp, r1
 8007ece:	4620      	mov	r0, r4
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7f8 fbb1 	bl	8000638 <__aeabi_dmul>
 8007ed6:	a33e      	add	r3, pc, #248	@ (adr r3, 8007fd0 <__kernel_cos+0x148>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	f7f8 f9f6 	bl	80002cc <__adddf3>
 8007ee0:	4622      	mov	r2, r4
 8007ee2:	462b      	mov	r3, r5
 8007ee4:	f7f8 fba8 	bl	8000638 <__aeabi_dmul>
 8007ee8:	a33b      	add	r3, pc, #236	@ (adr r3, 8007fd8 <__kernel_cos+0x150>)
 8007eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eee:	f7f8 f9eb 	bl	80002c8 <__aeabi_dsub>
 8007ef2:	4622      	mov	r2, r4
 8007ef4:	462b      	mov	r3, r5
 8007ef6:	f7f8 fb9f 	bl	8000638 <__aeabi_dmul>
 8007efa:	a339      	add	r3, pc, #228	@ (adr r3, 8007fe0 <__kernel_cos+0x158>)
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	f7f8 f9e4 	bl	80002cc <__adddf3>
 8007f04:	4622      	mov	r2, r4
 8007f06:	462b      	mov	r3, r5
 8007f08:	f7f8 fb96 	bl	8000638 <__aeabi_dmul>
 8007f0c:	a336      	add	r3, pc, #216	@ (adr r3, 8007fe8 <__kernel_cos+0x160>)
 8007f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f12:	f7f8 f9d9 	bl	80002c8 <__aeabi_dsub>
 8007f16:	4622      	mov	r2, r4
 8007f18:	462b      	mov	r3, r5
 8007f1a:	f7f8 fb8d 	bl	8000638 <__aeabi_dmul>
 8007f1e:	a334      	add	r3, pc, #208	@ (adr r3, 8007ff0 <__kernel_cos+0x168>)
 8007f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f24:	f7f8 f9d2 	bl	80002cc <__adddf3>
 8007f28:	4622      	mov	r2, r4
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	f7f8 fb84 	bl	8000638 <__aeabi_dmul>
 8007f30:	4622      	mov	r2, r4
 8007f32:	462b      	mov	r3, r5
 8007f34:	f7f8 fb80 	bl	8000638 <__aeabi_dmul>
 8007f38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	460d      	mov	r5, r1
 8007f40:	4630      	mov	r0, r6
 8007f42:	4639      	mov	r1, r7
 8007f44:	f7f8 fb78 	bl	8000638 <__aeabi_dmul>
 8007f48:	460b      	mov	r3, r1
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	4629      	mov	r1, r5
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f7f8 f9ba 	bl	80002c8 <__aeabi_dsub>
 8007f54:	4b2b      	ldr	r3, [pc, #172]	@ (8008004 <__kernel_cos+0x17c>)
 8007f56:	4598      	cmp	r8, r3
 8007f58:	4606      	mov	r6, r0
 8007f5a:	460f      	mov	r7, r1
 8007f5c:	d810      	bhi.n	8007f80 <__kernel_cos+0xf8>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	460b      	mov	r3, r1
 8007f62:	4650      	mov	r0, sl
 8007f64:	4659      	mov	r1, fp
 8007f66:	f7f8 f9af 	bl	80002c8 <__aeabi_dsub>
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4926      	ldr	r1, [pc, #152]	@ (8008008 <__kernel_cos+0x180>)
 8007f6e:	4602      	mov	r2, r0
 8007f70:	2000      	movs	r0, #0
 8007f72:	f7f8 f9a9 	bl	80002c8 <__aeabi_dsub>
 8007f76:	ec41 0b10 	vmov	d0, r0, r1
 8007f7a:	b003      	add	sp, #12
 8007f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f80:	4b22      	ldr	r3, [pc, #136]	@ (800800c <__kernel_cos+0x184>)
 8007f82:	4921      	ldr	r1, [pc, #132]	@ (8008008 <__kernel_cos+0x180>)
 8007f84:	4598      	cmp	r8, r3
 8007f86:	bf8c      	ite	hi
 8007f88:	4d21      	ldrhi	r5, [pc, #132]	@ (8008010 <__kernel_cos+0x188>)
 8007f8a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007f8e:	2400      	movs	r4, #0
 8007f90:	4622      	mov	r2, r4
 8007f92:	462b      	mov	r3, r5
 8007f94:	2000      	movs	r0, #0
 8007f96:	f7f8 f997 	bl	80002c8 <__aeabi_dsub>
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	4680      	mov	r8, r0
 8007f9e:	4689      	mov	r9, r1
 8007fa0:	462b      	mov	r3, r5
 8007fa2:	4650      	mov	r0, sl
 8007fa4:	4659      	mov	r1, fp
 8007fa6:	f7f8 f98f 	bl	80002c8 <__aeabi_dsub>
 8007faa:	4632      	mov	r2, r6
 8007fac:	463b      	mov	r3, r7
 8007fae:	f7f8 f98b 	bl	80002c8 <__aeabi_dsub>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4640      	mov	r0, r8
 8007fb8:	4649      	mov	r1, r9
 8007fba:	e7da      	b.n	8007f72 <__kernel_cos+0xea>
 8007fbc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007ff8 <__kernel_cos+0x170>
 8007fc0:	e7db      	b.n	8007f7a <__kernel_cos+0xf2>
 8007fc2:	bf00      	nop
 8007fc4:	f3af 8000 	nop.w
 8007fc8:	be8838d4 	.word	0xbe8838d4
 8007fcc:	bda8fae9 	.word	0xbda8fae9
 8007fd0:	bdb4b1c4 	.word	0xbdb4b1c4
 8007fd4:	3e21ee9e 	.word	0x3e21ee9e
 8007fd8:	809c52ad 	.word	0x809c52ad
 8007fdc:	3e927e4f 	.word	0x3e927e4f
 8007fe0:	19cb1590 	.word	0x19cb1590
 8007fe4:	3efa01a0 	.word	0x3efa01a0
 8007fe8:	16c15177 	.word	0x16c15177
 8007fec:	3f56c16c 	.word	0x3f56c16c
 8007ff0:	5555554c 	.word	0x5555554c
 8007ff4:	3fa55555 	.word	0x3fa55555
 8007ff8:	00000000 	.word	0x00000000
 8007ffc:	3ff00000 	.word	0x3ff00000
 8008000:	3fe00000 	.word	0x3fe00000
 8008004:	3fd33332 	.word	0x3fd33332
 8008008:	3ff00000 	.word	0x3ff00000
 800800c:	3fe90000 	.word	0x3fe90000
 8008010:	3fd20000 	.word	0x3fd20000
 8008014:	00000000 	.word	0x00000000

08008018 <__kernel_sin>:
 8008018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801c:	ec55 4b10 	vmov	r4, r5, d0
 8008020:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008024:	b085      	sub	sp, #20
 8008026:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800802a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800802e:	4680      	mov	r8, r0
 8008030:	d205      	bcs.n	800803e <__kernel_sin+0x26>
 8008032:	4620      	mov	r0, r4
 8008034:	4629      	mov	r1, r5
 8008036:	f7f8 fdaf 	bl	8000b98 <__aeabi_d2iz>
 800803a:	2800      	cmp	r0, #0
 800803c:	d052      	beq.n	80080e4 <__kernel_sin+0xcc>
 800803e:	4622      	mov	r2, r4
 8008040:	462b      	mov	r3, r5
 8008042:	4620      	mov	r0, r4
 8008044:	4629      	mov	r1, r5
 8008046:	f7f8 faf7 	bl	8000638 <__aeabi_dmul>
 800804a:	4682      	mov	sl, r0
 800804c:	468b      	mov	fp, r1
 800804e:	4602      	mov	r2, r0
 8008050:	460b      	mov	r3, r1
 8008052:	4620      	mov	r0, r4
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 faef 	bl	8000638 <__aeabi_dmul>
 800805a:	a342      	add	r3, pc, #264	@ (adr r3, 8008164 <__kernel_sin+0x14c>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	e9cd 0100 	strd	r0, r1, [sp]
 8008064:	4650      	mov	r0, sl
 8008066:	4659      	mov	r1, fp
 8008068:	f7f8 fae6 	bl	8000638 <__aeabi_dmul>
 800806c:	a33f      	add	r3, pc, #252	@ (adr r3, 800816c <__kernel_sin+0x154>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f929 	bl	80002c8 <__aeabi_dsub>
 8008076:	4652      	mov	r2, sl
 8008078:	465b      	mov	r3, fp
 800807a:	f7f8 fadd 	bl	8000638 <__aeabi_dmul>
 800807e:	a33d      	add	r3, pc, #244	@ (adr r3, 8008174 <__kernel_sin+0x15c>)
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	f7f8 f922 	bl	80002cc <__adddf3>
 8008088:	4652      	mov	r2, sl
 800808a:	465b      	mov	r3, fp
 800808c:	f7f8 fad4 	bl	8000638 <__aeabi_dmul>
 8008090:	a33a      	add	r3, pc, #232	@ (adr r3, 800817c <__kernel_sin+0x164>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	f7f8 f917 	bl	80002c8 <__aeabi_dsub>
 800809a:	4652      	mov	r2, sl
 800809c:	465b      	mov	r3, fp
 800809e:	f7f8 facb 	bl	8000638 <__aeabi_dmul>
 80080a2:	a338      	add	r3, pc, #224	@ (adr r3, 8008184 <__kernel_sin+0x16c>)
 80080a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a8:	f7f8 f910 	bl	80002cc <__adddf3>
 80080ac:	4606      	mov	r6, r0
 80080ae:	460f      	mov	r7, r1
 80080b0:	f1b8 0f00 	cmp.w	r8, #0
 80080b4:	d11b      	bne.n	80080ee <__kernel_sin+0xd6>
 80080b6:	4602      	mov	r2, r0
 80080b8:	460b      	mov	r3, r1
 80080ba:	4650      	mov	r0, sl
 80080bc:	4659      	mov	r1, fp
 80080be:	f7f8 fabb 	bl	8000638 <__aeabi_dmul>
 80080c2:	a325      	add	r3, pc, #148	@ (adr r3, 8008158 <__kernel_sin+0x140>)
 80080c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c8:	f7f8 f8fe 	bl	80002c8 <__aeabi_dsub>
 80080cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d0:	f7f8 fab2 	bl	8000638 <__aeabi_dmul>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4620      	mov	r0, r4
 80080da:	4629      	mov	r1, r5
 80080dc:	f7f8 f8f6 	bl	80002cc <__adddf3>
 80080e0:	4604      	mov	r4, r0
 80080e2:	460d      	mov	r5, r1
 80080e4:	ec45 4b10 	vmov	d0, r4, r5
 80080e8:	b005      	add	sp, #20
 80080ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008160 <__kernel_sin+0x148>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	f7f8 fa9f 	bl	8000638 <__aeabi_dmul>
 80080fa:	4632      	mov	r2, r6
 80080fc:	4680      	mov	r8, r0
 80080fe:	4689      	mov	r9, r1
 8008100:	463b      	mov	r3, r7
 8008102:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008106:	f7f8 fa97 	bl	8000638 <__aeabi_dmul>
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4640      	mov	r0, r8
 8008110:	4649      	mov	r1, r9
 8008112:	f7f8 f8d9 	bl	80002c8 <__aeabi_dsub>
 8008116:	4652      	mov	r2, sl
 8008118:	465b      	mov	r3, fp
 800811a:	f7f8 fa8d 	bl	8000638 <__aeabi_dmul>
 800811e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008122:	f7f8 f8d1 	bl	80002c8 <__aeabi_dsub>
 8008126:	a30c      	add	r3, pc, #48	@ (adr r3, 8008158 <__kernel_sin+0x140>)
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	4606      	mov	r6, r0
 800812e:	460f      	mov	r7, r1
 8008130:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008134:	f7f8 fa80 	bl	8000638 <__aeabi_dmul>
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	4630      	mov	r0, r6
 800813e:	4639      	mov	r1, r7
 8008140:	f7f8 f8c4 	bl	80002cc <__adddf3>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4620      	mov	r0, r4
 800814a:	4629      	mov	r1, r5
 800814c:	f7f8 f8bc 	bl	80002c8 <__aeabi_dsub>
 8008150:	e7c6      	b.n	80080e0 <__kernel_sin+0xc8>
 8008152:	bf00      	nop
 8008154:	f3af 8000 	nop.w
 8008158:	55555549 	.word	0x55555549
 800815c:	3fc55555 	.word	0x3fc55555
 8008160:	3fe00000 	.word	0x3fe00000
 8008164:	5acfd57c 	.word	0x5acfd57c
 8008168:	3de5d93a 	.word	0x3de5d93a
 800816c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008170:	3e5ae5e6 	.word	0x3e5ae5e6
 8008174:	57b1fe7d 	.word	0x57b1fe7d
 8008178:	3ec71de3 	.word	0x3ec71de3
 800817c:	19c161d5 	.word	0x19c161d5
 8008180:	3f2a01a0 	.word	0x3f2a01a0
 8008184:	1110f8a6 	.word	0x1110f8a6
 8008188:	3f811111 	.word	0x3f811111
 800818c:	00000000 	.word	0x00000000

08008190 <__ieee754_atan2>:
 8008190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008194:	ec57 6b11 	vmov	r6, r7, d1
 8008198:	4273      	negs	r3, r6
 800819a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8008318 <__ieee754_atan2+0x188>
 800819e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80081a2:	4333      	orrs	r3, r6
 80081a4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80081a8:	4543      	cmp	r3, r8
 80081aa:	ec51 0b10 	vmov	r0, r1, d0
 80081ae:	4635      	mov	r5, r6
 80081b0:	d809      	bhi.n	80081c6 <__ieee754_atan2+0x36>
 80081b2:	4244      	negs	r4, r0
 80081b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80081b8:	4304      	orrs	r4, r0
 80081ba:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80081be:	4544      	cmp	r4, r8
 80081c0:	468e      	mov	lr, r1
 80081c2:	4681      	mov	r9, r0
 80081c4:	d907      	bls.n	80081d6 <__ieee754_atan2+0x46>
 80081c6:	4632      	mov	r2, r6
 80081c8:	463b      	mov	r3, r7
 80081ca:	f7f8 f87f 	bl	80002cc <__adddf3>
 80081ce:	ec41 0b10 	vmov	d0, r0, r1
 80081d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081d6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80081da:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80081de:	4334      	orrs	r4, r6
 80081e0:	d103      	bne.n	80081ea <__ieee754_atan2+0x5a>
 80081e2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e6:	f000 bfe3 	b.w	80091b0 <atan>
 80081ea:	17bc      	asrs	r4, r7, #30
 80081ec:	f004 0402 	and.w	r4, r4, #2
 80081f0:	ea53 0909 	orrs.w	r9, r3, r9
 80081f4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80081f8:	d107      	bne.n	800820a <__ieee754_atan2+0x7a>
 80081fa:	2c02      	cmp	r4, #2
 80081fc:	d05f      	beq.n	80082be <__ieee754_atan2+0x12e>
 80081fe:	2c03      	cmp	r4, #3
 8008200:	d1e5      	bne.n	80081ce <__ieee754_atan2+0x3e>
 8008202:	a143      	add	r1, pc, #268	@ (adr r1, 8008310 <__ieee754_atan2+0x180>)
 8008204:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008208:	e7e1      	b.n	80081ce <__ieee754_atan2+0x3e>
 800820a:	4315      	orrs	r5, r2
 800820c:	d106      	bne.n	800821c <__ieee754_atan2+0x8c>
 800820e:	f1be 0f00 	cmp.w	lr, #0
 8008212:	db5f      	blt.n	80082d4 <__ieee754_atan2+0x144>
 8008214:	a136      	add	r1, pc, #216	@ (adr r1, 80082f0 <__ieee754_atan2+0x160>)
 8008216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800821a:	e7d8      	b.n	80081ce <__ieee754_atan2+0x3e>
 800821c:	4542      	cmp	r2, r8
 800821e:	d10f      	bne.n	8008240 <__ieee754_atan2+0xb0>
 8008220:	4293      	cmp	r3, r2
 8008222:	f104 34ff 	add.w	r4, r4, #4294967295
 8008226:	d107      	bne.n	8008238 <__ieee754_atan2+0xa8>
 8008228:	2c02      	cmp	r4, #2
 800822a:	d84c      	bhi.n	80082c6 <__ieee754_atan2+0x136>
 800822c:	4b36      	ldr	r3, [pc, #216]	@ (8008308 <__ieee754_atan2+0x178>)
 800822e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008232:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008236:	e7ca      	b.n	80081ce <__ieee754_atan2+0x3e>
 8008238:	2c02      	cmp	r4, #2
 800823a:	d848      	bhi.n	80082ce <__ieee754_atan2+0x13e>
 800823c:	4b33      	ldr	r3, [pc, #204]	@ (800830c <__ieee754_atan2+0x17c>)
 800823e:	e7f6      	b.n	800822e <__ieee754_atan2+0x9e>
 8008240:	4543      	cmp	r3, r8
 8008242:	d0e4      	beq.n	800820e <__ieee754_atan2+0x7e>
 8008244:	1a9b      	subs	r3, r3, r2
 8008246:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800824a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800824e:	da1e      	bge.n	800828e <__ieee754_atan2+0xfe>
 8008250:	2f00      	cmp	r7, #0
 8008252:	da01      	bge.n	8008258 <__ieee754_atan2+0xc8>
 8008254:	323c      	adds	r2, #60	@ 0x3c
 8008256:	db1e      	blt.n	8008296 <__ieee754_atan2+0x106>
 8008258:	4632      	mov	r2, r6
 800825a:	463b      	mov	r3, r7
 800825c:	f7f8 fb16 	bl	800088c <__aeabi_ddiv>
 8008260:	ec41 0b10 	vmov	d0, r0, r1
 8008264:	f001 f93c 	bl	80094e0 <fabs>
 8008268:	f000 ffa2 	bl	80091b0 <atan>
 800826c:	ec51 0b10 	vmov	r0, r1, d0
 8008270:	2c01      	cmp	r4, #1
 8008272:	d013      	beq.n	800829c <__ieee754_atan2+0x10c>
 8008274:	2c02      	cmp	r4, #2
 8008276:	d015      	beq.n	80082a4 <__ieee754_atan2+0x114>
 8008278:	2c00      	cmp	r4, #0
 800827a:	d0a8      	beq.n	80081ce <__ieee754_atan2+0x3e>
 800827c:	a318      	add	r3, pc, #96	@ (adr r3, 80082e0 <__ieee754_atan2+0x150>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f821 	bl	80002c8 <__aeabi_dsub>
 8008286:	a318      	add	r3, pc, #96	@ (adr r3, 80082e8 <__ieee754_atan2+0x158>)
 8008288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828c:	e014      	b.n	80082b8 <__ieee754_atan2+0x128>
 800828e:	a118      	add	r1, pc, #96	@ (adr r1, 80082f0 <__ieee754_atan2+0x160>)
 8008290:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008294:	e7ec      	b.n	8008270 <__ieee754_atan2+0xe0>
 8008296:	2000      	movs	r0, #0
 8008298:	2100      	movs	r1, #0
 800829a:	e7e9      	b.n	8008270 <__ieee754_atan2+0xe0>
 800829c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80082a0:	4619      	mov	r1, r3
 80082a2:	e794      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082a4:	a30e      	add	r3, pc, #56	@ (adr r3, 80082e0 <__ieee754_atan2+0x150>)
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f8 f80d 	bl	80002c8 <__aeabi_dsub>
 80082ae:	4602      	mov	r2, r0
 80082b0:	460b      	mov	r3, r1
 80082b2:	a10d      	add	r1, pc, #52	@ (adr r1, 80082e8 <__ieee754_atan2+0x158>)
 80082b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082b8:	f7f8 f806 	bl	80002c8 <__aeabi_dsub>
 80082bc:	e787      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082be:	a10a      	add	r1, pc, #40	@ (adr r1, 80082e8 <__ieee754_atan2+0x158>)
 80082c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082c4:	e783      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082c6:	a10c      	add	r1, pc, #48	@ (adr r1, 80082f8 <__ieee754_atan2+0x168>)
 80082c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082cc:	e77f      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082ce:	2000      	movs	r0, #0
 80082d0:	2100      	movs	r1, #0
 80082d2:	e77c      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082d4:	a10a      	add	r1, pc, #40	@ (adr r1, 8008300 <__ieee754_atan2+0x170>)
 80082d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082da:	e778      	b.n	80081ce <__ieee754_atan2+0x3e>
 80082dc:	f3af 8000 	nop.w
 80082e0:	33145c07 	.word	0x33145c07
 80082e4:	3ca1a626 	.word	0x3ca1a626
 80082e8:	54442d18 	.word	0x54442d18
 80082ec:	400921fb 	.word	0x400921fb
 80082f0:	54442d18 	.word	0x54442d18
 80082f4:	3ff921fb 	.word	0x3ff921fb
 80082f8:	54442d18 	.word	0x54442d18
 80082fc:	3fe921fb 	.word	0x3fe921fb
 8008300:	54442d18 	.word	0x54442d18
 8008304:	bff921fb 	.word	0xbff921fb
 8008308:	0800a228 	.word	0x0800a228
 800830c:	0800a210 	.word	0x0800a210
 8008310:	54442d18 	.word	0x54442d18
 8008314:	c00921fb 	.word	0xc00921fb
 8008318:	7ff00000 	.word	0x7ff00000
 800831c:	00000000 	.word	0x00000000

08008320 <__ieee754_pow>:
 8008320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008324:	b091      	sub	sp, #68	@ 0x44
 8008326:	ed8d 1b00 	vstr	d1, [sp]
 800832a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800832e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8008332:	ea5a 0001 	orrs.w	r0, sl, r1
 8008336:	ec57 6b10 	vmov	r6, r7, d0
 800833a:	d113      	bne.n	8008364 <__ieee754_pow+0x44>
 800833c:	19b3      	adds	r3, r6, r6
 800833e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8008342:	4152      	adcs	r2, r2
 8008344:	4298      	cmp	r0, r3
 8008346:	4b9a      	ldr	r3, [pc, #616]	@ (80085b0 <__ieee754_pow+0x290>)
 8008348:	4193      	sbcs	r3, r2
 800834a:	f080 84ee 	bcs.w	8008d2a <__ieee754_pow+0xa0a>
 800834e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008352:	4630      	mov	r0, r6
 8008354:	4639      	mov	r1, r7
 8008356:	f7f7 ffb9 	bl	80002cc <__adddf3>
 800835a:	ec41 0b10 	vmov	d0, r0, r1
 800835e:	b011      	add	sp, #68	@ 0x44
 8008360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008364:	4a93      	ldr	r2, [pc, #588]	@ (80085b4 <__ieee754_pow+0x294>)
 8008366:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800836a:	4295      	cmp	r5, r2
 800836c:	46b8      	mov	r8, r7
 800836e:	4633      	mov	r3, r6
 8008370:	d80a      	bhi.n	8008388 <__ieee754_pow+0x68>
 8008372:	d104      	bne.n	800837e <__ieee754_pow+0x5e>
 8008374:	2e00      	cmp	r6, #0
 8008376:	d1ea      	bne.n	800834e <__ieee754_pow+0x2e>
 8008378:	45aa      	cmp	sl, r5
 800837a:	d8e8      	bhi.n	800834e <__ieee754_pow+0x2e>
 800837c:	e001      	b.n	8008382 <__ieee754_pow+0x62>
 800837e:	4592      	cmp	sl, r2
 8008380:	d802      	bhi.n	8008388 <__ieee754_pow+0x68>
 8008382:	4592      	cmp	sl, r2
 8008384:	d10f      	bne.n	80083a6 <__ieee754_pow+0x86>
 8008386:	b171      	cbz	r1, 80083a6 <__ieee754_pow+0x86>
 8008388:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800838c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8008390:	ea58 0803 	orrs.w	r8, r8, r3
 8008394:	d1db      	bne.n	800834e <__ieee754_pow+0x2e>
 8008396:	e9dd 3200 	ldrd	r3, r2, [sp]
 800839a:	18db      	adds	r3, r3, r3
 800839c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80083a0:	4152      	adcs	r2, r2
 80083a2:	4598      	cmp	r8, r3
 80083a4:	e7cf      	b.n	8008346 <__ieee754_pow+0x26>
 80083a6:	f1b8 0f00 	cmp.w	r8, #0
 80083aa:	46ab      	mov	fp, r5
 80083ac:	da43      	bge.n	8008436 <__ieee754_pow+0x116>
 80083ae:	4a82      	ldr	r2, [pc, #520]	@ (80085b8 <__ieee754_pow+0x298>)
 80083b0:	4592      	cmp	sl, r2
 80083b2:	d856      	bhi.n	8008462 <__ieee754_pow+0x142>
 80083b4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80083b8:	4592      	cmp	sl, r2
 80083ba:	f240 84c5 	bls.w	8008d48 <__ieee754_pow+0xa28>
 80083be:	ea4f 522a 	mov.w	r2, sl, asr #20
 80083c2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80083c6:	2a14      	cmp	r2, #20
 80083c8:	dd18      	ble.n	80083fc <__ieee754_pow+0xdc>
 80083ca:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80083ce:	fa21 f402 	lsr.w	r4, r1, r2
 80083d2:	fa04 f202 	lsl.w	r2, r4, r2
 80083d6:	428a      	cmp	r2, r1
 80083d8:	f040 84b6 	bne.w	8008d48 <__ieee754_pow+0xa28>
 80083dc:	f004 0401 	and.w	r4, r4, #1
 80083e0:	f1c4 0402 	rsb	r4, r4, #2
 80083e4:	2900      	cmp	r1, #0
 80083e6:	d159      	bne.n	800849c <__ieee754_pow+0x17c>
 80083e8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80083ec:	d148      	bne.n	8008480 <__ieee754_pow+0x160>
 80083ee:	4632      	mov	r2, r6
 80083f0:	463b      	mov	r3, r7
 80083f2:	4630      	mov	r0, r6
 80083f4:	4639      	mov	r1, r7
 80083f6:	f7f8 f91f 	bl	8000638 <__aeabi_dmul>
 80083fa:	e7ae      	b.n	800835a <__ieee754_pow+0x3a>
 80083fc:	2900      	cmp	r1, #0
 80083fe:	d14c      	bne.n	800849a <__ieee754_pow+0x17a>
 8008400:	f1c2 0214 	rsb	r2, r2, #20
 8008404:	fa4a f402 	asr.w	r4, sl, r2
 8008408:	fa04 f202 	lsl.w	r2, r4, r2
 800840c:	4552      	cmp	r2, sl
 800840e:	f040 8498 	bne.w	8008d42 <__ieee754_pow+0xa22>
 8008412:	f004 0401 	and.w	r4, r4, #1
 8008416:	f1c4 0402 	rsb	r4, r4, #2
 800841a:	4a68      	ldr	r2, [pc, #416]	@ (80085bc <__ieee754_pow+0x29c>)
 800841c:	4592      	cmp	sl, r2
 800841e:	d1e3      	bne.n	80083e8 <__ieee754_pow+0xc8>
 8008420:	f1b9 0f00 	cmp.w	r9, #0
 8008424:	f280 8489 	bge.w	8008d3a <__ieee754_pow+0xa1a>
 8008428:	4964      	ldr	r1, [pc, #400]	@ (80085bc <__ieee754_pow+0x29c>)
 800842a:	4632      	mov	r2, r6
 800842c:	463b      	mov	r3, r7
 800842e:	2000      	movs	r0, #0
 8008430:	f7f8 fa2c 	bl	800088c <__aeabi_ddiv>
 8008434:	e791      	b.n	800835a <__ieee754_pow+0x3a>
 8008436:	2400      	movs	r4, #0
 8008438:	bb81      	cbnz	r1, 800849c <__ieee754_pow+0x17c>
 800843a:	4a5e      	ldr	r2, [pc, #376]	@ (80085b4 <__ieee754_pow+0x294>)
 800843c:	4592      	cmp	sl, r2
 800843e:	d1ec      	bne.n	800841a <__ieee754_pow+0xfa>
 8008440:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8008444:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8008448:	431a      	orrs	r2, r3
 800844a:	f000 846e 	beq.w	8008d2a <__ieee754_pow+0xa0a>
 800844e:	4b5c      	ldr	r3, [pc, #368]	@ (80085c0 <__ieee754_pow+0x2a0>)
 8008450:	429d      	cmp	r5, r3
 8008452:	d908      	bls.n	8008466 <__ieee754_pow+0x146>
 8008454:	f1b9 0f00 	cmp.w	r9, #0
 8008458:	f280 846b 	bge.w	8008d32 <__ieee754_pow+0xa12>
 800845c:	2000      	movs	r0, #0
 800845e:	2100      	movs	r1, #0
 8008460:	e77b      	b.n	800835a <__ieee754_pow+0x3a>
 8008462:	2402      	movs	r4, #2
 8008464:	e7e8      	b.n	8008438 <__ieee754_pow+0x118>
 8008466:	f1b9 0f00 	cmp.w	r9, #0
 800846a:	f04f 0000 	mov.w	r0, #0
 800846e:	f04f 0100 	mov.w	r1, #0
 8008472:	f6bf af72 	bge.w	800835a <__ieee754_pow+0x3a>
 8008476:	e9dd 0300 	ldrd	r0, r3, [sp]
 800847a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800847e:	e76c      	b.n	800835a <__ieee754_pow+0x3a>
 8008480:	4a50      	ldr	r2, [pc, #320]	@ (80085c4 <__ieee754_pow+0x2a4>)
 8008482:	4591      	cmp	r9, r2
 8008484:	d10a      	bne.n	800849c <__ieee754_pow+0x17c>
 8008486:	f1b8 0f00 	cmp.w	r8, #0
 800848a:	db07      	blt.n	800849c <__ieee754_pow+0x17c>
 800848c:	ec47 6b10 	vmov	d0, r6, r7
 8008490:	b011      	add	sp, #68	@ 0x44
 8008492:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008496:	f7ff bc1f 	b.w	8007cd8 <__ieee754_sqrt>
 800849a:	2400      	movs	r4, #0
 800849c:	ec47 6b10 	vmov	d0, r6, r7
 80084a0:	9302      	str	r3, [sp, #8]
 80084a2:	f001 f81d 	bl	80094e0 <fabs>
 80084a6:	9b02      	ldr	r3, [sp, #8]
 80084a8:	ec51 0b10 	vmov	r0, r1, d0
 80084ac:	bb43      	cbnz	r3, 8008500 <__ieee754_pow+0x1e0>
 80084ae:	4b43      	ldr	r3, [pc, #268]	@ (80085bc <__ieee754_pow+0x29c>)
 80084b0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d000      	beq.n	80084ba <__ieee754_pow+0x19a>
 80084b8:	bb15      	cbnz	r5, 8008500 <__ieee754_pow+0x1e0>
 80084ba:	f1b9 0f00 	cmp.w	r9, #0
 80084be:	da05      	bge.n	80084cc <__ieee754_pow+0x1ac>
 80084c0:	4602      	mov	r2, r0
 80084c2:	460b      	mov	r3, r1
 80084c4:	2000      	movs	r0, #0
 80084c6:	493d      	ldr	r1, [pc, #244]	@ (80085bc <__ieee754_pow+0x29c>)
 80084c8:	f7f8 f9e0 	bl	800088c <__aeabi_ddiv>
 80084cc:	f1b8 0f00 	cmp.w	r8, #0
 80084d0:	f6bf af43 	bge.w	800835a <__ieee754_pow+0x3a>
 80084d4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80084d8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80084dc:	4325      	orrs	r5, r4
 80084de:	d108      	bne.n	80084f2 <__ieee754_pow+0x1d2>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	4610      	mov	r0, r2
 80084e6:	4619      	mov	r1, r3
 80084e8:	f7f7 feee 	bl	80002c8 <__aeabi_dsub>
 80084ec:	4602      	mov	r2, r0
 80084ee:	460b      	mov	r3, r1
 80084f0:	e79e      	b.n	8008430 <__ieee754_pow+0x110>
 80084f2:	2c01      	cmp	r4, #1
 80084f4:	f47f af31 	bne.w	800835a <__ieee754_pow+0x3a>
 80084f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80084fc:	4619      	mov	r1, r3
 80084fe:	e72c      	b.n	800835a <__ieee754_pow+0x3a>
 8008500:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8008504:	3b01      	subs	r3, #1
 8008506:	ea53 0204 	orrs.w	r2, r3, r4
 800850a:	d102      	bne.n	8008512 <__ieee754_pow+0x1f2>
 800850c:	4632      	mov	r2, r6
 800850e:	463b      	mov	r3, r7
 8008510:	e7e8      	b.n	80084e4 <__ieee754_pow+0x1c4>
 8008512:	3c01      	subs	r4, #1
 8008514:	431c      	orrs	r4, r3
 8008516:	d016      	beq.n	8008546 <__ieee754_pow+0x226>
 8008518:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80085a0 <__ieee754_pow+0x280>
 800851c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008520:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008524:	f240 8110 	bls.w	8008748 <__ieee754_pow+0x428>
 8008528:	4b27      	ldr	r3, [pc, #156]	@ (80085c8 <__ieee754_pow+0x2a8>)
 800852a:	459a      	cmp	sl, r3
 800852c:	4b24      	ldr	r3, [pc, #144]	@ (80085c0 <__ieee754_pow+0x2a0>)
 800852e:	d916      	bls.n	800855e <__ieee754_pow+0x23e>
 8008530:	429d      	cmp	r5, r3
 8008532:	d80b      	bhi.n	800854c <__ieee754_pow+0x22c>
 8008534:	f1b9 0f00 	cmp.w	r9, #0
 8008538:	da0b      	bge.n	8008552 <__ieee754_pow+0x232>
 800853a:	2000      	movs	r0, #0
 800853c:	b011      	add	sp, #68	@ 0x44
 800853e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008542:	f001 b885 	b.w	8009650 <__math_oflow>
 8008546:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80085a8 <__ieee754_pow+0x288>
 800854a:	e7e7      	b.n	800851c <__ieee754_pow+0x1fc>
 800854c:	f1b9 0f00 	cmp.w	r9, #0
 8008550:	dcf3      	bgt.n	800853a <__ieee754_pow+0x21a>
 8008552:	2000      	movs	r0, #0
 8008554:	b011      	add	sp, #68	@ 0x44
 8008556:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855a:	f001 b871 	b.w	8009640 <__math_uflow>
 800855e:	429d      	cmp	r5, r3
 8008560:	d20c      	bcs.n	800857c <__ieee754_pow+0x25c>
 8008562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008566:	2200      	movs	r2, #0
 8008568:	2300      	movs	r3, #0
 800856a:	f7f8 fad7 	bl	8000b1c <__aeabi_dcmplt>
 800856e:	3800      	subs	r0, #0
 8008570:	bf18      	it	ne
 8008572:	2001      	movne	r0, #1
 8008574:	f1b9 0f00 	cmp.w	r9, #0
 8008578:	daec      	bge.n	8008554 <__ieee754_pow+0x234>
 800857a:	e7df      	b.n	800853c <__ieee754_pow+0x21c>
 800857c:	4b0f      	ldr	r3, [pc, #60]	@ (80085bc <__ieee754_pow+0x29c>)
 800857e:	429d      	cmp	r5, r3
 8008580:	f04f 0200 	mov.w	r2, #0
 8008584:	d922      	bls.n	80085cc <__ieee754_pow+0x2ac>
 8008586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800858a:	2300      	movs	r3, #0
 800858c:	f7f8 fac6 	bl	8000b1c <__aeabi_dcmplt>
 8008590:	3800      	subs	r0, #0
 8008592:	bf18      	it	ne
 8008594:	2001      	movne	r0, #1
 8008596:	f1b9 0f00 	cmp.w	r9, #0
 800859a:	dccf      	bgt.n	800853c <__ieee754_pow+0x21c>
 800859c:	e7da      	b.n	8008554 <__ieee754_pow+0x234>
 800859e:	bf00      	nop
 80085a0:	00000000 	.word	0x00000000
 80085a4:	3ff00000 	.word	0x3ff00000
 80085a8:	00000000 	.word	0x00000000
 80085ac:	bff00000 	.word	0xbff00000
 80085b0:	fff00000 	.word	0xfff00000
 80085b4:	7ff00000 	.word	0x7ff00000
 80085b8:	433fffff 	.word	0x433fffff
 80085bc:	3ff00000 	.word	0x3ff00000
 80085c0:	3fefffff 	.word	0x3fefffff
 80085c4:	3fe00000 	.word	0x3fe00000
 80085c8:	43f00000 	.word	0x43f00000
 80085cc:	4b5a      	ldr	r3, [pc, #360]	@ (8008738 <__ieee754_pow+0x418>)
 80085ce:	f7f7 fe7b 	bl	80002c8 <__aeabi_dsub>
 80085d2:	a351      	add	r3, pc, #324	@ (adr r3, 8008718 <__ieee754_pow+0x3f8>)
 80085d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d8:	4604      	mov	r4, r0
 80085da:	460d      	mov	r5, r1
 80085dc:	f7f8 f82c 	bl	8000638 <__aeabi_dmul>
 80085e0:	a34f      	add	r3, pc, #316	@ (adr r3, 8008720 <__ieee754_pow+0x400>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	4606      	mov	r6, r0
 80085e8:	460f      	mov	r7, r1
 80085ea:	4620      	mov	r0, r4
 80085ec:	4629      	mov	r1, r5
 80085ee:	f7f8 f823 	bl	8000638 <__aeabi_dmul>
 80085f2:	4b52      	ldr	r3, [pc, #328]	@ (800873c <__ieee754_pow+0x41c>)
 80085f4:	4682      	mov	sl, r0
 80085f6:	468b      	mov	fp, r1
 80085f8:	2200      	movs	r2, #0
 80085fa:	4620      	mov	r0, r4
 80085fc:	4629      	mov	r1, r5
 80085fe:	f7f8 f81b 	bl	8000638 <__aeabi_dmul>
 8008602:	4602      	mov	r2, r0
 8008604:	460b      	mov	r3, r1
 8008606:	a148      	add	r1, pc, #288	@ (adr r1, 8008728 <__ieee754_pow+0x408>)
 8008608:	e9d1 0100 	ldrd	r0, r1, [r1]
 800860c:	f7f7 fe5c 	bl	80002c8 <__aeabi_dsub>
 8008610:	4622      	mov	r2, r4
 8008612:	462b      	mov	r3, r5
 8008614:	f7f8 f810 	bl	8000638 <__aeabi_dmul>
 8008618:	4602      	mov	r2, r0
 800861a:	460b      	mov	r3, r1
 800861c:	2000      	movs	r0, #0
 800861e:	4948      	ldr	r1, [pc, #288]	@ (8008740 <__ieee754_pow+0x420>)
 8008620:	f7f7 fe52 	bl	80002c8 <__aeabi_dsub>
 8008624:	4622      	mov	r2, r4
 8008626:	4680      	mov	r8, r0
 8008628:	4689      	mov	r9, r1
 800862a:	462b      	mov	r3, r5
 800862c:	4620      	mov	r0, r4
 800862e:	4629      	mov	r1, r5
 8008630:	f7f8 f802 	bl	8000638 <__aeabi_dmul>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	4640      	mov	r0, r8
 800863a:	4649      	mov	r1, r9
 800863c:	f7f7 fffc 	bl	8000638 <__aeabi_dmul>
 8008640:	a33b      	add	r3, pc, #236	@ (adr r3, 8008730 <__ieee754_pow+0x410>)
 8008642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008646:	f7f7 fff7 	bl	8000638 <__aeabi_dmul>
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	4650      	mov	r0, sl
 8008650:	4659      	mov	r1, fp
 8008652:	f7f7 fe39 	bl	80002c8 <__aeabi_dsub>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	4680      	mov	r8, r0
 800865c:	4689      	mov	r9, r1
 800865e:	4630      	mov	r0, r6
 8008660:	4639      	mov	r1, r7
 8008662:	f7f7 fe33 	bl	80002cc <__adddf3>
 8008666:	2400      	movs	r4, #0
 8008668:	4632      	mov	r2, r6
 800866a:	463b      	mov	r3, r7
 800866c:	4620      	mov	r0, r4
 800866e:	460d      	mov	r5, r1
 8008670:	f7f7 fe2a 	bl	80002c8 <__aeabi_dsub>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4640      	mov	r0, r8
 800867a:	4649      	mov	r1, r9
 800867c:	f7f7 fe24 	bl	80002c8 <__aeabi_dsub>
 8008680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008684:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008688:	2300      	movs	r3, #0
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008690:	4606      	mov	r6, r0
 8008692:	460f      	mov	r7, r1
 8008694:	465b      	mov	r3, fp
 8008696:	4652      	mov	r2, sl
 8008698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800869c:	f7f7 fe14 	bl	80002c8 <__aeabi_dsub>
 80086a0:	4622      	mov	r2, r4
 80086a2:	462b      	mov	r3, r5
 80086a4:	f7f7 ffc8 	bl	8000638 <__aeabi_dmul>
 80086a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086ac:	4680      	mov	r8, r0
 80086ae:	4689      	mov	r9, r1
 80086b0:	4630      	mov	r0, r6
 80086b2:	4639      	mov	r1, r7
 80086b4:	f7f7 ffc0 	bl	8000638 <__aeabi_dmul>
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4640      	mov	r0, r8
 80086be:	4649      	mov	r1, r9
 80086c0:	f7f7 fe04 	bl	80002cc <__adddf3>
 80086c4:	465b      	mov	r3, fp
 80086c6:	4606      	mov	r6, r0
 80086c8:	460f      	mov	r7, r1
 80086ca:	4652      	mov	r2, sl
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	f7f7 ffb2 	bl	8000638 <__aeabi_dmul>
 80086d4:	460b      	mov	r3, r1
 80086d6:	4602      	mov	r2, r0
 80086d8:	4680      	mov	r8, r0
 80086da:	4689      	mov	r9, r1
 80086dc:	4630      	mov	r0, r6
 80086de:	4639      	mov	r1, r7
 80086e0:	f7f7 fdf4 	bl	80002cc <__adddf3>
 80086e4:	4b17      	ldr	r3, [pc, #92]	@ (8008744 <__ieee754_pow+0x424>)
 80086e6:	4299      	cmp	r1, r3
 80086e8:	4604      	mov	r4, r0
 80086ea:	460d      	mov	r5, r1
 80086ec:	468b      	mov	fp, r1
 80086ee:	f340 820b 	ble.w	8008b08 <__ieee754_pow+0x7e8>
 80086f2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80086f6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80086fa:	4303      	orrs	r3, r0
 80086fc:	f000 81ea 	beq.w	8008ad4 <__ieee754_pow+0x7b4>
 8008700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008704:	2200      	movs	r2, #0
 8008706:	2300      	movs	r3, #0
 8008708:	f7f8 fa08 	bl	8000b1c <__aeabi_dcmplt>
 800870c:	3800      	subs	r0, #0
 800870e:	bf18      	it	ne
 8008710:	2001      	movne	r0, #1
 8008712:	e713      	b.n	800853c <__ieee754_pow+0x21c>
 8008714:	f3af 8000 	nop.w
 8008718:	60000000 	.word	0x60000000
 800871c:	3ff71547 	.word	0x3ff71547
 8008720:	f85ddf44 	.word	0xf85ddf44
 8008724:	3e54ae0b 	.word	0x3e54ae0b
 8008728:	55555555 	.word	0x55555555
 800872c:	3fd55555 	.word	0x3fd55555
 8008730:	652b82fe 	.word	0x652b82fe
 8008734:	3ff71547 	.word	0x3ff71547
 8008738:	3ff00000 	.word	0x3ff00000
 800873c:	3fd00000 	.word	0x3fd00000
 8008740:	3fe00000 	.word	0x3fe00000
 8008744:	408fffff 	.word	0x408fffff
 8008748:	4bd5      	ldr	r3, [pc, #852]	@ (8008aa0 <__ieee754_pow+0x780>)
 800874a:	ea08 0303 	and.w	r3, r8, r3
 800874e:	2200      	movs	r2, #0
 8008750:	b92b      	cbnz	r3, 800875e <__ieee754_pow+0x43e>
 8008752:	4bd4      	ldr	r3, [pc, #848]	@ (8008aa4 <__ieee754_pow+0x784>)
 8008754:	f7f7 ff70 	bl	8000638 <__aeabi_dmul>
 8008758:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800875c:	468b      	mov	fp, r1
 800875e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8008762:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008766:	4413      	add	r3, r2
 8008768:	930a      	str	r3, [sp, #40]	@ 0x28
 800876a:	4bcf      	ldr	r3, [pc, #828]	@ (8008aa8 <__ieee754_pow+0x788>)
 800876c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8008770:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8008774:	459b      	cmp	fp, r3
 8008776:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800877a:	dd08      	ble.n	800878e <__ieee754_pow+0x46e>
 800877c:	4bcb      	ldr	r3, [pc, #812]	@ (8008aac <__ieee754_pow+0x78c>)
 800877e:	459b      	cmp	fp, r3
 8008780:	f340 81a5 	ble.w	8008ace <__ieee754_pow+0x7ae>
 8008784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008786:	3301      	adds	r3, #1
 8008788:	930a      	str	r3, [sp, #40]	@ 0x28
 800878a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800878e:	f04f 0a00 	mov.w	sl, #0
 8008792:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8008796:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008798:	4bc5      	ldr	r3, [pc, #788]	@ (8008ab0 <__ieee754_pow+0x790>)
 800879a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800879e:	ed93 7b00 	vldr	d7, [r3]
 80087a2:	4629      	mov	r1, r5
 80087a4:	ec53 2b17 	vmov	r2, r3, d7
 80087a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80087b0:	f7f7 fd8a 	bl	80002c8 <__aeabi_dsub>
 80087b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80087b8:	4606      	mov	r6, r0
 80087ba:	460f      	mov	r7, r1
 80087bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087c0:	f7f7 fd84 	bl	80002cc <__adddf3>
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	2000      	movs	r0, #0
 80087ca:	49ba      	ldr	r1, [pc, #744]	@ (8008ab4 <__ieee754_pow+0x794>)
 80087cc:	f7f8 f85e 	bl	800088c <__aeabi_ddiv>
 80087d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80087d4:	4602      	mov	r2, r0
 80087d6:	460b      	mov	r3, r1
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	f7f7 ff2c 	bl	8000638 <__aeabi_dmul>
 80087e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087e4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80087e8:	106d      	asrs	r5, r5, #1
 80087ea:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80087ee:	f04f 0b00 	mov.w	fp, #0
 80087f2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80087f6:	4661      	mov	r1, ip
 80087f8:	2200      	movs	r2, #0
 80087fa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80087fe:	4658      	mov	r0, fp
 8008800:	46e1      	mov	r9, ip
 8008802:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8008806:	4614      	mov	r4, r2
 8008808:	461d      	mov	r5, r3
 800880a:	f7f7 ff15 	bl	8000638 <__aeabi_dmul>
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	4630      	mov	r0, r6
 8008814:	4639      	mov	r1, r7
 8008816:	f7f7 fd57 	bl	80002c8 <__aeabi_dsub>
 800881a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800881e:	4606      	mov	r6, r0
 8008820:	460f      	mov	r7, r1
 8008822:	4620      	mov	r0, r4
 8008824:	4629      	mov	r1, r5
 8008826:	f7f7 fd4f 	bl	80002c8 <__aeabi_dsub>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008832:	f7f7 fd49 	bl	80002c8 <__aeabi_dsub>
 8008836:	465a      	mov	r2, fp
 8008838:	464b      	mov	r3, r9
 800883a:	f7f7 fefd 	bl	8000638 <__aeabi_dmul>
 800883e:	4602      	mov	r2, r0
 8008840:	460b      	mov	r3, r1
 8008842:	4630      	mov	r0, r6
 8008844:	4639      	mov	r1, r7
 8008846:	f7f7 fd3f 	bl	80002c8 <__aeabi_dsub>
 800884a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800884e:	f7f7 fef3 	bl	8000638 <__aeabi_dmul>
 8008852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008856:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800885a:	4610      	mov	r0, r2
 800885c:	4619      	mov	r1, r3
 800885e:	f7f7 feeb 	bl	8000638 <__aeabi_dmul>
 8008862:	a37d      	add	r3, pc, #500	@ (adr r3, 8008a58 <__ieee754_pow+0x738>)
 8008864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008868:	4604      	mov	r4, r0
 800886a:	460d      	mov	r5, r1
 800886c:	f7f7 fee4 	bl	8000638 <__aeabi_dmul>
 8008870:	a37b      	add	r3, pc, #492	@ (adr r3, 8008a60 <__ieee754_pow+0x740>)
 8008872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008876:	f7f7 fd29 	bl	80002cc <__adddf3>
 800887a:	4622      	mov	r2, r4
 800887c:	462b      	mov	r3, r5
 800887e:	f7f7 fedb 	bl	8000638 <__aeabi_dmul>
 8008882:	a379      	add	r3, pc, #484	@ (adr r3, 8008a68 <__ieee754_pow+0x748>)
 8008884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008888:	f7f7 fd20 	bl	80002cc <__adddf3>
 800888c:	4622      	mov	r2, r4
 800888e:	462b      	mov	r3, r5
 8008890:	f7f7 fed2 	bl	8000638 <__aeabi_dmul>
 8008894:	a376      	add	r3, pc, #472	@ (adr r3, 8008a70 <__ieee754_pow+0x750>)
 8008896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889a:	f7f7 fd17 	bl	80002cc <__adddf3>
 800889e:	4622      	mov	r2, r4
 80088a0:	462b      	mov	r3, r5
 80088a2:	f7f7 fec9 	bl	8000638 <__aeabi_dmul>
 80088a6:	a374      	add	r3, pc, #464	@ (adr r3, 8008a78 <__ieee754_pow+0x758>)
 80088a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ac:	f7f7 fd0e 	bl	80002cc <__adddf3>
 80088b0:	4622      	mov	r2, r4
 80088b2:	462b      	mov	r3, r5
 80088b4:	f7f7 fec0 	bl	8000638 <__aeabi_dmul>
 80088b8:	a371      	add	r3, pc, #452	@ (adr r3, 8008a80 <__ieee754_pow+0x760>)
 80088ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088be:	f7f7 fd05 	bl	80002cc <__adddf3>
 80088c2:	4622      	mov	r2, r4
 80088c4:	4606      	mov	r6, r0
 80088c6:	460f      	mov	r7, r1
 80088c8:	462b      	mov	r3, r5
 80088ca:	4620      	mov	r0, r4
 80088cc:	4629      	mov	r1, r5
 80088ce:	f7f7 feb3 	bl	8000638 <__aeabi_dmul>
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	4630      	mov	r0, r6
 80088d8:	4639      	mov	r1, r7
 80088da:	f7f7 fead 	bl	8000638 <__aeabi_dmul>
 80088de:	465a      	mov	r2, fp
 80088e0:	4604      	mov	r4, r0
 80088e2:	460d      	mov	r5, r1
 80088e4:	464b      	mov	r3, r9
 80088e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088ea:	f7f7 fcef 	bl	80002cc <__adddf3>
 80088ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088f2:	f7f7 fea1 	bl	8000638 <__aeabi_dmul>
 80088f6:	4622      	mov	r2, r4
 80088f8:	462b      	mov	r3, r5
 80088fa:	f7f7 fce7 	bl	80002cc <__adddf3>
 80088fe:	465a      	mov	r2, fp
 8008900:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008904:	464b      	mov	r3, r9
 8008906:	4658      	mov	r0, fp
 8008908:	4649      	mov	r1, r9
 800890a:	f7f7 fe95 	bl	8000638 <__aeabi_dmul>
 800890e:	4b6a      	ldr	r3, [pc, #424]	@ (8008ab8 <__ieee754_pow+0x798>)
 8008910:	2200      	movs	r2, #0
 8008912:	4606      	mov	r6, r0
 8008914:	460f      	mov	r7, r1
 8008916:	f7f7 fcd9 	bl	80002cc <__adddf3>
 800891a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800891e:	f7f7 fcd5 	bl	80002cc <__adddf3>
 8008922:	46d8      	mov	r8, fp
 8008924:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8008928:	460d      	mov	r5, r1
 800892a:	465a      	mov	r2, fp
 800892c:	460b      	mov	r3, r1
 800892e:	4640      	mov	r0, r8
 8008930:	4649      	mov	r1, r9
 8008932:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8008936:	f7f7 fe7f 	bl	8000638 <__aeabi_dmul>
 800893a:	465c      	mov	r4, fp
 800893c:	4680      	mov	r8, r0
 800893e:	4689      	mov	r9, r1
 8008940:	4b5d      	ldr	r3, [pc, #372]	@ (8008ab8 <__ieee754_pow+0x798>)
 8008942:	2200      	movs	r2, #0
 8008944:	4620      	mov	r0, r4
 8008946:	4629      	mov	r1, r5
 8008948:	f7f7 fcbe 	bl	80002c8 <__aeabi_dsub>
 800894c:	4632      	mov	r2, r6
 800894e:	463b      	mov	r3, r7
 8008950:	f7f7 fcba 	bl	80002c8 <__aeabi_dsub>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800895c:	f7f7 fcb4 	bl	80002c8 <__aeabi_dsub>
 8008960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008964:	f7f7 fe68 	bl	8000638 <__aeabi_dmul>
 8008968:	4622      	mov	r2, r4
 800896a:	4606      	mov	r6, r0
 800896c:	460f      	mov	r7, r1
 800896e:	462b      	mov	r3, r5
 8008970:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008974:	f7f7 fe60 	bl	8000638 <__aeabi_dmul>
 8008978:	4602      	mov	r2, r0
 800897a:	460b      	mov	r3, r1
 800897c:	4630      	mov	r0, r6
 800897e:	4639      	mov	r1, r7
 8008980:	f7f7 fca4 	bl	80002cc <__adddf3>
 8008984:	4606      	mov	r6, r0
 8008986:	460f      	mov	r7, r1
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	4640      	mov	r0, r8
 800898e:	4649      	mov	r1, r9
 8008990:	f7f7 fc9c 	bl	80002cc <__adddf3>
 8008994:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8008998:	a33b      	add	r3, pc, #236	@ (adr r3, 8008a88 <__ieee754_pow+0x768>)
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	4658      	mov	r0, fp
 80089a0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80089a4:	460d      	mov	r5, r1
 80089a6:	f7f7 fe47 	bl	8000638 <__aeabi_dmul>
 80089aa:	465c      	mov	r4, fp
 80089ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089b0:	4642      	mov	r2, r8
 80089b2:	464b      	mov	r3, r9
 80089b4:	4620      	mov	r0, r4
 80089b6:	4629      	mov	r1, r5
 80089b8:	f7f7 fc86 	bl	80002c8 <__aeabi_dsub>
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	4630      	mov	r0, r6
 80089c2:	4639      	mov	r1, r7
 80089c4:	f7f7 fc80 	bl	80002c8 <__aeabi_dsub>
 80089c8:	a331      	add	r3, pc, #196	@ (adr r3, 8008a90 <__ieee754_pow+0x770>)
 80089ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ce:	f7f7 fe33 	bl	8000638 <__aeabi_dmul>
 80089d2:	a331      	add	r3, pc, #196	@ (adr r3, 8008a98 <__ieee754_pow+0x778>)
 80089d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d8:	4606      	mov	r6, r0
 80089da:	460f      	mov	r7, r1
 80089dc:	4620      	mov	r0, r4
 80089de:	4629      	mov	r1, r5
 80089e0:	f7f7 fe2a 	bl	8000638 <__aeabi_dmul>
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f7 fc6e 	bl	80002cc <__adddf3>
 80089f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80089f2:	4b32      	ldr	r3, [pc, #200]	@ (8008abc <__ieee754_pow+0x79c>)
 80089f4:	4413      	add	r3, r2
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	f7f7 fc67 	bl	80002cc <__adddf3>
 80089fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008a02:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a04:	f7f7 fdae 	bl	8000564 <__aeabi_i2d>
 8008a08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8008ac0 <__ieee754_pow+0x7a0>)
 8008a0c:	4413      	add	r3, r2
 8008a0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a12:	4606      	mov	r6, r0
 8008a14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a18:	460f      	mov	r7, r1
 8008a1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a1e:	f7f7 fc55 	bl	80002cc <__adddf3>
 8008a22:	4642      	mov	r2, r8
 8008a24:	464b      	mov	r3, r9
 8008a26:	f7f7 fc51 	bl	80002cc <__adddf3>
 8008a2a:	4632      	mov	r2, r6
 8008a2c:	463b      	mov	r3, r7
 8008a2e:	f7f7 fc4d 	bl	80002cc <__adddf3>
 8008a32:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8008a36:	4632      	mov	r2, r6
 8008a38:	463b      	mov	r3, r7
 8008a3a:	4658      	mov	r0, fp
 8008a3c:	460d      	mov	r5, r1
 8008a3e:	f7f7 fc43 	bl	80002c8 <__aeabi_dsub>
 8008a42:	4642      	mov	r2, r8
 8008a44:	464b      	mov	r3, r9
 8008a46:	f7f7 fc3f 	bl	80002c8 <__aeabi_dsub>
 8008a4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a4e:	f7f7 fc3b 	bl	80002c8 <__aeabi_dsub>
 8008a52:	465c      	mov	r4, fp
 8008a54:	e036      	b.n	8008ac4 <__ieee754_pow+0x7a4>
 8008a56:	bf00      	nop
 8008a58:	4a454eef 	.word	0x4a454eef
 8008a5c:	3fca7e28 	.word	0x3fca7e28
 8008a60:	93c9db65 	.word	0x93c9db65
 8008a64:	3fcd864a 	.word	0x3fcd864a
 8008a68:	a91d4101 	.word	0xa91d4101
 8008a6c:	3fd17460 	.word	0x3fd17460
 8008a70:	518f264d 	.word	0x518f264d
 8008a74:	3fd55555 	.word	0x3fd55555
 8008a78:	db6fabff 	.word	0xdb6fabff
 8008a7c:	3fdb6db6 	.word	0x3fdb6db6
 8008a80:	33333303 	.word	0x33333303
 8008a84:	3fe33333 	.word	0x3fe33333
 8008a88:	e0000000 	.word	0xe0000000
 8008a8c:	3feec709 	.word	0x3feec709
 8008a90:	dc3a03fd 	.word	0xdc3a03fd
 8008a94:	3feec709 	.word	0x3feec709
 8008a98:	145b01f5 	.word	0x145b01f5
 8008a9c:	be3e2fe0 	.word	0xbe3e2fe0
 8008aa0:	7ff00000 	.word	0x7ff00000
 8008aa4:	43400000 	.word	0x43400000
 8008aa8:	0003988e 	.word	0x0003988e
 8008aac:	000bb679 	.word	0x000bb679
 8008ab0:	0800a260 	.word	0x0800a260
 8008ab4:	3ff00000 	.word	0x3ff00000
 8008ab8:	40080000 	.word	0x40080000
 8008abc:	0800a240 	.word	0x0800a240
 8008ac0:	0800a250 	.word	0x0800a250
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008acc:	e5d6      	b.n	800867c <__ieee754_pow+0x35c>
 8008ace:	f04f 0a01 	mov.w	sl, #1
 8008ad2:	e65e      	b.n	8008792 <__ieee754_pow+0x472>
 8008ad4:	a3b5      	add	r3, pc, #724	@ (adr r3, 8008dac <__ieee754_pow+0xa8c>)
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	4630      	mov	r0, r6
 8008adc:	4639      	mov	r1, r7
 8008ade:	f7f7 fbf5 	bl	80002cc <__adddf3>
 8008ae2:	4642      	mov	r2, r8
 8008ae4:	e9cd 0100 	strd	r0, r1, [sp]
 8008ae8:	464b      	mov	r3, r9
 8008aea:	4620      	mov	r0, r4
 8008aec:	4629      	mov	r1, r5
 8008aee:	f7f7 fbeb 	bl	80002c8 <__aeabi_dsub>
 8008af2:	4602      	mov	r2, r0
 8008af4:	460b      	mov	r3, r1
 8008af6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008afa:	f7f8 f82d 	bl	8000b58 <__aeabi_dcmpgt>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	f47f adfe 	bne.w	8008700 <__ieee754_pow+0x3e0>
 8008b04:	4ba2      	ldr	r3, [pc, #648]	@ (8008d90 <__ieee754_pow+0xa70>)
 8008b06:	e022      	b.n	8008b4e <__ieee754_pow+0x82e>
 8008b08:	4ca2      	ldr	r4, [pc, #648]	@ (8008d94 <__ieee754_pow+0xa74>)
 8008b0a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008b0e:	42a3      	cmp	r3, r4
 8008b10:	d919      	bls.n	8008b46 <__ieee754_pow+0x826>
 8008b12:	4ba1      	ldr	r3, [pc, #644]	@ (8008d98 <__ieee754_pow+0xa78>)
 8008b14:	440b      	add	r3, r1
 8008b16:	4303      	orrs	r3, r0
 8008b18:	d009      	beq.n	8008b2e <__ieee754_pow+0x80e>
 8008b1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	2300      	movs	r3, #0
 8008b22:	f7f7 fffb 	bl	8000b1c <__aeabi_dcmplt>
 8008b26:	3800      	subs	r0, #0
 8008b28:	bf18      	it	ne
 8008b2a:	2001      	movne	r0, #1
 8008b2c:	e512      	b.n	8008554 <__ieee754_pow+0x234>
 8008b2e:	4642      	mov	r2, r8
 8008b30:	464b      	mov	r3, r9
 8008b32:	f7f7 fbc9 	bl	80002c8 <__aeabi_dsub>
 8008b36:	4632      	mov	r2, r6
 8008b38:	463b      	mov	r3, r7
 8008b3a:	f7f8 f803 	bl	8000b44 <__aeabi_dcmpge>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d1eb      	bne.n	8008b1a <__ieee754_pow+0x7fa>
 8008b42:	4b96      	ldr	r3, [pc, #600]	@ (8008d9c <__ieee754_pow+0xa7c>)
 8008b44:	e003      	b.n	8008b4e <__ieee754_pow+0x82e>
 8008b46:	4a96      	ldr	r2, [pc, #600]	@ (8008da0 <__ieee754_pow+0xa80>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	f240 80e7 	bls.w	8008d1c <__ieee754_pow+0x9fc>
 8008b4e:	151b      	asrs	r3, r3, #20
 8008b50:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8008b54:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8008b58:	fa4a fa03 	asr.w	sl, sl, r3
 8008b5c:	44da      	add	sl, fp
 8008b5e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8008b62:	4890      	ldr	r0, [pc, #576]	@ (8008da4 <__ieee754_pow+0xa84>)
 8008b64:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008b68:	4108      	asrs	r0, r1
 8008b6a:	ea00 030a 	and.w	r3, r0, sl
 8008b6e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008b72:	f1c1 0114 	rsb	r1, r1, #20
 8008b76:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008b7a:	fa4a fa01 	asr.w	sl, sl, r1
 8008b7e:	f1bb 0f00 	cmp.w	fp, #0
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	f04f 0200 	mov.w	r2, #0
 8008b8a:	bfb8      	it	lt
 8008b8c:	f1ca 0a00 	rsblt	sl, sl, #0
 8008b90:	f7f7 fb9a 	bl	80002c8 <__aeabi_dsub>
 8008b94:	4680      	mov	r8, r0
 8008b96:	4689      	mov	r9, r1
 8008b98:	4632      	mov	r2, r6
 8008b9a:	463b      	mov	r3, r7
 8008b9c:	4640      	mov	r0, r8
 8008b9e:	4649      	mov	r1, r9
 8008ba0:	f7f7 fb94 	bl	80002cc <__adddf3>
 8008ba4:	2400      	movs	r4, #0
 8008ba6:	a36a      	add	r3, pc, #424	@ (adr r3, 8008d50 <__ieee754_pow+0xa30>)
 8008ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bac:	4620      	mov	r0, r4
 8008bae:	460d      	mov	r5, r1
 8008bb0:	f7f7 fd42 	bl	8000638 <__aeabi_dmul>
 8008bb4:	4642      	mov	r2, r8
 8008bb6:	e9cd 0100 	strd	r0, r1, [sp]
 8008bba:	464b      	mov	r3, r9
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	f7f7 fb82 	bl	80002c8 <__aeabi_dsub>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	4630      	mov	r0, r6
 8008bca:	4639      	mov	r1, r7
 8008bcc:	f7f7 fb7c 	bl	80002c8 <__aeabi_dsub>
 8008bd0:	a361      	add	r3, pc, #388	@ (adr r3, 8008d58 <__ieee754_pow+0xa38>)
 8008bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd6:	f7f7 fd2f 	bl	8000638 <__aeabi_dmul>
 8008bda:	a361      	add	r3, pc, #388	@ (adr r3, 8008d60 <__ieee754_pow+0xa40>)
 8008bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be0:	4680      	mov	r8, r0
 8008be2:	4689      	mov	r9, r1
 8008be4:	4620      	mov	r0, r4
 8008be6:	4629      	mov	r1, r5
 8008be8:	f7f7 fd26 	bl	8000638 <__aeabi_dmul>
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4640      	mov	r0, r8
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	f7f7 fb6a 	bl	80002cc <__adddf3>
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	460d      	mov	r5, r1
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	460b      	mov	r3, r1
 8008c00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c04:	f7f7 fb62 	bl	80002cc <__adddf3>
 8008c08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c0c:	4680      	mov	r8, r0
 8008c0e:	4689      	mov	r9, r1
 8008c10:	f7f7 fb5a 	bl	80002c8 <__aeabi_dsub>
 8008c14:	4602      	mov	r2, r0
 8008c16:	460b      	mov	r3, r1
 8008c18:	4620      	mov	r0, r4
 8008c1a:	4629      	mov	r1, r5
 8008c1c:	f7f7 fb54 	bl	80002c8 <__aeabi_dsub>
 8008c20:	4642      	mov	r2, r8
 8008c22:	4606      	mov	r6, r0
 8008c24:	460f      	mov	r7, r1
 8008c26:	464b      	mov	r3, r9
 8008c28:	4640      	mov	r0, r8
 8008c2a:	4649      	mov	r1, r9
 8008c2c:	f7f7 fd04 	bl	8000638 <__aeabi_dmul>
 8008c30:	a34d      	add	r3, pc, #308	@ (adr r3, 8008d68 <__ieee754_pow+0xa48>)
 8008c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c36:	4604      	mov	r4, r0
 8008c38:	460d      	mov	r5, r1
 8008c3a:	f7f7 fcfd 	bl	8000638 <__aeabi_dmul>
 8008c3e:	a34c      	add	r3, pc, #304	@ (adr r3, 8008d70 <__ieee754_pow+0xa50>)
 8008c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c44:	f7f7 fb40 	bl	80002c8 <__aeabi_dsub>
 8008c48:	4622      	mov	r2, r4
 8008c4a:	462b      	mov	r3, r5
 8008c4c:	f7f7 fcf4 	bl	8000638 <__aeabi_dmul>
 8008c50:	a349      	add	r3, pc, #292	@ (adr r3, 8008d78 <__ieee754_pow+0xa58>)
 8008c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c56:	f7f7 fb39 	bl	80002cc <__adddf3>
 8008c5a:	4622      	mov	r2, r4
 8008c5c:	462b      	mov	r3, r5
 8008c5e:	f7f7 fceb 	bl	8000638 <__aeabi_dmul>
 8008c62:	a347      	add	r3, pc, #284	@ (adr r3, 8008d80 <__ieee754_pow+0xa60>)
 8008c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c68:	f7f7 fb2e 	bl	80002c8 <__aeabi_dsub>
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	462b      	mov	r3, r5
 8008c70:	f7f7 fce2 	bl	8000638 <__aeabi_dmul>
 8008c74:	a344      	add	r3, pc, #272	@ (adr r3, 8008d88 <__ieee754_pow+0xa68>)
 8008c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7a:	f7f7 fb27 	bl	80002cc <__adddf3>
 8008c7e:	4622      	mov	r2, r4
 8008c80:	462b      	mov	r3, r5
 8008c82:	f7f7 fcd9 	bl	8000638 <__aeabi_dmul>
 8008c86:	4602      	mov	r2, r0
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	4649      	mov	r1, r9
 8008c8e:	f7f7 fb1b 	bl	80002c8 <__aeabi_dsub>
 8008c92:	4604      	mov	r4, r0
 8008c94:	460d      	mov	r5, r1
 8008c96:	4602      	mov	r2, r0
 8008c98:	460b      	mov	r3, r1
 8008c9a:	4640      	mov	r0, r8
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	f7f7 fccb 	bl	8000638 <__aeabi_dmul>
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	e9cd 0100 	strd	r0, r1, [sp]
 8008ca8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008cac:	4620      	mov	r0, r4
 8008cae:	4629      	mov	r1, r5
 8008cb0:	f7f7 fb0a 	bl	80002c8 <__aeabi_dsub>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cbc:	f7f7 fde6 	bl	800088c <__aeabi_ddiv>
 8008cc0:	4632      	mov	r2, r6
 8008cc2:	4604      	mov	r4, r0
 8008cc4:	460d      	mov	r5, r1
 8008cc6:	463b      	mov	r3, r7
 8008cc8:	4640      	mov	r0, r8
 8008cca:	4649      	mov	r1, r9
 8008ccc:	f7f7 fcb4 	bl	8000638 <__aeabi_dmul>
 8008cd0:	4632      	mov	r2, r6
 8008cd2:	463b      	mov	r3, r7
 8008cd4:	f7f7 fafa 	bl	80002cc <__adddf3>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	460b      	mov	r3, r1
 8008cdc:	4620      	mov	r0, r4
 8008cde:	4629      	mov	r1, r5
 8008ce0:	f7f7 faf2 	bl	80002c8 <__aeabi_dsub>
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	464b      	mov	r3, r9
 8008ce8:	f7f7 faee 	bl	80002c8 <__aeabi_dsub>
 8008cec:	460b      	mov	r3, r1
 8008cee:	4602      	mov	r2, r0
 8008cf0:	492d      	ldr	r1, [pc, #180]	@ (8008da8 <__ieee754_pow+0xa88>)
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	f7f7 fae8 	bl	80002c8 <__aeabi_dsub>
 8008cf8:	ec41 0b10 	vmov	d0, r0, r1
 8008cfc:	ee10 3a90 	vmov	r3, s1
 8008d00:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008d04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d08:	da0b      	bge.n	8008d22 <__ieee754_pow+0xa02>
 8008d0a:	4650      	mov	r0, sl
 8008d0c:	f000 fbf0 	bl	80094f0 <scalbn>
 8008d10:	ec51 0b10 	vmov	r0, r1, d0
 8008d14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d18:	f7ff bb6d 	b.w	80083f6 <__ieee754_pow+0xd6>
 8008d1c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008d20:	e73a      	b.n	8008b98 <__ieee754_pow+0x878>
 8008d22:	ec51 0b10 	vmov	r0, r1, d0
 8008d26:	4619      	mov	r1, r3
 8008d28:	e7f4      	b.n	8008d14 <__ieee754_pow+0x9f4>
 8008d2a:	491f      	ldr	r1, [pc, #124]	@ (8008da8 <__ieee754_pow+0xa88>)
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	f7ff bb14 	b.w	800835a <__ieee754_pow+0x3a>
 8008d32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d36:	f7ff bb10 	b.w	800835a <__ieee754_pow+0x3a>
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	f7ff bb0c 	b.w	800835a <__ieee754_pow+0x3a>
 8008d42:	460c      	mov	r4, r1
 8008d44:	f7ff bb69 	b.w	800841a <__ieee754_pow+0xfa>
 8008d48:	2400      	movs	r4, #0
 8008d4a:	f7ff bb4b 	b.w	80083e4 <__ieee754_pow+0xc4>
 8008d4e:	bf00      	nop
 8008d50:	00000000 	.word	0x00000000
 8008d54:	3fe62e43 	.word	0x3fe62e43
 8008d58:	fefa39ef 	.word	0xfefa39ef
 8008d5c:	3fe62e42 	.word	0x3fe62e42
 8008d60:	0ca86c39 	.word	0x0ca86c39
 8008d64:	be205c61 	.word	0xbe205c61
 8008d68:	72bea4d0 	.word	0x72bea4d0
 8008d6c:	3e663769 	.word	0x3e663769
 8008d70:	c5d26bf1 	.word	0xc5d26bf1
 8008d74:	3ebbbd41 	.word	0x3ebbbd41
 8008d78:	af25de2c 	.word	0xaf25de2c
 8008d7c:	3f11566a 	.word	0x3f11566a
 8008d80:	16bebd93 	.word	0x16bebd93
 8008d84:	3f66c16c 	.word	0x3f66c16c
 8008d88:	5555553e 	.word	0x5555553e
 8008d8c:	3fc55555 	.word	0x3fc55555
 8008d90:	40900000 	.word	0x40900000
 8008d94:	4090cbff 	.word	0x4090cbff
 8008d98:	3f6f3400 	.word	0x3f6f3400
 8008d9c:	4090cc00 	.word	0x4090cc00
 8008da0:	3fe00000 	.word	0x3fe00000
 8008da4:	fff00000 	.word	0xfff00000
 8008da8:	3ff00000 	.word	0x3ff00000
 8008dac:	652b82fe 	.word	0x652b82fe
 8008db0:	3c971547 	.word	0x3c971547
 8008db4:	00000000 	.word	0x00000000

08008db8 <__ieee754_rem_pio2>:
 8008db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	ec57 6b10 	vmov	r6, r7, d0
 8008dc0:	4bc5      	ldr	r3, [pc, #788]	@ (80090d8 <__ieee754_rem_pio2+0x320>)
 8008dc2:	b08d      	sub	sp, #52	@ 0x34
 8008dc4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008dc8:	4598      	cmp	r8, r3
 8008dca:	4604      	mov	r4, r0
 8008dcc:	9704      	str	r7, [sp, #16]
 8008dce:	d807      	bhi.n	8008de0 <__ieee754_rem_pio2+0x28>
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	ed80 0b00 	vstr	d0, [r0]
 8008dd8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008ddc:	2500      	movs	r5, #0
 8008dde:	e028      	b.n	8008e32 <__ieee754_rem_pio2+0x7a>
 8008de0:	4bbe      	ldr	r3, [pc, #760]	@ (80090dc <__ieee754_rem_pio2+0x324>)
 8008de2:	4598      	cmp	r8, r3
 8008de4:	d878      	bhi.n	8008ed8 <__ieee754_rem_pio2+0x120>
 8008de6:	9b04      	ldr	r3, [sp, #16]
 8008de8:	4dbd      	ldr	r5, [pc, #756]	@ (80090e0 <__ieee754_rem_pio2+0x328>)
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	4630      	mov	r0, r6
 8008dee:	a3ac      	add	r3, pc, #688	@ (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df4:	4639      	mov	r1, r7
 8008df6:	dd38      	ble.n	8008e6a <__ieee754_rem_pio2+0xb2>
 8008df8:	f7f7 fa66 	bl	80002c8 <__aeabi_dsub>
 8008dfc:	45a8      	cmp	r8, r5
 8008dfe:	4606      	mov	r6, r0
 8008e00:	460f      	mov	r7, r1
 8008e02:	d01a      	beq.n	8008e3a <__ieee754_rem_pio2+0x82>
 8008e04:	a3a8      	add	r3, pc, #672	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0a:	f7f7 fa5d 	bl	80002c8 <__aeabi_dsub>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	4680      	mov	r8, r0
 8008e14:	4689      	mov	r9, r1
 8008e16:	4630      	mov	r0, r6
 8008e18:	4639      	mov	r1, r7
 8008e1a:	f7f7 fa55 	bl	80002c8 <__aeabi_dsub>
 8008e1e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e24:	f7f7 fa50 	bl	80002c8 <__aeabi_dsub>
 8008e28:	e9c4 8900 	strd	r8, r9, [r4]
 8008e2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e30:	2501      	movs	r5, #1
 8008e32:	4628      	mov	r0, r5
 8008e34:	b00d      	add	sp, #52	@ 0x34
 8008e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e3a:	a39d      	add	r3, pc, #628	@ (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e40:	f7f7 fa42 	bl	80002c8 <__aeabi_dsub>
 8008e44:	a39c      	add	r3, pc, #624	@ (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	460f      	mov	r7, r1
 8008e4e:	f7f7 fa3b 	bl	80002c8 <__aeabi_dsub>
 8008e52:	4602      	mov	r2, r0
 8008e54:	460b      	mov	r3, r1
 8008e56:	4680      	mov	r8, r0
 8008e58:	4689      	mov	r9, r1
 8008e5a:	4630      	mov	r0, r6
 8008e5c:	4639      	mov	r1, r7
 8008e5e:	f7f7 fa33 	bl	80002c8 <__aeabi_dsub>
 8008e62:	a395      	add	r3, pc, #596	@ (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	e7dc      	b.n	8008e24 <__ieee754_rem_pio2+0x6c>
 8008e6a:	f7f7 fa2f 	bl	80002cc <__adddf3>
 8008e6e:	45a8      	cmp	r8, r5
 8008e70:	4606      	mov	r6, r0
 8008e72:	460f      	mov	r7, r1
 8008e74:	d018      	beq.n	8008ea8 <__ieee754_rem_pio2+0xf0>
 8008e76:	a38c      	add	r3, pc, #560	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	f7f7 fa26 	bl	80002cc <__adddf3>
 8008e80:	4602      	mov	r2, r0
 8008e82:	460b      	mov	r3, r1
 8008e84:	4680      	mov	r8, r0
 8008e86:	4689      	mov	r9, r1
 8008e88:	4630      	mov	r0, r6
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	f7f7 fa1c 	bl	80002c8 <__aeabi_dsub>
 8008e90:	a385      	add	r3, pc, #532	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e96:	f7f7 fa19 	bl	80002cc <__adddf3>
 8008e9a:	f04f 35ff 	mov.w	r5, #4294967295
 8008e9e:	e9c4 8900 	strd	r8, r9, [r4]
 8008ea2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008ea6:	e7c4      	b.n	8008e32 <__ieee754_rem_pio2+0x7a>
 8008ea8:	a381      	add	r3, pc, #516	@ (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eae:	f7f7 fa0d 	bl	80002cc <__adddf3>
 8008eb2:	a381      	add	r3, pc, #516	@ (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb8:	4606      	mov	r6, r0
 8008eba:	460f      	mov	r7, r1
 8008ebc:	f7f7 fa06 	bl	80002cc <__adddf3>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4680      	mov	r8, r0
 8008ec6:	4689      	mov	r9, r1
 8008ec8:	4630      	mov	r0, r6
 8008eca:	4639      	mov	r1, r7
 8008ecc:	f7f7 f9fc 	bl	80002c8 <__aeabi_dsub>
 8008ed0:	a379      	add	r3, pc, #484	@ (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed6:	e7de      	b.n	8008e96 <__ieee754_rem_pio2+0xde>
 8008ed8:	4b82      	ldr	r3, [pc, #520]	@ (80090e4 <__ieee754_rem_pio2+0x32c>)
 8008eda:	4598      	cmp	r8, r3
 8008edc:	f200 80d1 	bhi.w	8009082 <__ieee754_rem_pio2+0x2ca>
 8008ee0:	f000 fafe 	bl	80094e0 <fabs>
 8008ee4:	ec57 6b10 	vmov	r6, r7, d0
 8008ee8:	a375      	add	r3, pc, #468	@ (adr r3, 80090c0 <__ieee754_rem_pio2+0x308>)
 8008eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eee:	4630      	mov	r0, r6
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	f7f7 fba1 	bl	8000638 <__aeabi_dmul>
 8008ef6:	4b7c      	ldr	r3, [pc, #496]	@ (80090e8 <__ieee754_rem_pio2+0x330>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f7f7 f9e7 	bl	80002cc <__adddf3>
 8008efe:	f7f7 fe4b 	bl	8000b98 <__aeabi_d2iz>
 8008f02:	4605      	mov	r5, r0
 8008f04:	f7f7 fb2e 	bl	8000564 <__aeabi_i2d>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f10:	a363      	add	r3, pc, #396	@ (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	f7f7 fb8f 	bl	8000638 <__aeabi_dmul>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4630      	mov	r0, r6
 8008f20:	4639      	mov	r1, r7
 8008f22:	f7f7 f9d1 	bl	80002c8 <__aeabi_dsub>
 8008f26:	a360      	add	r3, pc, #384	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	4682      	mov	sl, r0
 8008f2e:	468b      	mov	fp, r1
 8008f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f34:	f7f7 fb80 	bl	8000638 <__aeabi_dmul>
 8008f38:	2d1f      	cmp	r5, #31
 8008f3a:	4606      	mov	r6, r0
 8008f3c:	460f      	mov	r7, r1
 8008f3e:	dc0c      	bgt.n	8008f5a <__ieee754_rem_pio2+0x1a2>
 8008f40:	4b6a      	ldr	r3, [pc, #424]	@ (80090ec <__ieee754_rem_pio2+0x334>)
 8008f42:	1e6a      	subs	r2, r5, #1
 8008f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f48:	4543      	cmp	r3, r8
 8008f4a:	d006      	beq.n	8008f5a <__ieee754_rem_pio2+0x1a2>
 8008f4c:	4632      	mov	r2, r6
 8008f4e:	463b      	mov	r3, r7
 8008f50:	4650      	mov	r0, sl
 8008f52:	4659      	mov	r1, fp
 8008f54:	f7f7 f9b8 	bl	80002c8 <__aeabi_dsub>
 8008f58:	e00e      	b.n	8008f78 <__ieee754_rem_pio2+0x1c0>
 8008f5a:	463b      	mov	r3, r7
 8008f5c:	4632      	mov	r2, r6
 8008f5e:	4650      	mov	r0, sl
 8008f60:	4659      	mov	r1, fp
 8008f62:	f7f7 f9b1 	bl	80002c8 <__aeabi_dsub>
 8008f66:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008f6a:	9305      	str	r3, [sp, #20]
 8008f6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008f70:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008f74:	2b10      	cmp	r3, #16
 8008f76:	dc02      	bgt.n	8008f7e <__ieee754_rem_pio2+0x1c6>
 8008f78:	e9c4 0100 	strd	r0, r1, [r4]
 8008f7c:	e039      	b.n	8008ff2 <__ieee754_rem_pio2+0x23a>
 8008f7e:	a34c      	add	r3, pc, #304	@ (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f88:	f7f7 fb56 	bl	8000638 <__aeabi_dmul>
 8008f8c:	4606      	mov	r6, r0
 8008f8e:	460f      	mov	r7, r1
 8008f90:	4602      	mov	r2, r0
 8008f92:	460b      	mov	r3, r1
 8008f94:	4650      	mov	r0, sl
 8008f96:	4659      	mov	r1, fp
 8008f98:	f7f7 f996 	bl	80002c8 <__aeabi_dsub>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	4680      	mov	r8, r0
 8008fa2:	4689      	mov	r9, r1
 8008fa4:	4650      	mov	r0, sl
 8008fa6:	4659      	mov	r1, fp
 8008fa8:	f7f7 f98e 	bl	80002c8 <__aeabi_dsub>
 8008fac:	4632      	mov	r2, r6
 8008fae:	463b      	mov	r3, r7
 8008fb0:	f7f7 f98a 	bl	80002c8 <__aeabi_dsub>
 8008fb4:	a340      	add	r3, pc, #256	@ (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fba:	4606      	mov	r6, r0
 8008fbc:	460f      	mov	r7, r1
 8008fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fc2:	f7f7 fb39 	bl	8000638 <__aeabi_dmul>
 8008fc6:	4632      	mov	r2, r6
 8008fc8:	463b      	mov	r3, r7
 8008fca:	f7f7 f97d 	bl	80002c8 <__aeabi_dsub>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	4606      	mov	r6, r0
 8008fd4:	460f      	mov	r7, r1
 8008fd6:	4640      	mov	r0, r8
 8008fd8:	4649      	mov	r1, r9
 8008fda:	f7f7 f975 	bl	80002c8 <__aeabi_dsub>
 8008fde:	9a05      	ldr	r2, [sp, #20]
 8008fe0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	2b31      	cmp	r3, #49	@ 0x31
 8008fe8:	dc20      	bgt.n	800902c <__ieee754_rem_pio2+0x274>
 8008fea:	e9c4 0100 	strd	r0, r1, [r4]
 8008fee:	46c2      	mov	sl, r8
 8008ff0:	46cb      	mov	fp, r9
 8008ff2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008ff6:	4650      	mov	r0, sl
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	4659      	mov	r1, fp
 8008ffe:	f7f7 f963 	bl	80002c8 <__aeabi_dsub>
 8009002:	463b      	mov	r3, r7
 8009004:	4632      	mov	r2, r6
 8009006:	f7f7 f95f 	bl	80002c8 <__aeabi_dsub>
 800900a:	9b04      	ldr	r3, [sp, #16]
 800900c:	2b00      	cmp	r3, #0
 800900e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009012:	f6bf af0e 	bge.w	8008e32 <__ieee754_rem_pio2+0x7a>
 8009016:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800901a:	6063      	str	r3, [r4, #4]
 800901c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009020:	f8c4 8000 	str.w	r8, [r4]
 8009024:	60a0      	str	r0, [r4, #8]
 8009026:	60e3      	str	r3, [r4, #12]
 8009028:	426d      	negs	r5, r5
 800902a:	e702      	b.n	8008e32 <__ieee754_rem_pio2+0x7a>
 800902c:	a326      	add	r3, pc, #152	@ (adr r3, 80090c8 <__ieee754_rem_pio2+0x310>)
 800902e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009032:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009036:	f7f7 faff 	bl	8000638 <__aeabi_dmul>
 800903a:	4606      	mov	r6, r0
 800903c:	460f      	mov	r7, r1
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	4640      	mov	r0, r8
 8009044:	4649      	mov	r1, r9
 8009046:	f7f7 f93f 	bl	80002c8 <__aeabi_dsub>
 800904a:	4602      	mov	r2, r0
 800904c:	460b      	mov	r3, r1
 800904e:	4682      	mov	sl, r0
 8009050:	468b      	mov	fp, r1
 8009052:	4640      	mov	r0, r8
 8009054:	4649      	mov	r1, r9
 8009056:	f7f7 f937 	bl	80002c8 <__aeabi_dsub>
 800905a:	4632      	mov	r2, r6
 800905c:	463b      	mov	r3, r7
 800905e:	f7f7 f933 	bl	80002c8 <__aeabi_dsub>
 8009062:	a31b      	add	r3, pc, #108	@ (adr r3, 80090d0 <__ieee754_rem_pio2+0x318>)
 8009064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009068:	4606      	mov	r6, r0
 800906a:	460f      	mov	r7, r1
 800906c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009070:	f7f7 fae2 	bl	8000638 <__aeabi_dmul>
 8009074:	4632      	mov	r2, r6
 8009076:	463b      	mov	r3, r7
 8009078:	f7f7 f926 	bl	80002c8 <__aeabi_dsub>
 800907c:	4606      	mov	r6, r0
 800907e:	460f      	mov	r7, r1
 8009080:	e764      	b.n	8008f4c <__ieee754_rem_pio2+0x194>
 8009082:	4b1b      	ldr	r3, [pc, #108]	@ (80090f0 <__ieee754_rem_pio2+0x338>)
 8009084:	4598      	cmp	r8, r3
 8009086:	d935      	bls.n	80090f4 <__ieee754_rem_pio2+0x33c>
 8009088:	4632      	mov	r2, r6
 800908a:	463b      	mov	r3, r7
 800908c:	4630      	mov	r0, r6
 800908e:	4639      	mov	r1, r7
 8009090:	f7f7 f91a 	bl	80002c8 <__aeabi_dsub>
 8009094:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009098:	e9c4 0100 	strd	r0, r1, [r4]
 800909c:	e69e      	b.n	8008ddc <__ieee754_rem_pio2+0x24>
 800909e:	bf00      	nop
 80090a0:	54400000 	.word	0x54400000
 80090a4:	3ff921fb 	.word	0x3ff921fb
 80090a8:	1a626331 	.word	0x1a626331
 80090ac:	3dd0b461 	.word	0x3dd0b461
 80090b0:	1a600000 	.word	0x1a600000
 80090b4:	3dd0b461 	.word	0x3dd0b461
 80090b8:	2e037073 	.word	0x2e037073
 80090bc:	3ba3198a 	.word	0x3ba3198a
 80090c0:	6dc9c883 	.word	0x6dc9c883
 80090c4:	3fe45f30 	.word	0x3fe45f30
 80090c8:	2e000000 	.word	0x2e000000
 80090cc:	3ba3198a 	.word	0x3ba3198a
 80090d0:	252049c1 	.word	0x252049c1
 80090d4:	397b839a 	.word	0x397b839a
 80090d8:	3fe921fb 	.word	0x3fe921fb
 80090dc:	4002d97b 	.word	0x4002d97b
 80090e0:	3ff921fb 	.word	0x3ff921fb
 80090e4:	413921fb 	.word	0x413921fb
 80090e8:	3fe00000 	.word	0x3fe00000
 80090ec:	0800a270 	.word	0x0800a270
 80090f0:	7fefffff 	.word	0x7fefffff
 80090f4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80090f8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80090fc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009100:	4630      	mov	r0, r6
 8009102:	460f      	mov	r7, r1
 8009104:	f7f7 fd48 	bl	8000b98 <__aeabi_d2iz>
 8009108:	f7f7 fa2c 	bl	8000564 <__aeabi_i2d>
 800910c:	4602      	mov	r2, r0
 800910e:	460b      	mov	r3, r1
 8009110:	4630      	mov	r0, r6
 8009112:	4639      	mov	r1, r7
 8009114:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009118:	f7f7 f8d6 	bl	80002c8 <__aeabi_dsub>
 800911c:	4b22      	ldr	r3, [pc, #136]	@ (80091a8 <__ieee754_rem_pio2+0x3f0>)
 800911e:	2200      	movs	r2, #0
 8009120:	f7f7 fa8a 	bl	8000638 <__aeabi_dmul>
 8009124:	460f      	mov	r7, r1
 8009126:	4606      	mov	r6, r0
 8009128:	f7f7 fd36 	bl	8000b98 <__aeabi_d2iz>
 800912c:	f7f7 fa1a 	bl	8000564 <__aeabi_i2d>
 8009130:	4602      	mov	r2, r0
 8009132:	460b      	mov	r3, r1
 8009134:	4630      	mov	r0, r6
 8009136:	4639      	mov	r1, r7
 8009138:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800913c:	f7f7 f8c4 	bl	80002c8 <__aeabi_dsub>
 8009140:	4b19      	ldr	r3, [pc, #100]	@ (80091a8 <__ieee754_rem_pio2+0x3f0>)
 8009142:	2200      	movs	r2, #0
 8009144:	f7f7 fa78 	bl	8000638 <__aeabi_dmul>
 8009148:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800914c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009150:	f04f 0803 	mov.w	r8, #3
 8009154:	2600      	movs	r6, #0
 8009156:	2700      	movs	r7, #0
 8009158:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800915c:	4632      	mov	r2, r6
 800915e:	463b      	mov	r3, r7
 8009160:	46c2      	mov	sl, r8
 8009162:	f108 38ff 	add.w	r8, r8, #4294967295
 8009166:	f7f7 fccf 	bl	8000b08 <__aeabi_dcmpeq>
 800916a:	2800      	cmp	r0, #0
 800916c:	d1f4      	bne.n	8009158 <__ieee754_rem_pio2+0x3a0>
 800916e:	4b0f      	ldr	r3, [pc, #60]	@ (80091ac <__ieee754_rem_pio2+0x3f4>)
 8009170:	9301      	str	r3, [sp, #4]
 8009172:	2302      	movs	r3, #2
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	462a      	mov	r2, r5
 8009178:	4653      	mov	r3, sl
 800917a:	4621      	mov	r1, r4
 800917c:	a806      	add	r0, sp, #24
 800917e:	f000 fa6f 	bl	8009660 <__kernel_rem_pio2>
 8009182:	9b04      	ldr	r3, [sp, #16]
 8009184:	2b00      	cmp	r3, #0
 8009186:	4605      	mov	r5, r0
 8009188:	f6bf ae53 	bge.w	8008e32 <__ieee754_rem_pio2+0x7a>
 800918c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009190:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009194:	e9c4 2300 	strd	r2, r3, [r4]
 8009198:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800919c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80091a0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80091a4:	e740      	b.n	8009028 <__ieee754_rem_pio2+0x270>
 80091a6:	bf00      	nop
 80091a8:	41700000 	.word	0x41700000
 80091ac:	0800a2f0 	.word	0x0800a2f0

080091b0 <atan>:
 80091b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b4:	ec55 4b10 	vmov	r4, r5, d0
 80091b8:	4bbf      	ldr	r3, [pc, #764]	@ (80094b8 <atan+0x308>)
 80091ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80091be:	429e      	cmp	r6, r3
 80091c0:	46ab      	mov	fp, r5
 80091c2:	d918      	bls.n	80091f6 <atan+0x46>
 80091c4:	4bbd      	ldr	r3, [pc, #756]	@ (80094bc <atan+0x30c>)
 80091c6:	429e      	cmp	r6, r3
 80091c8:	d801      	bhi.n	80091ce <atan+0x1e>
 80091ca:	d109      	bne.n	80091e0 <atan+0x30>
 80091cc:	b144      	cbz	r4, 80091e0 <atan+0x30>
 80091ce:	4622      	mov	r2, r4
 80091d0:	462b      	mov	r3, r5
 80091d2:	4620      	mov	r0, r4
 80091d4:	4629      	mov	r1, r5
 80091d6:	f7f7 f879 	bl	80002cc <__adddf3>
 80091da:	4604      	mov	r4, r0
 80091dc:	460d      	mov	r5, r1
 80091de:	e006      	b.n	80091ee <atan+0x3e>
 80091e0:	f1bb 0f00 	cmp.w	fp, #0
 80091e4:	f340 812b 	ble.w	800943e <atan+0x28e>
 80091e8:	a597      	add	r5, pc, #604	@ (adr r5, 8009448 <atan+0x298>)
 80091ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091ee:	ec45 4b10 	vmov	d0, r4, r5
 80091f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f6:	4bb2      	ldr	r3, [pc, #712]	@ (80094c0 <atan+0x310>)
 80091f8:	429e      	cmp	r6, r3
 80091fa:	d813      	bhi.n	8009224 <atan+0x74>
 80091fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009200:	429e      	cmp	r6, r3
 8009202:	d80c      	bhi.n	800921e <atan+0x6e>
 8009204:	a392      	add	r3, pc, #584	@ (adr r3, 8009450 <atan+0x2a0>)
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	4620      	mov	r0, r4
 800920c:	4629      	mov	r1, r5
 800920e:	f7f7 f85d 	bl	80002cc <__adddf3>
 8009212:	4bac      	ldr	r3, [pc, #688]	@ (80094c4 <atan+0x314>)
 8009214:	2200      	movs	r2, #0
 8009216:	f7f7 fc9f 	bl	8000b58 <__aeabi_dcmpgt>
 800921a:	2800      	cmp	r0, #0
 800921c:	d1e7      	bne.n	80091ee <atan+0x3e>
 800921e:	f04f 3aff 	mov.w	sl, #4294967295
 8009222:	e029      	b.n	8009278 <atan+0xc8>
 8009224:	f000 f95c 	bl	80094e0 <fabs>
 8009228:	4ba7      	ldr	r3, [pc, #668]	@ (80094c8 <atan+0x318>)
 800922a:	429e      	cmp	r6, r3
 800922c:	ec55 4b10 	vmov	r4, r5, d0
 8009230:	f200 80bc 	bhi.w	80093ac <atan+0x1fc>
 8009234:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009238:	429e      	cmp	r6, r3
 800923a:	f200 809e 	bhi.w	800937a <atan+0x1ca>
 800923e:	4622      	mov	r2, r4
 8009240:	462b      	mov	r3, r5
 8009242:	4620      	mov	r0, r4
 8009244:	4629      	mov	r1, r5
 8009246:	f7f7 f841 	bl	80002cc <__adddf3>
 800924a:	4b9e      	ldr	r3, [pc, #632]	@ (80094c4 <atan+0x314>)
 800924c:	2200      	movs	r2, #0
 800924e:	f7f7 f83b 	bl	80002c8 <__aeabi_dsub>
 8009252:	2200      	movs	r2, #0
 8009254:	4606      	mov	r6, r0
 8009256:	460f      	mov	r7, r1
 8009258:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800925c:	4620      	mov	r0, r4
 800925e:	4629      	mov	r1, r5
 8009260:	f7f7 f834 	bl	80002cc <__adddf3>
 8009264:	4602      	mov	r2, r0
 8009266:	460b      	mov	r3, r1
 8009268:	4630      	mov	r0, r6
 800926a:	4639      	mov	r1, r7
 800926c:	f7f7 fb0e 	bl	800088c <__aeabi_ddiv>
 8009270:	f04f 0a00 	mov.w	sl, #0
 8009274:	4604      	mov	r4, r0
 8009276:	460d      	mov	r5, r1
 8009278:	4622      	mov	r2, r4
 800927a:	462b      	mov	r3, r5
 800927c:	4620      	mov	r0, r4
 800927e:	4629      	mov	r1, r5
 8009280:	f7f7 f9da 	bl	8000638 <__aeabi_dmul>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4680      	mov	r8, r0
 800928a:	4689      	mov	r9, r1
 800928c:	f7f7 f9d4 	bl	8000638 <__aeabi_dmul>
 8009290:	a371      	add	r3, pc, #452	@ (adr r3, 8009458 <atan+0x2a8>)
 8009292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009296:	4606      	mov	r6, r0
 8009298:	460f      	mov	r7, r1
 800929a:	f7f7 f9cd 	bl	8000638 <__aeabi_dmul>
 800929e:	a370      	add	r3, pc, #448	@ (adr r3, 8009460 <atan+0x2b0>)
 80092a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a4:	f7f7 f812 	bl	80002cc <__adddf3>
 80092a8:	4632      	mov	r2, r6
 80092aa:	463b      	mov	r3, r7
 80092ac:	f7f7 f9c4 	bl	8000638 <__aeabi_dmul>
 80092b0:	a36d      	add	r3, pc, #436	@ (adr r3, 8009468 <atan+0x2b8>)
 80092b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b6:	f7f7 f809 	bl	80002cc <__adddf3>
 80092ba:	4632      	mov	r2, r6
 80092bc:	463b      	mov	r3, r7
 80092be:	f7f7 f9bb 	bl	8000638 <__aeabi_dmul>
 80092c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009470 <atan+0x2c0>)
 80092c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c8:	f7f7 f800 	bl	80002cc <__adddf3>
 80092cc:	4632      	mov	r2, r6
 80092ce:	463b      	mov	r3, r7
 80092d0:	f7f7 f9b2 	bl	8000638 <__aeabi_dmul>
 80092d4:	a368      	add	r3, pc, #416	@ (adr r3, 8009478 <atan+0x2c8>)
 80092d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092da:	f7f6 fff7 	bl	80002cc <__adddf3>
 80092de:	4632      	mov	r2, r6
 80092e0:	463b      	mov	r3, r7
 80092e2:	f7f7 f9a9 	bl	8000638 <__aeabi_dmul>
 80092e6:	a366      	add	r3, pc, #408	@ (adr r3, 8009480 <atan+0x2d0>)
 80092e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ec:	f7f6 ffee 	bl	80002cc <__adddf3>
 80092f0:	4642      	mov	r2, r8
 80092f2:	464b      	mov	r3, r9
 80092f4:	f7f7 f9a0 	bl	8000638 <__aeabi_dmul>
 80092f8:	a363      	add	r3, pc, #396	@ (adr r3, 8009488 <atan+0x2d8>)
 80092fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fe:	4680      	mov	r8, r0
 8009300:	4689      	mov	r9, r1
 8009302:	4630      	mov	r0, r6
 8009304:	4639      	mov	r1, r7
 8009306:	f7f7 f997 	bl	8000638 <__aeabi_dmul>
 800930a:	a361      	add	r3, pc, #388	@ (adr r3, 8009490 <atan+0x2e0>)
 800930c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009310:	f7f6 ffda 	bl	80002c8 <__aeabi_dsub>
 8009314:	4632      	mov	r2, r6
 8009316:	463b      	mov	r3, r7
 8009318:	f7f7 f98e 	bl	8000638 <__aeabi_dmul>
 800931c:	a35e      	add	r3, pc, #376	@ (adr r3, 8009498 <atan+0x2e8>)
 800931e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009322:	f7f6 ffd1 	bl	80002c8 <__aeabi_dsub>
 8009326:	4632      	mov	r2, r6
 8009328:	463b      	mov	r3, r7
 800932a:	f7f7 f985 	bl	8000638 <__aeabi_dmul>
 800932e:	a35c      	add	r3, pc, #368	@ (adr r3, 80094a0 <atan+0x2f0>)
 8009330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009334:	f7f6 ffc8 	bl	80002c8 <__aeabi_dsub>
 8009338:	4632      	mov	r2, r6
 800933a:	463b      	mov	r3, r7
 800933c:	f7f7 f97c 	bl	8000638 <__aeabi_dmul>
 8009340:	a359      	add	r3, pc, #356	@ (adr r3, 80094a8 <atan+0x2f8>)
 8009342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009346:	f7f6 ffbf 	bl	80002c8 <__aeabi_dsub>
 800934a:	4632      	mov	r2, r6
 800934c:	463b      	mov	r3, r7
 800934e:	f7f7 f973 	bl	8000638 <__aeabi_dmul>
 8009352:	4602      	mov	r2, r0
 8009354:	460b      	mov	r3, r1
 8009356:	4640      	mov	r0, r8
 8009358:	4649      	mov	r1, r9
 800935a:	f7f6 ffb7 	bl	80002cc <__adddf3>
 800935e:	4622      	mov	r2, r4
 8009360:	462b      	mov	r3, r5
 8009362:	f7f7 f969 	bl	8000638 <__aeabi_dmul>
 8009366:	f1ba 3fff 	cmp.w	sl, #4294967295
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	d148      	bne.n	8009402 <atan+0x252>
 8009370:	4620      	mov	r0, r4
 8009372:	4629      	mov	r1, r5
 8009374:	f7f6 ffa8 	bl	80002c8 <__aeabi_dsub>
 8009378:	e72f      	b.n	80091da <atan+0x2a>
 800937a:	4b52      	ldr	r3, [pc, #328]	@ (80094c4 <atan+0x314>)
 800937c:	2200      	movs	r2, #0
 800937e:	4620      	mov	r0, r4
 8009380:	4629      	mov	r1, r5
 8009382:	f7f6 ffa1 	bl	80002c8 <__aeabi_dsub>
 8009386:	4b4f      	ldr	r3, [pc, #316]	@ (80094c4 <atan+0x314>)
 8009388:	4606      	mov	r6, r0
 800938a:	460f      	mov	r7, r1
 800938c:	2200      	movs	r2, #0
 800938e:	4620      	mov	r0, r4
 8009390:	4629      	mov	r1, r5
 8009392:	f7f6 ff9b 	bl	80002cc <__adddf3>
 8009396:	4602      	mov	r2, r0
 8009398:	460b      	mov	r3, r1
 800939a:	4630      	mov	r0, r6
 800939c:	4639      	mov	r1, r7
 800939e:	f7f7 fa75 	bl	800088c <__aeabi_ddiv>
 80093a2:	f04f 0a01 	mov.w	sl, #1
 80093a6:	4604      	mov	r4, r0
 80093a8:	460d      	mov	r5, r1
 80093aa:	e765      	b.n	8009278 <atan+0xc8>
 80093ac:	4b47      	ldr	r3, [pc, #284]	@ (80094cc <atan+0x31c>)
 80093ae:	429e      	cmp	r6, r3
 80093b0:	d21c      	bcs.n	80093ec <atan+0x23c>
 80093b2:	4b47      	ldr	r3, [pc, #284]	@ (80094d0 <atan+0x320>)
 80093b4:	2200      	movs	r2, #0
 80093b6:	4620      	mov	r0, r4
 80093b8:	4629      	mov	r1, r5
 80093ba:	f7f6 ff85 	bl	80002c8 <__aeabi_dsub>
 80093be:	4b44      	ldr	r3, [pc, #272]	@ (80094d0 <atan+0x320>)
 80093c0:	4606      	mov	r6, r0
 80093c2:	460f      	mov	r7, r1
 80093c4:	2200      	movs	r2, #0
 80093c6:	4620      	mov	r0, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	f7f7 f935 	bl	8000638 <__aeabi_dmul>
 80093ce:	4b3d      	ldr	r3, [pc, #244]	@ (80094c4 <atan+0x314>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	f7f6 ff7b 	bl	80002cc <__adddf3>
 80093d6:	4602      	mov	r2, r0
 80093d8:	460b      	mov	r3, r1
 80093da:	4630      	mov	r0, r6
 80093dc:	4639      	mov	r1, r7
 80093de:	f7f7 fa55 	bl	800088c <__aeabi_ddiv>
 80093e2:	f04f 0a02 	mov.w	sl, #2
 80093e6:	4604      	mov	r4, r0
 80093e8:	460d      	mov	r5, r1
 80093ea:	e745      	b.n	8009278 <atan+0xc8>
 80093ec:	4622      	mov	r2, r4
 80093ee:	462b      	mov	r3, r5
 80093f0:	4938      	ldr	r1, [pc, #224]	@ (80094d4 <atan+0x324>)
 80093f2:	2000      	movs	r0, #0
 80093f4:	f7f7 fa4a 	bl	800088c <__aeabi_ddiv>
 80093f8:	f04f 0a03 	mov.w	sl, #3
 80093fc:	4604      	mov	r4, r0
 80093fe:	460d      	mov	r5, r1
 8009400:	e73a      	b.n	8009278 <atan+0xc8>
 8009402:	4b35      	ldr	r3, [pc, #212]	@ (80094d8 <atan+0x328>)
 8009404:	4e35      	ldr	r6, [pc, #212]	@ (80094dc <atan+0x32c>)
 8009406:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800940a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940e:	f7f6 ff5b 	bl	80002c8 <__aeabi_dsub>
 8009412:	4622      	mov	r2, r4
 8009414:	462b      	mov	r3, r5
 8009416:	f7f6 ff57 	bl	80002c8 <__aeabi_dsub>
 800941a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800941e:	4602      	mov	r2, r0
 8009420:	460b      	mov	r3, r1
 8009422:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009426:	f7f6 ff4f 	bl	80002c8 <__aeabi_dsub>
 800942a:	f1bb 0f00 	cmp.w	fp, #0
 800942e:	4604      	mov	r4, r0
 8009430:	460d      	mov	r5, r1
 8009432:	f6bf aedc 	bge.w	80091ee <atan+0x3e>
 8009436:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800943a:	461d      	mov	r5, r3
 800943c:	e6d7      	b.n	80091ee <atan+0x3e>
 800943e:	a51c      	add	r5, pc, #112	@ (adr r5, 80094b0 <atan+0x300>)
 8009440:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009444:	e6d3      	b.n	80091ee <atan+0x3e>
 8009446:	bf00      	nop
 8009448:	54442d18 	.word	0x54442d18
 800944c:	3ff921fb 	.word	0x3ff921fb
 8009450:	8800759c 	.word	0x8800759c
 8009454:	7e37e43c 	.word	0x7e37e43c
 8009458:	e322da11 	.word	0xe322da11
 800945c:	3f90ad3a 	.word	0x3f90ad3a
 8009460:	24760deb 	.word	0x24760deb
 8009464:	3fa97b4b 	.word	0x3fa97b4b
 8009468:	a0d03d51 	.word	0xa0d03d51
 800946c:	3fb10d66 	.word	0x3fb10d66
 8009470:	c54c206e 	.word	0xc54c206e
 8009474:	3fb745cd 	.word	0x3fb745cd
 8009478:	920083ff 	.word	0x920083ff
 800947c:	3fc24924 	.word	0x3fc24924
 8009480:	5555550d 	.word	0x5555550d
 8009484:	3fd55555 	.word	0x3fd55555
 8009488:	2c6a6c2f 	.word	0x2c6a6c2f
 800948c:	bfa2b444 	.word	0xbfa2b444
 8009490:	52defd9a 	.word	0x52defd9a
 8009494:	3fadde2d 	.word	0x3fadde2d
 8009498:	af749a6d 	.word	0xaf749a6d
 800949c:	3fb3b0f2 	.word	0x3fb3b0f2
 80094a0:	fe231671 	.word	0xfe231671
 80094a4:	3fbc71c6 	.word	0x3fbc71c6
 80094a8:	9998ebc4 	.word	0x9998ebc4
 80094ac:	3fc99999 	.word	0x3fc99999
 80094b0:	54442d18 	.word	0x54442d18
 80094b4:	bff921fb 	.word	0xbff921fb
 80094b8:	440fffff 	.word	0x440fffff
 80094bc:	7ff00000 	.word	0x7ff00000
 80094c0:	3fdbffff 	.word	0x3fdbffff
 80094c4:	3ff00000 	.word	0x3ff00000
 80094c8:	3ff2ffff 	.word	0x3ff2ffff
 80094cc:	40038000 	.word	0x40038000
 80094d0:	3ff80000 	.word	0x3ff80000
 80094d4:	bff00000 	.word	0xbff00000
 80094d8:	0800a3f8 	.word	0x0800a3f8
 80094dc:	0800a418 	.word	0x0800a418

080094e0 <fabs>:
 80094e0:	ec51 0b10 	vmov	r0, r1, d0
 80094e4:	4602      	mov	r2, r0
 80094e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80094ea:	ec43 2b10 	vmov	d0, r2, r3
 80094ee:	4770      	bx	lr

080094f0 <scalbn>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	ec55 4b10 	vmov	r4, r5, d0
 80094f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80094fa:	4606      	mov	r6, r0
 80094fc:	462b      	mov	r3, r5
 80094fe:	b991      	cbnz	r1, 8009526 <scalbn+0x36>
 8009500:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009504:	4323      	orrs	r3, r4
 8009506:	d03b      	beq.n	8009580 <scalbn+0x90>
 8009508:	4b33      	ldr	r3, [pc, #204]	@ (80095d8 <scalbn+0xe8>)
 800950a:	4620      	mov	r0, r4
 800950c:	4629      	mov	r1, r5
 800950e:	2200      	movs	r2, #0
 8009510:	f7f7 f892 	bl	8000638 <__aeabi_dmul>
 8009514:	4b31      	ldr	r3, [pc, #196]	@ (80095dc <scalbn+0xec>)
 8009516:	429e      	cmp	r6, r3
 8009518:	4604      	mov	r4, r0
 800951a:	460d      	mov	r5, r1
 800951c:	da0f      	bge.n	800953e <scalbn+0x4e>
 800951e:	a326      	add	r3, pc, #152	@ (adr r3, 80095b8 <scalbn+0xc8>)
 8009520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009524:	e01e      	b.n	8009564 <scalbn+0x74>
 8009526:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800952a:	4291      	cmp	r1, r2
 800952c:	d10b      	bne.n	8009546 <scalbn+0x56>
 800952e:	4622      	mov	r2, r4
 8009530:	4620      	mov	r0, r4
 8009532:	4629      	mov	r1, r5
 8009534:	f7f6 feca 	bl	80002cc <__adddf3>
 8009538:	4604      	mov	r4, r0
 800953a:	460d      	mov	r5, r1
 800953c:	e020      	b.n	8009580 <scalbn+0x90>
 800953e:	460b      	mov	r3, r1
 8009540:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009544:	3936      	subs	r1, #54	@ 0x36
 8009546:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800954a:	4296      	cmp	r6, r2
 800954c:	dd0d      	ble.n	800956a <scalbn+0x7a>
 800954e:	2d00      	cmp	r5, #0
 8009550:	a11b      	add	r1, pc, #108	@ (adr r1, 80095c0 <scalbn+0xd0>)
 8009552:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009556:	da02      	bge.n	800955e <scalbn+0x6e>
 8009558:	a11b      	add	r1, pc, #108	@ (adr r1, 80095c8 <scalbn+0xd8>)
 800955a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800955e:	a318      	add	r3, pc, #96	@ (adr r3, 80095c0 <scalbn+0xd0>)
 8009560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009564:	f7f7 f868 	bl	8000638 <__aeabi_dmul>
 8009568:	e7e6      	b.n	8009538 <scalbn+0x48>
 800956a:	1872      	adds	r2, r6, r1
 800956c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009570:	428a      	cmp	r2, r1
 8009572:	dcec      	bgt.n	800954e <scalbn+0x5e>
 8009574:	2a00      	cmp	r2, #0
 8009576:	dd06      	ble.n	8009586 <scalbn+0x96>
 8009578:	f36f 531e 	bfc	r3, #20, #11
 800957c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009580:	ec45 4b10 	vmov	d0, r4, r5
 8009584:	bd70      	pop	{r4, r5, r6, pc}
 8009586:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800958a:	da08      	bge.n	800959e <scalbn+0xae>
 800958c:	2d00      	cmp	r5, #0
 800958e:	a10a      	add	r1, pc, #40	@ (adr r1, 80095b8 <scalbn+0xc8>)
 8009590:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009594:	dac3      	bge.n	800951e <scalbn+0x2e>
 8009596:	a10e      	add	r1, pc, #56	@ (adr r1, 80095d0 <scalbn+0xe0>)
 8009598:	e9d1 0100 	ldrd	r0, r1, [r1]
 800959c:	e7bf      	b.n	800951e <scalbn+0x2e>
 800959e:	3236      	adds	r2, #54	@ 0x36
 80095a0:	f36f 531e 	bfc	r3, #20, #11
 80095a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80095a8:	4620      	mov	r0, r4
 80095aa:	4b0d      	ldr	r3, [pc, #52]	@ (80095e0 <scalbn+0xf0>)
 80095ac:	4629      	mov	r1, r5
 80095ae:	2200      	movs	r2, #0
 80095b0:	e7d8      	b.n	8009564 <scalbn+0x74>
 80095b2:	bf00      	nop
 80095b4:	f3af 8000 	nop.w
 80095b8:	c2f8f359 	.word	0xc2f8f359
 80095bc:	01a56e1f 	.word	0x01a56e1f
 80095c0:	8800759c 	.word	0x8800759c
 80095c4:	7e37e43c 	.word	0x7e37e43c
 80095c8:	8800759c 	.word	0x8800759c
 80095cc:	fe37e43c 	.word	0xfe37e43c
 80095d0:	c2f8f359 	.word	0xc2f8f359
 80095d4:	81a56e1f 	.word	0x81a56e1f
 80095d8:	43500000 	.word	0x43500000
 80095dc:	ffff3cb0 	.word	0xffff3cb0
 80095e0:	3c900000 	.word	0x3c900000

080095e4 <with_errno>:
 80095e4:	b510      	push	{r4, lr}
 80095e6:	ed2d 8b02 	vpush	{d8}
 80095ea:	eeb0 8a40 	vmov.f32	s16, s0
 80095ee:	eef0 8a60 	vmov.f32	s17, s1
 80095f2:	4604      	mov	r4, r0
 80095f4:	f7fc fbdc 	bl	8005db0 <__errno>
 80095f8:	eeb0 0a48 	vmov.f32	s0, s16
 80095fc:	eef0 0a68 	vmov.f32	s1, s17
 8009600:	ecbd 8b02 	vpop	{d8}
 8009604:	6004      	str	r4, [r0, #0]
 8009606:	bd10      	pop	{r4, pc}

08009608 <xflow>:
 8009608:	4603      	mov	r3, r0
 800960a:	b507      	push	{r0, r1, r2, lr}
 800960c:	ec51 0b10 	vmov	r0, r1, d0
 8009610:	b183      	cbz	r3, 8009634 <xflow+0x2c>
 8009612:	4602      	mov	r2, r0
 8009614:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009618:	e9cd 2300 	strd	r2, r3, [sp]
 800961c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009620:	f7f7 f80a 	bl	8000638 <__aeabi_dmul>
 8009624:	ec41 0b10 	vmov	d0, r0, r1
 8009628:	2022      	movs	r0, #34	@ 0x22
 800962a:	b003      	add	sp, #12
 800962c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009630:	f7ff bfd8 	b.w	80095e4 <with_errno>
 8009634:	4602      	mov	r2, r0
 8009636:	460b      	mov	r3, r1
 8009638:	e7ee      	b.n	8009618 <xflow+0x10>
 800963a:	0000      	movs	r0, r0
 800963c:	0000      	movs	r0, r0
	...

08009640 <__math_uflow>:
 8009640:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009648 <__math_uflow+0x8>
 8009644:	f7ff bfe0 	b.w	8009608 <xflow>
 8009648:	00000000 	.word	0x00000000
 800964c:	10000000 	.word	0x10000000

08009650 <__math_oflow>:
 8009650:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009658 <__math_oflow+0x8>
 8009654:	f7ff bfd8 	b.w	8009608 <xflow>
 8009658:	00000000 	.word	0x00000000
 800965c:	70000000 	.word	0x70000000

08009660 <__kernel_rem_pio2>:
 8009660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009664:	ed2d 8b02 	vpush	{d8}
 8009668:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800966c:	f112 0f14 	cmn.w	r2, #20
 8009670:	9306      	str	r3, [sp, #24]
 8009672:	9104      	str	r1, [sp, #16]
 8009674:	4bc2      	ldr	r3, [pc, #776]	@ (8009980 <__kernel_rem_pio2+0x320>)
 8009676:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8009678:	9008      	str	r0, [sp, #32]
 800967a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	9b06      	ldr	r3, [sp, #24]
 8009682:	f103 33ff 	add.w	r3, r3, #4294967295
 8009686:	bfa8      	it	ge
 8009688:	1ed4      	subge	r4, r2, #3
 800968a:	9305      	str	r3, [sp, #20]
 800968c:	bfb2      	itee	lt
 800968e:	2400      	movlt	r4, #0
 8009690:	2318      	movge	r3, #24
 8009692:	fb94 f4f3 	sdivge	r4, r4, r3
 8009696:	f06f 0317 	mvn.w	r3, #23
 800969a:	fb04 3303 	mla	r3, r4, r3, r3
 800969e:	eb03 0b02 	add.w	fp, r3, r2
 80096a2:	9b00      	ldr	r3, [sp, #0]
 80096a4:	9a05      	ldr	r2, [sp, #20]
 80096a6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8009970 <__kernel_rem_pio2+0x310>
 80096aa:	eb03 0802 	add.w	r8, r3, r2
 80096ae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80096b0:	1aa7      	subs	r7, r4, r2
 80096b2:	ae20      	add	r6, sp, #128	@ 0x80
 80096b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80096b8:	2500      	movs	r5, #0
 80096ba:	4545      	cmp	r5, r8
 80096bc:	dd12      	ble.n	80096e4 <__kernel_rem_pio2+0x84>
 80096be:	9b06      	ldr	r3, [sp, #24]
 80096c0:	aa20      	add	r2, sp, #128	@ 0x80
 80096c2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80096c6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80096ca:	2700      	movs	r7, #0
 80096cc:	9b00      	ldr	r3, [sp, #0]
 80096ce:	429f      	cmp	r7, r3
 80096d0:	dc2e      	bgt.n	8009730 <__kernel_rem_pio2+0xd0>
 80096d2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8009970 <__kernel_rem_pio2+0x310>
 80096d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096da:	ed8d 7b02 	vstr	d7, [sp, #8]
 80096de:	46a8      	mov	r8, r5
 80096e0:	2600      	movs	r6, #0
 80096e2:	e01b      	b.n	800971c <__kernel_rem_pio2+0xbc>
 80096e4:	42ef      	cmn	r7, r5
 80096e6:	d407      	bmi.n	80096f8 <__kernel_rem_pio2+0x98>
 80096e8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80096ec:	f7f6 ff3a 	bl	8000564 <__aeabi_i2d>
 80096f0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80096f4:	3501      	adds	r5, #1
 80096f6:	e7e0      	b.n	80096ba <__kernel_rem_pio2+0x5a>
 80096f8:	ec51 0b18 	vmov	r0, r1, d8
 80096fc:	e7f8      	b.n	80096f0 <__kernel_rem_pio2+0x90>
 80096fe:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8009702:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009706:	f7f6 ff97 	bl	8000638 <__aeabi_dmul>
 800970a:	4602      	mov	r2, r0
 800970c:	460b      	mov	r3, r1
 800970e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009712:	f7f6 fddb 	bl	80002cc <__adddf3>
 8009716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800971a:	3601      	adds	r6, #1
 800971c:	9b05      	ldr	r3, [sp, #20]
 800971e:	429e      	cmp	r6, r3
 8009720:	dded      	ble.n	80096fe <__kernel_rem_pio2+0x9e>
 8009722:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009726:	3701      	adds	r7, #1
 8009728:	ecaa 7b02 	vstmia	sl!, {d7}
 800972c:	3508      	adds	r5, #8
 800972e:	e7cd      	b.n	80096cc <__kernel_rem_pio2+0x6c>
 8009730:	9b00      	ldr	r3, [sp, #0]
 8009732:	f8dd 8000 	ldr.w	r8, [sp]
 8009736:	aa0c      	add	r2, sp, #48	@ 0x30
 8009738:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800973c:	930a      	str	r3, [sp, #40]	@ 0x28
 800973e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009740:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009744:	9309      	str	r3, [sp, #36]	@ 0x24
 8009746:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800974a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800974c:	ab98      	add	r3, sp, #608	@ 0x260
 800974e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009752:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8009756:	ed8d 7b02 	vstr	d7, [sp, #8]
 800975a:	ac0c      	add	r4, sp, #48	@ 0x30
 800975c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800975e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8009762:	46a1      	mov	r9, r4
 8009764:	46c2      	mov	sl, r8
 8009766:	f1ba 0f00 	cmp.w	sl, #0
 800976a:	dc77      	bgt.n	800985c <__kernel_rem_pio2+0x1fc>
 800976c:	4658      	mov	r0, fp
 800976e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8009772:	f7ff febd 	bl	80094f0 <scalbn>
 8009776:	ec57 6b10 	vmov	r6, r7, d0
 800977a:	2200      	movs	r2, #0
 800977c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8009780:	4630      	mov	r0, r6
 8009782:	4639      	mov	r1, r7
 8009784:	f7f6 ff58 	bl	8000638 <__aeabi_dmul>
 8009788:	ec41 0b10 	vmov	d0, r0, r1
 800978c:	f000 fab8 	bl	8009d00 <floor>
 8009790:	4b7c      	ldr	r3, [pc, #496]	@ (8009984 <__kernel_rem_pio2+0x324>)
 8009792:	ec51 0b10 	vmov	r0, r1, d0
 8009796:	2200      	movs	r2, #0
 8009798:	f7f6 ff4e 	bl	8000638 <__aeabi_dmul>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4630      	mov	r0, r6
 80097a2:	4639      	mov	r1, r7
 80097a4:	f7f6 fd90 	bl	80002c8 <__aeabi_dsub>
 80097a8:	460f      	mov	r7, r1
 80097aa:	4606      	mov	r6, r0
 80097ac:	f7f7 f9f4 	bl	8000b98 <__aeabi_d2iz>
 80097b0:	9002      	str	r0, [sp, #8]
 80097b2:	f7f6 fed7 	bl	8000564 <__aeabi_i2d>
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	f7f6 fd83 	bl	80002c8 <__aeabi_dsub>
 80097c2:	f1bb 0f00 	cmp.w	fp, #0
 80097c6:	4606      	mov	r6, r0
 80097c8:	460f      	mov	r7, r1
 80097ca:	dd6c      	ble.n	80098a6 <__kernel_rem_pio2+0x246>
 80097cc:	f108 31ff 	add.w	r1, r8, #4294967295
 80097d0:	ab0c      	add	r3, sp, #48	@ 0x30
 80097d2:	9d02      	ldr	r5, [sp, #8]
 80097d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80097d8:	f1cb 0018 	rsb	r0, fp, #24
 80097dc:	fa43 f200 	asr.w	r2, r3, r0
 80097e0:	4415      	add	r5, r2
 80097e2:	4082      	lsls	r2, r0
 80097e4:	1a9b      	subs	r3, r3, r2
 80097e6:	aa0c      	add	r2, sp, #48	@ 0x30
 80097e8:	9502      	str	r5, [sp, #8]
 80097ea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80097ee:	f1cb 0217 	rsb	r2, fp, #23
 80097f2:	fa43 f902 	asr.w	r9, r3, r2
 80097f6:	f1b9 0f00 	cmp.w	r9, #0
 80097fa:	dd64      	ble.n	80098c6 <__kernel_rem_pio2+0x266>
 80097fc:	9b02      	ldr	r3, [sp, #8]
 80097fe:	2200      	movs	r2, #0
 8009800:	3301      	adds	r3, #1
 8009802:	9302      	str	r3, [sp, #8]
 8009804:	4615      	mov	r5, r2
 8009806:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800980a:	4590      	cmp	r8, r2
 800980c:	f300 80a1 	bgt.w	8009952 <__kernel_rem_pio2+0x2f2>
 8009810:	f1bb 0f00 	cmp.w	fp, #0
 8009814:	dd07      	ble.n	8009826 <__kernel_rem_pio2+0x1c6>
 8009816:	f1bb 0f01 	cmp.w	fp, #1
 800981a:	f000 80c1 	beq.w	80099a0 <__kernel_rem_pio2+0x340>
 800981e:	f1bb 0f02 	cmp.w	fp, #2
 8009822:	f000 80c8 	beq.w	80099b6 <__kernel_rem_pio2+0x356>
 8009826:	f1b9 0f02 	cmp.w	r9, #2
 800982a:	d14c      	bne.n	80098c6 <__kernel_rem_pio2+0x266>
 800982c:	4632      	mov	r2, r6
 800982e:	463b      	mov	r3, r7
 8009830:	4955      	ldr	r1, [pc, #340]	@ (8009988 <__kernel_rem_pio2+0x328>)
 8009832:	2000      	movs	r0, #0
 8009834:	f7f6 fd48 	bl	80002c8 <__aeabi_dsub>
 8009838:	4606      	mov	r6, r0
 800983a:	460f      	mov	r7, r1
 800983c:	2d00      	cmp	r5, #0
 800983e:	d042      	beq.n	80098c6 <__kernel_rem_pio2+0x266>
 8009840:	4658      	mov	r0, fp
 8009842:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8009978 <__kernel_rem_pio2+0x318>
 8009846:	f7ff fe53 	bl	80094f0 <scalbn>
 800984a:	4630      	mov	r0, r6
 800984c:	4639      	mov	r1, r7
 800984e:	ec53 2b10 	vmov	r2, r3, d0
 8009852:	f7f6 fd39 	bl	80002c8 <__aeabi_dsub>
 8009856:	4606      	mov	r6, r0
 8009858:	460f      	mov	r7, r1
 800985a:	e034      	b.n	80098c6 <__kernel_rem_pio2+0x266>
 800985c:	4b4b      	ldr	r3, [pc, #300]	@ (800998c <__kernel_rem_pio2+0x32c>)
 800985e:	2200      	movs	r2, #0
 8009860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009864:	f7f6 fee8 	bl	8000638 <__aeabi_dmul>
 8009868:	f7f7 f996 	bl	8000b98 <__aeabi_d2iz>
 800986c:	f7f6 fe7a 	bl	8000564 <__aeabi_i2d>
 8009870:	4b47      	ldr	r3, [pc, #284]	@ (8009990 <__kernel_rem_pio2+0x330>)
 8009872:	2200      	movs	r2, #0
 8009874:	4606      	mov	r6, r0
 8009876:	460f      	mov	r7, r1
 8009878:	f7f6 fede 	bl	8000638 <__aeabi_dmul>
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009884:	f7f6 fd20 	bl	80002c8 <__aeabi_dsub>
 8009888:	f7f7 f986 	bl	8000b98 <__aeabi_d2iz>
 800988c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009890:	f849 0b04 	str.w	r0, [r9], #4
 8009894:	4639      	mov	r1, r7
 8009896:	4630      	mov	r0, r6
 8009898:	f7f6 fd18 	bl	80002cc <__adddf3>
 800989c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098a4:	e75f      	b.n	8009766 <__kernel_rem_pio2+0x106>
 80098a6:	d107      	bne.n	80098b8 <__kernel_rem_pio2+0x258>
 80098a8:	f108 33ff 	add.w	r3, r8, #4294967295
 80098ac:	aa0c      	add	r2, sp, #48	@ 0x30
 80098ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098b2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80098b6:	e79e      	b.n	80097f6 <__kernel_rem_pio2+0x196>
 80098b8:	4b36      	ldr	r3, [pc, #216]	@ (8009994 <__kernel_rem_pio2+0x334>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	f7f7 f942 	bl	8000b44 <__aeabi_dcmpge>
 80098c0:	2800      	cmp	r0, #0
 80098c2:	d143      	bne.n	800994c <__kernel_rem_pio2+0x2ec>
 80098c4:	4681      	mov	r9, r0
 80098c6:	2200      	movs	r2, #0
 80098c8:	2300      	movs	r3, #0
 80098ca:	4630      	mov	r0, r6
 80098cc:	4639      	mov	r1, r7
 80098ce:	f7f7 f91b 	bl	8000b08 <__aeabi_dcmpeq>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	f000 80c1 	beq.w	8009a5a <__kernel_rem_pio2+0x3fa>
 80098d8:	f108 33ff 	add.w	r3, r8, #4294967295
 80098dc:	2200      	movs	r2, #0
 80098de:	9900      	ldr	r1, [sp, #0]
 80098e0:	428b      	cmp	r3, r1
 80098e2:	da70      	bge.n	80099c6 <__kernel_rem_pio2+0x366>
 80098e4:	2a00      	cmp	r2, #0
 80098e6:	f000 808b 	beq.w	8009a00 <__kernel_rem_pio2+0x3a0>
 80098ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80098ee:	ab0c      	add	r3, sp, #48	@ 0x30
 80098f0:	f1ab 0b18 	sub.w	fp, fp, #24
 80098f4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d0f6      	beq.n	80098ea <__kernel_rem_pio2+0x28a>
 80098fc:	4658      	mov	r0, fp
 80098fe:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8009978 <__kernel_rem_pio2+0x318>
 8009902:	f7ff fdf5 	bl	80094f0 <scalbn>
 8009906:	f108 0301 	add.w	r3, r8, #1
 800990a:	00da      	lsls	r2, r3, #3
 800990c:	9205      	str	r2, [sp, #20]
 800990e:	ec55 4b10 	vmov	r4, r5, d0
 8009912:	aa70      	add	r2, sp, #448	@ 0x1c0
 8009914:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800998c <__kernel_rem_pio2+0x32c>
 8009918:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800991c:	4646      	mov	r6, r8
 800991e:	f04f 0a00 	mov.w	sl, #0
 8009922:	2e00      	cmp	r6, #0
 8009924:	f280 80d1 	bge.w	8009aca <__kernel_rem_pio2+0x46a>
 8009928:	4644      	mov	r4, r8
 800992a:	2c00      	cmp	r4, #0
 800992c:	f2c0 80ff 	blt.w	8009b2e <__kernel_rem_pio2+0x4ce>
 8009930:	4b19      	ldr	r3, [pc, #100]	@ (8009998 <__kernel_rem_pio2+0x338>)
 8009932:	461f      	mov	r7, r3
 8009934:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009936:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800993a:	9306      	str	r3, [sp, #24]
 800993c:	f04f 0a00 	mov.w	sl, #0
 8009940:	f04f 0b00 	mov.w	fp, #0
 8009944:	2600      	movs	r6, #0
 8009946:	eba8 0504 	sub.w	r5, r8, r4
 800994a:	e0e4      	b.n	8009b16 <__kernel_rem_pio2+0x4b6>
 800994c:	f04f 0902 	mov.w	r9, #2
 8009950:	e754      	b.n	80097fc <__kernel_rem_pio2+0x19c>
 8009952:	f854 3b04 	ldr.w	r3, [r4], #4
 8009956:	bb0d      	cbnz	r5, 800999c <__kernel_rem_pio2+0x33c>
 8009958:	b123      	cbz	r3, 8009964 <__kernel_rem_pio2+0x304>
 800995a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800995e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009962:	2301      	movs	r3, #1
 8009964:	3201      	adds	r2, #1
 8009966:	461d      	mov	r5, r3
 8009968:	e74f      	b.n	800980a <__kernel_rem_pio2+0x1aa>
 800996a:	bf00      	nop
 800996c:	f3af 8000 	nop.w
	...
 800997c:	3ff00000 	.word	0x3ff00000
 8009980:	0800a478 	.word	0x0800a478
 8009984:	40200000 	.word	0x40200000
 8009988:	3ff00000 	.word	0x3ff00000
 800998c:	3e700000 	.word	0x3e700000
 8009990:	41700000 	.word	0x41700000
 8009994:	3fe00000 	.word	0x3fe00000
 8009998:	0800a438 	.word	0x0800a438
 800999c:	1acb      	subs	r3, r1, r3
 800999e:	e7de      	b.n	800995e <__kernel_rem_pio2+0x2fe>
 80099a0:	f108 32ff 	add.w	r2, r8, #4294967295
 80099a4:	ab0c      	add	r3, sp, #48	@ 0x30
 80099a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80099ae:	a90c      	add	r1, sp, #48	@ 0x30
 80099b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80099b4:	e737      	b.n	8009826 <__kernel_rem_pio2+0x1c6>
 80099b6:	f108 32ff 	add.w	r2, r8, #4294967295
 80099ba:	ab0c      	add	r3, sp, #48	@ 0x30
 80099bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80099c4:	e7f3      	b.n	80099ae <__kernel_rem_pio2+0x34e>
 80099c6:	a90c      	add	r1, sp, #48	@ 0x30
 80099c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	430a      	orrs	r2, r1
 80099d0:	e785      	b.n	80098de <__kernel_rem_pio2+0x27e>
 80099d2:	3401      	adds	r4, #1
 80099d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80099d8:	2a00      	cmp	r2, #0
 80099da:	d0fa      	beq.n	80099d2 <__kernel_rem_pio2+0x372>
 80099dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80099e2:	eb0d 0503 	add.w	r5, sp, r3
 80099e6:	9b06      	ldr	r3, [sp, #24]
 80099e8:	aa20      	add	r2, sp, #128	@ 0x80
 80099ea:	4443      	add	r3, r8
 80099ec:	f108 0701 	add.w	r7, r8, #1
 80099f0:	3d98      	subs	r5, #152	@ 0x98
 80099f2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80099f6:	4444      	add	r4, r8
 80099f8:	42bc      	cmp	r4, r7
 80099fa:	da04      	bge.n	8009a06 <__kernel_rem_pio2+0x3a6>
 80099fc:	46a0      	mov	r8, r4
 80099fe:	e6a2      	b.n	8009746 <__kernel_rem_pio2+0xe6>
 8009a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a02:	2401      	movs	r4, #1
 8009a04:	e7e6      	b.n	80099d4 <__kernel_rem_pio2+0x374>
 8009a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a08:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8009a0c:	f7f6 fdaa 	bl	8000564 <__aeabi_i2d>
 8009a10:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8009cd0 <__kernel_rem_pio2+0x670>
 8009a14:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009a18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009a1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a20:	46b2      	mov	sl, r6
 8009a22:	f04f 0800 	mov.w	r8, #0
 8009a26:	9b05      	ldr	r3, [sp, #20]
 8009a28:	4598      	cmp	r8, r3
 8009a2a:	dd05      	ble.n	8009a38 <__kernel_rem_pio2+0x3d8>
 8009a2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a30:	3701      	adds	r7, #1
 8009a32:	eca5 7b02 	vstmia	r5!, {d7}
 8009a36:	e7df      	b.n	80099f8 <__kernel_rem_pio2+0x398>
 8009a38:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8009a3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009a40:	f7f6 fdfa 	bl	8000638 <__aeabi_dmul>
 8009a44:	4602      	mov	r2, r0
 8009a46:	460b      	mov	r3, r1
 8009a48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a4c:	f7f6 fc3e 	bl	80002cc <__adddf3>
 8009a50:	f108 0801 	add.w	r8, r8, #1
 8009a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a58:	e7e5      	b.n	8009a26 <__kernel_rem_pio2+0x3c6>
 8009a5a:	f1cb 0000 	rsb	r0, fp, #0
 8009a5e:	ec47 6b10 	vmov	d0, r6, r7
 8009a62:	f7ff fd45 	bl	80094f0 <scalbn>
 8009a66:	ec55 4b10 	vmov	r4, r5, d0
 8009a6a:	4b9b      	ldr	r3, [pc, #620]	@ (8009cd8 <__kernel_rem_pio2+0x678>)
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	4620      	mov	r0, r4
 8009a70:	4629      	mov	r1, r5
 8009a72:	f7f7 f867 	bl	8000b44 <__aeabi_dcmpge>
 8009a76:	b300      	cbz	r0, 8009aba <__kernel_rem_pio2+0x45a>
 8009a78:	4b98      	ldr	r3, [pc, #608]	@ (8009cdc <__kernel_rem_pio2+0x67c>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	4629      	mov	r1, r5
 8009a80:	f7f6 fdda 	bl	8000638 <__aeabi_dmul>
 8009a84:	f7f7 f888 	bl	8000b98 <__aeabi_d2iz>
 8009a88:	4606      	mov	r6, r0
 8009a8a:	f7f6 fd6b 	bl	8000564 <__aeabi_i2d>
 8009a8e:	4b92      	ldr	r3, [pc, #584]	@ (8009cd8 <__kernel_rem_pio2+0x678>)
 8009a90:	2200      	movs	r2, #0
 8009a92:	f7f6 fdd1 	bl	8000638 <__aeabi_dmul>
 8009a96:	460b      	mov	r3, r1
 8009a98:	4602      	mov	r2, r0
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f7f6 fc13 	bl	80002c8 <__aeabi_dsub>
 8009aa2:	f7f7 f879 	bl	8000b98 <__aeabi_d2iz>
 8009aa6:	ab0c      	add	r3, sp, #48	@ 0x30
 8009aa8:	f10b 0b18 	add.w	fp, fp, #24
 8009aac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009ab0:	f108 0801 	add.w	r8, r8, #1
 8009ab4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8009ab8:	e720      	b.n	80098fc <__kernel_rem_pio2+0x29c>
 8009aba:	4620      	mov	r0, r4
 8009abc:	4629      	mov	r1, r5
 8009abe:	f7f7 f86b 	bl	8000b98 <__aeabi_d2iz>
 8009ac2:	ab0c      	add	r3, sp, #48	@ 0x30
 8009ac4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009ac8:	e718      	b.n	80098fc <__kernel_rem_pio2+0x29c>
 8009aca:	ab0c      	add	r3, sp, #48	@ 0x30
 8009acc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009ad0:	f7f6 fd48 	bl	8000564 <__aeabi_i2d>
 8009ad4:	4622      	mov	r2, r4
 8009ad6:	462b      	mov	r3, r5
 8009ad8:	f7f6 fdae 	bl	8000638 <__aeabi_dmul>
 8009adc:	4652      	mov	r2, sl
 8009ade:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8009ae2:	465b      	mov	r3, fp
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	4629      	mov	r1, r5
 8009ae8:	f7f6 fda6 	bl	8000638 <__aeabi_dmul>
 8009aec:	3e01      	subs	r6, #1
 8009aee:	4604      	mov	r4, r0
 8009af0:	460d      	mov	r5, r1
 8009af2:	e716      	b.n	8009922 <__kernel_rem_pio2+0x2c2>
 8009af4:	9906      	ldr	r1, [sp, #24]
 8009af6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009afa:	9106      	str	r1, [sp, #24]
 8009afc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8009b00:	f7f6 fd9a 	bl	8000638 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4650      	mov	r0, sl
 8009b0a:	4659      	mov	r1, fp
 8009b0c:	f7f6 fbde 	bl	80002cc <__adddf3>
 8009b10:	3601      	adds	r6, #1
 8009b12:	4682      	mov	sl, r0
 8009b14:	468b      	mov	fp, r1
 8009b16:	9b00      	ldr	r3, [sp, #0]
 8009b18:	429e      	cmp	r6, r3
 8009b1a:	dc01      	bgt.n	8009b20 <__kernel_rem_pio2+0x4c0>
 8009b1c:	42ae      	cmp	r6, r5
 8009b1e:	dde9      	ble.n	8009af4 <__kernel_rem_pio2+0x494>
 8009b20:	ab48      	add	r3, sp, #288	@ 0x120
 8009b22:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009b26:	e9c5 ab00 	strd	sl, fp, [r5]
 8009b2a:	3c01      	subs	r4, #1
 8009b2c:	e6fd      	b.n	800992a <__kernel_rem_pio2+0x2ca>
 8009b2e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	dc0b      	bgt.n	8009b4c <__kernel_rem_pio2+0x4ec>
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	dc35      	bgt.n	8009ba4 <__kernel_rem_pio2+0x544>
 8009b38:	d059      	beq.n	8009bee <__kernel_rem_pio2+0x58e>
 8009b3a:	9b02      	ldr	r3, [sp, #8]
 8009b3c:	f003 0007 	and.w	r0, r3, #7
 8009b40:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8009b44:	ecbd 8b02 	vpop	{d8}
 8009b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b4c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d1f3      	bne.n	8009b3a <__kernel_rem_pio2+0x4da>
 8009b52:	9b05      	ldr	r3, [sp, #20]
 8009b54:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009b58:	eb0d 0403 	add.w	r4, sp, r3
 8009b5c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8009b60:	4625      	mov	r5, r4
 8009b62:	46c2      	mov	sl, r8
 8009b64:	f1ba 0f00 	cmp.w	sl, #0
 8009b68:	dc69      	bgt.n	8009c3e <__kernel_rem_pio2+0x5de>
 8009b6a:	4645      	mov	r5, r8
 8009b6c:	2d01      	cmp	r5, #1
 8009b6e:	f300 8087 	bgt.w	8009c80 <__kernel_rem_pio2+0x620>
 8009b72:	9c05      	ldr	r4, [sp, #20]
 8009b74:	ab48      	add	r3, sp, #288	@ 0x120
 8009b76:	441c      	add	r4, r3
 8009b78:	2000      	movs	r0, #0
 8009b7a:	2100      	movs	r1, #0
 8009b7c:	f1b8 0f01 	cmp.w	r8, #1
 8009b80:	f300 809c 	bgt.w	8009cbc <__kernel_rem_pio2+0x65c>
 8009b84:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8009b88:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8009b8c:	f1b9 0f00 	cmp.w	r9, #0
 8009b90:	f040 80a6 	bne.w	8009ce0 <__kernel_rem_pio2+0x680>
 8009b94:	9b04      	ldr	r3, [sp, #16]
 8009b96:	e9c3 5600 	strd	r5, r6, [r3]
 8009b9a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009b9e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009ba2:	e7ca      	b.n	8009b3a <__kernel_rem_pio2+0x4da>
 8009ba4:	9d05      	ldr	r5, [sp, #20]
 8009ba6:	ab48      	add	r3, sp, #288	@ 0x120
 8009ba8:	441d      	add	r5, r3
 8009baa:	4644      	mov	r4, r8
 8009bac:	2000      	movs	r0, #0
 8009bae:	2100      	movs	r1, #0
 8009bb0:	2c00      	cmp	r4, #0
 8009bb2:	da35      	bge.n	8009c20 <__kernel_rem_pio2+0x5c0>
 8009bb4:	f1b9 0f00 	cmp.w	r9, #0
 8009bb8:	d038      	beq.n	8009c2c <__kernel_rem_pio2+0x5cc>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009bc0:	9c04      	ldr	r4, [sp, #16]
 8009bc2:	e9c4 2300 	strd	r2, r3, [r4]
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8009bce:	f7f6 fb7b 	bl	80002c8 <__aeabi_dsub>
 8009bd2:	ad4a      	add	r5, sp, #296	@ 0x128
 8009bd4:	2401      	movs	r4, #1
 8009bd6:	45a0      	cmp	r8, r4
 8009bd8:	da2b      	bge.n	8009c32 <__kernel_rem_pio2+0x5d2>
 8009bda:	f1b9 0f00 	cmp.w	r9, #0
 8009bde:	d002      	beq.n	8009be6 <__kernel_rem_pio2+0x586>
 8009be0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009be4:	4619      	mov	r1, r3
 8009be6:	9b04      	ldr	r3, [sp, #16]
 8009be8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009bec:	e7a5      	b.n	8009b3a <__kernel_rem_pio2+0x4da>
 8009bee:	9c05      	ldr	r4, [sp, #20]
 8009bf0:	ab48      	add	r3, sp, #288	@ 0x120
 8009bf2:	441c      	add	r4, r3
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	2100      	movs	r1, #0
 8009bf8:	f1b8 0f00 	cmp.w	r8, #0
 8009bfc:	da09      	bge.n	8009c12 <__kernel_rem_pio2+0x5b2>
 8009bfe:	f1b9 0f00 	cmp.w	r9, #0
 8009c02:	d002      	beq.n	8009c0a <__kernel_rem_pio2+0x5aa>
 8009c04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009c08:	4619      	mov	r1, r3
 8009c0a:	9b04      	ldr	r3, [sp, #16]
 8009c0c:	e9c3 0100 	strd	r0, r1, [r3]
 8009c10:	e793      	b.n	8009b3a <__kernel_rem_pio2+0x4da>
 8009c12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009c16:	f7f6 fb59 	bl	80002cc <__adddf3>
 8009c1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c1e:	e7eb      	b.n	8009bf8 <__kernel_rem_pio2+0x598>
 8009c20:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009c24:	f7f6 fb52 	bl	80002cc <__adddf3>
 8009c28:	3c01      	subs	r4, #1
 8009c2a:	e7c1      	b.n	8009bb0 <__kernel_rem_pio2+0x550>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	460b      	mov	r3, r1
 8009c30:	e7c6      	b.n	8009bc0 <__kernel_rem_pio2+0x560>
 8009c32:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009c36:	f7f6 fb49 	bl	80002cc <__adddf3>
 8009c3a:	3401      	adds	r4, #1
 8009c3c:	e7cb      	b.n	8009bd6 <__kernel_rem_pio2+0x576>
 8009c3e:	ed35 7b02 	vldmdb	r5!, {d7}
 8009c42:	ed8d 7b00 	vstr	d7, [sp]
 8009c46:	ed95 7b02 	vldr	d7, [r5, #8]
 8009c4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c4e:	ec53 2b17 	vmov	r2, r3, d7
 8009c52:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009c56:	f7f6 fb39 	bl	80002cc <__adddf3>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	4606      	mov	r6, r0
 8009c60:	460f      	mov	r7, r1
 8009c62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c66:	f7f6 fb2f 	bl	80002c8 <__aeabi_dsub>
 8009c6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c6e:	f7f6 fb2d 	bl	80002cc <__adddf3>
 8009c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c76:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8009c7a:	e9c5 6700 	strd	r6, r7, [r5]
 8009c7e:	e771      	b.n	8009b64 <__kernel_rem_pio2+0x504>
 8009c80:	ed34 7b02 	vldmdb	r4!, {d7}
 8009c84:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8009c88:	ec51 0b17 	vmov	r0, r1, d7
 8009c8c:	4652      	mov	r2, sl
 8009c8e:	465b      	mov	r3, fp
 8009c90:	ed8d 7b00 	vstr	d7, [sp]
 8009c94:	f7f6 fb1a 	bl	80002cc <__adddf3>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	4606      	mov	r6, r0
 8009c9e:	460f      	mov	r7, r1
 8009ca0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ca4:	f7f6 fb10 	bl	80002c8 <__aeabi_dsub>
 8009ca8:	4652      	mov	r2, sl
 8009caa:	465b      	mov	r3, fp
 8009cac:	f7f6 fb0e 	bl	80002cc <__adddf3>
 8009cb0:	3d01      	subs	r5, #1
 8009cb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009cb6:	e9c4 6700 	strd	r6, r7, [r4]
 8009cba:	e757      	b.n	8009b6c <__kernel_rem_pio2+0x50c>
 8009cbc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009cc0:	f7f6 fb04 	bl	80002cc <__adddf3>
 8009cc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009cc8:	e758      	b.n	8009b7c <__kernel_rem_pio2+0x51c>
 8009cca:	bf00      	nop
 8009ccc:	f3af 8000 	nop.w
	...
 8009cd8:	41700000 	.word	0x41700000
 8009cdc:	3e700000 	.word	0x3e700000
 8009ce0:	9b04      	ldr	r3, [sp, #16]
 8009ce2:	9a04      	ldr	r2, [sp, #16]
 8009ce4:	601d      	str	r5, [r3, #0]
 8009ce6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8009cea:	605c      	str	r4, [r3, #4]
 8009cec:	609f      	str	r7, [r3, #8]
 8009cee:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8009cf2:	60d3      	str	r3, [r2, #12]
 8009cf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009cf8:	6110      	str	r0, [r2, #16]
 8009cfa:	6153      	str	r3, [r2, #20]
 8009cfc:	e71d      	b.n	8009b3a <__kernel_rem_pio2+0x4da>
 8009cfe:	bf00      	nop

08009d00 <floor>:
 8009d00:	ec51 0b10 	vmov	r0, r1, d0
 8009d04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d0c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009d10:	2e13      	cmp	r6, #19
 8009d12:	460c      	mov	r4, r1
 8009d14:	4605      	mov	r5, r0
 8009d16:	4680      	mov	r8, r0
 8009d18:	dc34      	bgt.n	8009d84 <floor+0x84>
 8009d1a:	2e00      	cmp	r6, #0
 8009d1c:	da17      	bge.n	8009d4e <floor+0x4e>
 8009d1e:	a332      	add	r3, pc, #200	@ (adr r3, 8009de8 <floor+0xe8>)
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	f7f6 fad2 	bl	80002cc <__adddf3>
 8009d28:	2200      	movs	r2, #0
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f7f6 ff14 	bl	8000b58 <__aeabi_dcmpgt>
 8009d30:	b150      	cbz	r0, 8009d48 <floor+0x48>
 8009d32:	2c00      	cmp	r4, #0
 8009d34:	da55      	bge.n	8009de2 <floor+0xe2>
 8009d36:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009d3a:	432c      	orrs	r4, r5
 8009d3c:	2500      	movs	r5, #0
 8009d3e:	42ac      	cmp	r4, r5
 8009d40:	4c2b      	ldr	r4, [pc, #172]	@ (8009df0 <floor+0xf0>)
 8009d42:	bf08      	it	eq
 8009d44:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009d48:	4621      	mov	r1, r4
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	e023      	b.n	8009d96 <floor+0x96>
 8009d4e:	4f29      	ldr	r7, [pc, #164]	@ (8009df4 <floor+0xf4>)
 8009d50:	4137      	asrs	r7, r6
 8009d52:	ea01 0307 	and.w	r3, r1, r7
 8009d56:	4303      	orrs	r3, r0
 8009d58:	d01d      	beq.n	8009d96 <floor+0x96>
 8009d5a:	a323      	add	r3, pc, #140	@ (adr r3, 8009de8 <floor+0xe8>)
 8009d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d60:	f7f6 fab4 	bl	80002cc <__adddf3>
 8009d64:	2200      	movs	r2, #0
 8009d66:	2300      	movs	r3, #0
 8009d68:	f7f6 fef6 	bl	8000b58 <__aeabi_dcmpgt>
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	d0eb      	beq.n	8009d48 <floor+0x48>
 8009d70:	2c00      	cmp	r4, #0
 8009d72:	bfbe      	ittt	lt
 8009d74:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8009d78:	4133      	asrlt	r3, r6
 8009d7a:	18e4      	addlt	r4, r4, r3
 8009d7c:	ea24 0407 	bic.w	r4, r4, r7
 8009d80:	2500      	movs	r5, #0
 8009d82:	e7e1      	b.n	8009d48 <floor+0x48>
 8009d84:	2e33      	cmp	r6, #51	@ 0x33
 8009d86:	dd0a      	ble.n	8009d9e <floor+0x9e>
 8009d88:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8009d8c:	d103      	bne.n	8009d96 <floor+0x96>
 8009d8e:	4602      	mov	r2, r0
 8009d90:	460b      	mov	r3, r1
 8009d92:	f7f6 fa9b 	bl	80002cc <__adddf3>
 8009d96:	ec41 0b10 	vmov	d0, r0, r1
 8009d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d9e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8009da2:	f04f 37ff 	mov.w	r7, #4294967295
 8009da6:	40df      	lsrs	r7, r3
 8009da8:	4207      	tst	r7, r0
 8009daa:	d0f4      	beq.n	8009d96 <floor+0x96>
 8009dac:	a30e      	add	r3, pc, #56	@ (adr r3, 8009de8 <floor+0xe8>)
 8009dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db2:	f7f6 fa8b 	bl	80002cc <__adddf3>
 8009db6:	2200      	movs	r2, #0
 8009db8:	2300      	movs	r3, #0
 8009dba:	f7f6 fecd 	bl	8000b58 <__aeabi_dcmpgt>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d0c2      	beq.n	8009d48 <floor+0x48>
 8009dc2:	2c00      	cmp	r4, #0
 8009dc4:	da0a      	bge.n	8009ddc <floor+0xdc>
 8009dc6:	2e14      	cmp	r6, #20
 8009dc8:	d101      	bne.n	8009dce <floor+0xce>
 8009dca:	3401      	adds	r4, #1
 8009dcc:	e006      	b.n	8009ddc <floor+0xdc>
 8009dce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	40b3      	lsls	r3, r6
 8009dd6:	441d      	add	r5, r3
 8009dd8:	4545      	cmp	r5, r8
 8009dda:	d3f6      	bcc.n	8009dca <floor+0xca>
 8009ddc:	ea25 0507 	bic.w	r5, r5, r7
 8009de0:	e7b2      	b.n	8009d48 <floor+0x48>
 8009de2:	2500      	movs	r5, #0
 8009de4:	462c      	mov	r4, r5
 8009de6:	e7af      	b.n	8009d48 <floor+0x48>
 8009de8:	8800759c 	.word	0x8800759c
 8009dec:	7e37e43c 	.word	0x7e37e43c
 8009df0:	bff00000 	.word	0xbff00000
 8009df4:	000fffff 	.word	0x000fffff

08009df8 <_init>:
 8009df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfa:	bf00      	nop
 8009dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dfe:	bc08      	pop	{r3}
 8009e00:	469e      	mov	lr, r3
 8009e02:	4770      	bx	lr

08009e04 <_fini>:
 8009e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e06:	bf00      	nop
 8009e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0a:	bc08      	pop	{r3}
 8009e0c:	469e      	mov	lr, r3
 8009e0e:	4770      	bx	lr
