<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>RISCV-CSR寄存器详解 | sdww0的博客</title><meta name="author" content="sdww0"><meta name="copyright" content="sdww0"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="随着接触越来越多的寄存器, 这篇文章在未来会更新, S-mode的一些寄存器功能与M-mode中差不多名字的寄存器功能类似, 因此只截了图, 网站好像不支持markdown的目录结构,因此要找对应的寄存器说明可以直接网页Ctrl+F查找名字就好了 名词 WARL: (Write any value, read legal value) (写任何值,读合法值) WLRL: (Write&#x2F;r">
<meta property="og:type" content="article">
<meta property="og:title" content="RISCV-CSR寄存器详解">
<meta property="og:url" content="http://sdww0.github.io/2022/07/14/RISCV-CSR%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/index.html">
<meta property="og:site_name" content="sdww0的博客">
<meta property="og:description" content="随着接触越来越多的寄存器, 这篇文章在未来会更新, S-mode的一些寄存器功能与M-mode中差不多名字的寄存器功能类似, 因此只截了图, 网站好像不支持markdown的目录结构,因此要找对应的寄存器说明可以直接网页Ctrl+F查找名字就好了 名词 WARL: (Write any value, read legal value) (写任何值,读合法值) WLRL: (Write&#x2F;r">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://images.wallpaperscraft.com/image/single/flight_balloon_sky_86980_1280x720.jpg">
<meta property="article:published_time" content="2022-07-13T16:00:00.000Z">
<meta property="article:modified_time" content="2022-11-13T18:04:36.109Z">
<meta property="article:author" content="sdww0">
<meta property="article:tag" content="RISCV">
<meta property="article:tag" content="寄存器">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://images.wallpaperscraft.com/image/single/flight_balloon_sky_86980_1280x720.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://sdww0.github.io/2022/07/14/RISCV-CSR%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><meta name="baidu-site-verification" content="ea8954a51e7e3e9874e27e687c2cb93e"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":true,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"已经","messageNext":"天没有更新了，文章内容可能过期"},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'RISCV-CSR寄存器详解',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-11-14 02:04:36'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211141106503.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">21</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">16</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://images.wallpaperscraft.com/image/single/flight_balloon_sky_86980_1280x720.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">sdww0的博客</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">RISCV-CSR寄存器详解</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-07-13T16:00:00.000Z" title="发表于 2022-07-14 00:00:00">2022-07-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-11-13T18:04:36.109Z" title="更新于 2022-11-14 02:04:36">2022-11-14</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/RISCV%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/">RISCV学习记录</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">3.4k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>12分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="RISCV-CSR寄存器详解"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span><span class="post-meta-separator">|</span><span class="post-meta-commentcount"><i class="far fa-comments fa-fw post-meta-icon"></i><span class="post-meta-label">评论数:</span><a href="/2022/07/14/RISCV-CSR%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/#post-comment" itemprop="discussionUrl"><span class="valine-comment-count" data-xid="/2022/07/14/RISCV-CSR%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/" itemprop="commentCount"><i class="fa-solid fa-spinner fa-spin"></i></span></a></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p><strong>随着接触越来越多的寄存器, 这篇文章在未来会更新, S-mode的一些寄存器功能与M-mode中差不多名字的寄存器功能类似, 因此只截了图, 网站好像不支持markdown的目录结构,因此要找对应的寄存器说明可以直接网页Ctrl+F查找名字就好了</strong></p>
<h2 id="名词"><a href="#名词" class="headerlink" title="名词"></a>名词</h2><ul>
<li><strong>WARL</strong>: (Write any value, read legal value) (写任何值,读合法值)</li>
<li><strong>WLRL</strong>: (Write&#x2F;read only legal value) (读写合法值)</li>
<li><strong>WPRL</strong>: (Reserved writes preseve values, reads ignore value) (将来可能会用到)</li>
</ul>
<h2 id="CSR寄存器快速一览-M-mode与S-mode"><a href="#CSR寄存器快速一览-M-mode与S-mode" class="headerlink" title="CSR寄存器快速一览(M-mode与S-mode)"></a>CSR寄存器快速一览(M-mode与S-mode)</h2><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140136063.png" alt="image-20220714195516470"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140136611.png" alt="image-20220714195524849"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140136960.png" alt="image-20220714195614309"></p>
<h2 id="M-mode-CSR寄存器"><a href="#M-mode-CSR寄存器" class="headerlink" title="M-mode CSR寄存器"></a>M-mode CSR寄存器</h2><h3 id="Machine-ISA-Register-misa"><a href="#Machine-ISA-Register-misa" class="headerlink" title="Machine ISA Register (misa)"></a>Machine ISA Register (misa)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140137619.png" alt="image-20220713105831339"></p>
<ul>
<li><p>MXL(Machine XLEN): 代表了XLEN的大小, 对应关系为:</p>
<table>
<thead>
<tr>
<th>MXL</th>
<th>XLEN</th>
</tr>
</thead>
<tbody><tr>
<td>1</td>
<td>32</td>
</tr>
<tr>
<td>2</td>
<td>64</td>
</tr>
<tr>
<td>3</td>
<td>128</td>
</tr>
</tbody></table>
</li>
<li><p>剩下的Extensions每个bit代表的意思为(感觉有点深了,就放个图吧):<img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140137552.png" alt="image-20220713110425142"></p>
</li>
</ul>
<h3 id="Machine-Status-Registers-mstatus-and-mstatush"><a href="#Machine-Status-Registers-mstatus-and-mstatush" class="headerlink" title="Machine Status Registers (mstatus and mstatush)"></a>Machine Status Registers (mstatus and mstatush)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140137173.png" alt="image-20220713110526606"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140137449.png" alt="image-20220713110549666"></p>
<ul>
<li>对于RV32,除开mstatus寄存器还有mstatush寄存器作为拓展</li>
<li>RV32相比RV64,少了两个字段: SXL[1:0] 以及 UXL[1:0]</li>
</ul>
<p><strong>各个字段含义(~代表与上方相同,注意要替换对应的特权模式,-代表暂无):</strong></p>
<table>
<thead>
<tr>
<th>字段名称</th>
<th>bit</th>
<th>全称(*代表不确定)</th>
<th>功能</th>
<th>特权模式</th>
<th>补充</th>
</tr>
</thead>
<tbody><tr>
<td>SIE</td>
<td>1</td>
<td>Supervisor Interrupt Enable</td>
<td>全局中断启动位</td>
<td>S</td>
<td>-</td>
</tr>
<tr>
<td>MIE</td>
<td>3</td>
<td>Machine Interrupt Enable</td>
<td>~</td>
<td>M</td>
<td>-</td>
</tr>
<tr>
<td>SPIE</td>
<td>5</td>
<td>Supervisor Previous Interrupt Enable*</td>
<td>在trap之前的中断状态</td>
<td>S</td>
<td>进入中断前的SIE值,用于使用sret时再次赋给SIE</td>
</tr>
<tr>
<td>MPIE</td>
<td>7</td>
<td>Machine Previous Interrupt Enable *</td>
<td>~</td>
<td>M</td>
<td>进入中断前的MIE值,用于使用sret时再次赋给MIE</td>
</tr>
<tr>
<td>SPP</td>
<td>8</td>
<td>Supervisor Previous Privilege</td>
<td>进入trap之前的特权模式</td>
<td>S</td>
<td>0-&gt;U-mode, 1-&gt; Other mode</td>
</tr>
<tr>
<td>MPP</td>
<td>[12:11]</td>
<td>Machine Previous Privilege</td>
<td>~</td>
<td>M</td>
<td>设置为对应的特权值</td>
</tr>
<tr>
<td>SXL</td>
<td>[35:34]</td>
<td>Supervisor XLEN</td>
<td>控制XLEN的值,具体可以参考之前的MXL</td>
<td>S</td>
<td>RV64中值为0的时候代表不支持S-mode</td>
</tr>
<tr>
<td>UXL</td>
<td>[33:32]</td>
<td>User XLEN</td>
<td>~</td>
<td>U</td>
<td>~</td>
</tr>
<tr>
<td>MPRV</td>
<td>17</td>
<td>Modify PRiVilege</td>
<td>loads和stores指令执行时的特权模式</td>
<td>-</td>
<td>0 -&gt; loads和stores正常执行<br />1 -&gt; loads和stores是翻译且被保护的,当前的特权模式被设置到MPP中<br />如果不支持U-mode则为只读0, 执行mret或sret将特权模式设为了低于M的则会设MPRV&#x3D;0</td>
</tr>
<tr>
<td>MXR</td>
<td>19</td>
<td>Make eXecutable Readable</td>
<td>loads虚拟内存时的特权模式</td>
<td>-</td>
<td>0 -&gt; 只能loads标记为可读的页面(R&#x3D;1)<br />1 -&gt; 可以loads标记为刻度或可执行的页面(R&#x3D;1&#x2F;X&#x3D;1)<br />如果虚拟内存无效则MXR无作用, 如果不支持S-mode,则MXR设为只读0</td>
</tr>
<tr>
<td>SUM</td>
<td>18</td>
<td>permit Supervisor User Memory access</td>
<td>用于保护U-mode内存不被S-mode访问(看补充说明吧)</td>
<td>-</td>
<td>0 -&gt; S-mode下访问U-mode可以访问的内存页会出错(还是说生成一个page fault?不太确定)<br />1-&gt; S-mode可以访问U-mode内存页<br />如果虚拟内存无效或者不执行在S-mode, SUM没用, 当MPRV&#x3D;1, MPP&#x3D;S时SUM有用</td>
</tr>
<tr>
<td>MBE</td>
<td>37&#x2F;5</td>
<td>Machine Big Endian*</td>
<td>记录M-mode是否为大小端, 0 -&gt; 小端, 1 -&gt; 大端</td>
<td>M</td>
<td>描述对应的模式下加载存储内存是大端还是小端(取指令总是小端)</td>
</tr>
<tr>
<td>SBE</td>
<td>36&#x2F;4</td>
<td>Supervisor Big Endian*</td>
<td>~</td>
<td>S</td>
<td>~</td>
</tr>
<tr>
<td>UBE</td>
<td>6</td>
<td>User Big Endian*</td>
<td>~</td>
<td>U</td>
<td>~</td>
</tr>
<tr>
<td>TVM</td>
<td>20</td>
<td>Trap Virtual Memory</td>
<td>拦截S-mode 虚拟内存管理操作</td>
<td>-</td>
<td>1 -&gt; 读取写入 satp CSR 或者执行 SFENCE.VMA 或者 SINVAL.VMA 指令并且在S-mode会引发非法指令异常<br />0 -&gt; 允许执行</td>
</tr>
<tr>
<td>TW</td>
<td>21</td>
<td>Timeout Wait</td>
<td>拦截 WFI 指令</td>
<td>-</td>
<td>0 -&gt; WFI 指令允许在低特权模式中执行(可能因为其他原因阻止执行)<br />1 -&gt; WFI 指令如果在低特权模式中执行并且没有在特定时间内执行完成, 就会引发一个非法指令异常</td>
</tr>
<tr>
<td>TSR</td>
<td>22</td>
<td>Trap SRET</td>
<td>拦截 SRET 指令</td>
<td>-</td>
<td>1 -&gt; 尝试在S-mode中执行 SRET指令会引发非法指令异常<br />0 -&gt; 允许使用SRET</td>
</tr>
<tr>
<td>FS</td>
<td>[14:13]</td>
<td>Floating Status*</td>
<td>浮点单元的状态</td>
<td>-</td>
<td>包括寄存器 f0-f31,以及fcsr, frm, fflags CSRs</td>
</tr>
<tr>
<td>VS</td>
<td>[10:9]</td>
<td>Vector Status*</td>
<td>向量扩展状态</td>
<td>-</td>
<td>包括寄存器 v0-v31, 以及 vcsr, vxrm, vxsat, vstart, vl, vtype, vlenb CSRs</td>
</tr>
<tr>
<td>XS</td>
<td>[16:15]</td>
<td>-</td>
<td>额外U-mode以及对应的状态(?)</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SD</td>
<td>63&#x2F;31</td>
<td>-</td>
<td>只读位, 表示FS, XS, VS的总体状态</td>
<td>-</td>
<td>运算方式: SD&#x3D;((FS&#x3D;&#x3D;11) OR (XS&#x3D;&#x3D;11) OR (VS&#x3D;&#x3D;11))</td>
</tr>
</tbody></table>
<p><strong>补充:</strong></p>
<ul>
<li><strong>大小端</strong>:<img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140137266.png" alt="大小端"></li>
<li>FS, VS, XS 代表的意思:<img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138131.png" alt="image-20220714193518123"><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138432.png" alt="image-20220714193739337"></li>
<li>SV39:<img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138623.png" alt="image-20220714195005458"></li>
<li>所有拦截目标特权模式的位,如果不支持目标特权模式,则始终为只读0</li>
</ul>
<h3 id="Machine-Trap-Vector-Base-Address-Register-mtvec"><a href="#Machine-Trap-Vector-Base-Address-Register-mtvec" class="headerlink" title="Machine Trap-Vector Base-Address Register (mtvec)"></a>Machine Trap-Vector Base-Address Register (mtvec)</h3><p>用于保存处理trap的入口函数地址</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138529.png" alt="image-20220714195320839"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138510.png" alt="image-20220714195327654"></p>
<h3 id="Machine-Trap-Delegation-Registers-medeleg-and-mideleg"><a href="#Machine-Trap-Delegation-Registers-medeleg-and-mideleg" class="headerlink" title="Machine Trap Delegation Registers (medeleg and mideleg)"></a>Machine Trap Delegation Registers (medeleg and mideleg)</h3><ul>
<li>medeleg全称: Machine Exception DELEGate</li>
<li>mideleg全称: Machine Interrupt DELEGate</li>
</ul>
<p>通过全称可以看到,一个是用于异常的代理,一个是用于中断的代理,在手册中它们的具体值分别是</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138015.png" alt="image-20220715213727761"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138655.png" alt="image-20220715213736630"></p>
<p>具体使用规则很简单, 设置一些特定的中断&#x2F;异常对应的位, 之后如果在S-mode或者U-mode发生的中断&#x2F;异常会进入到S-mode的trap handler, 如果trap代理到了S-mode, 会有以下寄存器操作:</p>
<ul>
<li>scause会写入发生trap的类型</li>
<li>sepc会写入发生trap的那个指令虚拟地址</li>
<li>stval会写入特定的数据</li>
<li>mstatus中的SPP位会写入trap前的特权模式</li>
<li>mstatus中的SPIE会写入trap前的SIE位的值,用于返回时恢复</li>
<li>mstatus中的SIE会置0</li>
<li>mcause,mepc,mtval以及mstatus中的MPP,MPIE不会写入东西</li>
</ul>
<p>具体哪一位对应哪一个中断&#x2F;异常,可见下面mcause中的表格, Interrupt对应mideleg, Exception对应medeleg, code对应哪一位,比如在 Interrupt中的Supervisor software interrupt, 在 mideleg对应的是从右向左第二位(从0开始)</p>
<h3 id="Machine-Interrupt-Registers-mip-and-mie"><a href="#Machine-Interrupt-Registers-mip-and-mie" class="headerlink" title="Machine Interrupt Registers (mip and mie)"></a>Machine Interrupt Registers (mip and mie)</h3><p>mie,mip分别是MXLEN长度的寄存器:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140138967.png" alt="image-20220715221103066"></p>
<p>先来说说一个中断想要进入M-mode需要满足什么条件:</p>
<ol>
<li>当前特权模式为M并且mstatus寄存器的MIE位被设置, 或者当前特权模式等级低于M-mode</li>
<li>mip和mie对应的bit同时被设置</li>
<li>如果mideleg存在,则对应的bit不能被设置</li>
</ol>
<p>mip与mie每一位对应的中断类型:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139401.png" alt="image-20220715221113706"></p>
<p> 寄存器mip中的每位可以是可写的，也可以是只读的。当mip中的第i位可写时，一个挂起的中断i可以将bit i置0。如果interrupt i可以变成挂起态，但是mip中的bit i是只读的，那么实现必须提供一些其他机制来清除挂起的中断。</p>
<p> 各个比特位所代表的意思:</p>
<table>
<thead>
<tr>
<th>bit名</th>
<th>说明</th>
<th>补充</th>
</tr>
</thead>
<tbody><tr>
<td>mip.MEIP及mie.MEIE</td>
<td>机器级外部中断挂起和机器级外部中断启用</td>
<td>MEIP为只读, 只能通过特定的平台终端管理器设置或清除</td>
</tr>
<tr>
<td>mie.MTIP及mie.MTIE</td>
<td>机器级时钟中断挂起和机器级时钟中断启用</td>
<td>MTIP为只读,只能通过写入内存映射的M-mode 时钟比较寄存器(timer compare register)来清除</td>
</tr>
<tr>
<td>mie.MSIP及mie.MSIE</td>
<td>机器级软件中断挂起和机器级软件中断启用</td>
<td>MSIP为只读,只能通过访问内存映射的控制寄存器来写入, 控制寄存器被远程harts用来提供机器级处理器间的中断, 一个hart可以相同的内存映射控制寄存器来写入他自己的MSIP bit.如果一个系统只有一个hart或者一个平台标准支持通过外部中断(MEI)来传递机器级处理期间的中断, 则 MSIP和MSIE可能都设为只读0</td>
</tr>
<tr>
<td>mip.SEIP及mie.SEIE</td>
<td>Supervisor-level 外部中断挂起和Supervisor-level 外部中断启用</td>
<td>SEIP是可写的, 可能会被M-mode软件去通知S-mode有一个外部中断正在挂起, 平台中断控制器可能也会生成Supervisor level 外部中断</td>
</tr>
<tr>
<td>Supervisor level外部中断是否挂起是基于这个表达式: (软件可写的SEIP bit)</td>
<td>(外部中断控制器信号).</td>
<td></td>
</tr>
<tr>
<td>当使用CSR指令读取mip时, SEIP bit 返回的值为:(软件可写的bit)</td>
<td>(外部中断控制器信号), 但是外部中断信号并不用于计算写入到SEIP寄存器的值(也就是说外部中断信号与SEIP寄存器中的值没有关联, 但读取的时候会加上这个信号, 读取的不一定是实际在寄存器中的)</td>
<td></td>
</tr>
<tr>
<td>能通过用 CSRRS 或者 CSRRC来读取更改或者写入实际SEIP的值</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mip.STIP及mie.STIE</td>
<td>Supervisor-level 时钟中断挂起和Supervisor-level 时钟中断启用</td>
<td>STIP是可写的，可通过M-mode的软件传递timer中断到S-mode</td>
</tr>
<tr>
<td>mip.SSIP及mie.SSIE</td>
<td>Supervisor-level 软件中断挂起和Supervisor-level 软件中断启用</td>
<td>SSIP是可写的，可以通过特定的平台中断控制器设置为1</td>
</tr>
</tbody></table>
<h3 id="Hardware-Performance-Monitor-HPM"><a href="#Hardware-Performance-Monitor-HPM" class="headerlink" title="Hardware Performance Monitor (HPM)"></a>Hardware Performance Monitor (HPM)</h3><p> M-mode包含一系列基础的硬件性能监控设备, mcycle CSR寄存器记录着一个hart运行时他所在的处理器核执行的clock cycles. minstret CSR寄存器记录一个hart已经执行的指令数量. 这两个寄存器无论是在RV32还是RV64都是64位的.</p>
<p> 计数寄存器在hart重置后是一个随机值, 可以被写入一个特定的值, CSR写入在写入指令结束后生效(意思应该是当前指令不计算在重置后的值). mcycle CSR可能会被多个hart共享, 因为有一些核会有超线程技术, 比如一核二线程, 这种时候平台需要提供一个机制去定义哪些harts共享一个mcycle CSR.</p>
<p> 硬件性能监控器包含29个额外的64位事件计数器, mhpmcounter3-mhpmcounter31. 还存在一系列用于选择事件的 CSR寄存器, mhpmevent3-mhpmevent31, 他们都是MXLEN bit大小的WARL寄存器, 用于控制拿一些事件会导致计数器增长, 这些事件的内容由平台定义, 但是event 0 定义为 “没有事件”. 所有的计数器都要被实现, 但存在一种合法的实现, 就是将counter和对应的event select 设置为只读0</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139751.png" alt="image-20220715234229952"></p>
<p> 如果MXLEN&#x3D;32, 直接读寄存器会读取到0-31位的数据, 在对应的寄存器后面加个h即可读取32-63位的数据.</p>
<blockquote>
<p><strong>内存映射寄存器 - Machine Time Registers (mtime 及 mtimecmp)</strong></p>
<p>该寄存器记录的是现实生活中时间, 暴露为内存映射 M-mode 读写寄存器 mtime, mtime需要以固定的频率递进, 平台需要提供一个方法去定义一个mtime tick的周期, 如果mtime寄存器溢出,则会重置为0(原话:The mtime register will wrap around if the count overflows.)</p>
<p>mtime在RV32和RV64中都以64位的精度存在, 平台提供了一个64位大小的内存映射M-mode 时间对比寄存器(mtimecmp). 如果mtime的值大于mtimecmp, 则一个machine timer interrupt会挂起(寄存器的值被设定为无符号整型). 中断会一直存在知道mtimecmp大于mtime. 这个中断是否发生同时也要看mie CSR寄存器中的MTIE bit是否设置为1.</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139154.png" alt="image-20220716000544831"></p>
</blockquote>
<h3 id="Machine-Counter-Enable-Register-mcounteren"><a href="#Machine-Counter-Enable-Register-mcounteren" class="headerlink" title="Machine Counter-Enable Register (mcounteren)"></a>Machine Counter-Enable Register (mcounteren)</h3><p> 这个寄存器主要是保护上面说的HPM不被S-mode以及U-mode访问, 寄存器的结构如下:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139795.png" alt="image-20220715234554087"></p>
<p> 如果HPM对应的bit为1, 则代表mcycle, minstret…可以被S-mode, U-mode访问, 如果为0则代表不能被访问, 如果S-mode, U-mode访问了, 则会将引发非法指令异常</p>
<h3 id="Machine-Counter-Inhibit-CSR-mcountinhibit"><a href="#Machine-Counter-Inhibit-CSR-mcountinhibit" class="headerlink" title="Machine Counter-Inhibit CSR (mcountinhibit)"></a>Machine Counter-Inhibit CSR (mcountinhibit)</h3><p> 这个寄存器控制HPM的增长, 结构和mcounteren类似(注意TM位没有了):</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139692.png" alt="image-20220715234913533"></p>
<ul>
<li>如果对应的位为0, 则代表对应的计数器可以增长, 如果为1则代表对应的计数器不会增长, 这个寄存器不会影响HPM的可访问性.</li>
<li>mcycle CSR可以在多个hart间共享. 同理, CY字段也应该在这些hart之间共享.</li>
<li>如果未实现该寄存器, 则功能与全为0相同</li>
<li>如果不需要cycle和instret计数器时, 最好可以将他们关掉以减少能量消耗</li>
<li>由于时间计数器在多核是共享的, 因此它不能被此寄存器影响.</li>
</ul>
<h3 id="Machine-Scratch-Register-mscratch"><a href="#Machine-Scratch-Register-mscratch" class="headerlink" title="Machine Scratch Register (mscratch)"></a>Machine Scratch Register (mscratch)</h3><p>用于保存M-mode的hart本地上下文空间的指针, 在进入M-mode trap handler时与user寄存器交换</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139803.png" alt="image-20220714195753070"></p>
<h3 id="Machine-Exception-Program-Counter-mepc"><a href="#Machine-Exception-Program-Counter-mepc" class="headerlink" title="Machine Exception Program Counter (mepc)"></a>Machine Exception Program Counter (mepc)</h3><p>当进入M-mode trap handler时用于记录进入之前运行指令的虚拟地址</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139562.png" alt="image-20220714200053723"></p>
<h3 id="Machine-Cause-Register-mcause"><a href="#Machine-Cause-Register-mcause" class="headerlink" title="Machine Cause Register (mcause)"></a>Machine Cause Register (mcause)</h3><p>进入trap之前记录是因为什么引发的trap,如果是中断则会将最顶的那一位设为1</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140139110.png" alt="image-20220714200245298"></p>
<p>对应表格:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140140393.png" alt="image-20220714200620015"></p>
<p>如果指令触发多个异常,则优先级如下:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140140242.png" alt="image-20220714200701182"></p>
<h3 id="Machine-Trap-Value-Register-mtval"><a href="#Machine-Trap-Value-Register-mtval" class="headerlink" title="Machine Trap Value Register (mtval)"></a>Machine Trap Value Register (mtval)</h3><p>进入M-mode trap之前, mtval要么设为0, 要么写入一些辅助处理trap的异常信息.</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140140518.png" alt="image-20220714200741884"></p>
<p>如果在断点(breakpoint), 地址错位(address-misaligned), 访问错误(access-fault) 或者 执行获取(fetch), 加载(load), 存储(store) 指令触发的page-fault 时 mtval写入了一个非0值,则代表发生错误的虚拟地址</p>
<p>剩下的什么错误mtval写入对应值具体看<a target="_blank" rel="noopener" href="https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf">RISCV特权英文手册</a>的3.1.16.</p>
<h2 id="S-mode-CSR寄存器"><a href="#S-mode-CSR寄存器" class="headerlink" title="S-mode CSR寄存器"></a>S-mode CSR寄存器</h2><h3 id="Supervisor-Status-Register-sstatus"><a href="#Supervisor-Status-Register-sstatus" class="headerlink" title="Supervisor Status Register (sstatus)"></a>Supervisor Status Register (sstatus)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140140866.png" alt="image-20220714201648045"></p>
<p>没怎么细看,但乍一看感觉这里面的每个bit mstatus都有..就先不记录了吧</p>
<h3 id="Supervisor-Trap-Vector-Base-Address-Register-stvec"><a href="#Supervisor-Trap-Vector-Base-Address-Register-stvec" class="headerlink" title="Supervisor Trap Vector Base Address Register (stvec)"></a>Supervisor Trap Vector Base Address Register (stvec)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141271.png" alt="image-20220714201941271"></p>
<h3 id="Supervisor-Interrupt-Registers-sip-and-sie"><a href="#Supervisor-Interrupt-Registers-sip-and-sie" class="headerlink" title="Supervisor Interrupt Registers (sip and sie)"></a>Supervisor Interrupt Registers (sip and sie)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141254.png" alt="image-20220716000826835"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141694.png" alt="image-20220716001105713"></p>
<h3 id="Counter-Enable-Register-scounteren"><a href="#Counter-Enable-Register-scounteren" class="headerlink" title="Counter-Enable Register (scounteren)"></a>Counter-Enable Register (scounteren)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141826.png" alt="image-20220716000922781"></p>
<p> 与mcounteren类似,这个寄存器控制U-mode对HPM的访问控制, 如果为0, 则U-mode访问会触发非法指令异常,如果为1则不会.</p>
<h3 id="Supervisor-Scratch-Register-sscratch"><a href="#Supervisor-Scratch-Register-sscratch" class="headerlink" title="Supervisor Scratch Register (sscratch)"></a>Supervisor Scratch Register (sscratch)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141745.png" alt="image-20220714202013751"></p>
<h3 id="Supervisor-Exception-Program-Counter-sepc"><a href="#Supervisor-Exception-Program-Counter-sepc" class="headerlink" title="Supervisor Exception Program Counter (sepc)"></a>Supervisor Exception Program Counter (sepc)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141142.png" alt="image-20220714202142616"></p>
<h3 id="Supervisor-Cause-Register-scause"><a href="#Supervisor-Cause-Register-scause" class="headerlink" title="Supervisor Cause Register (scause)"></a>Supervisor Cause Register (scause)</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141100.png" alt="image-20220714202131444"></p>
<h3 id="Supervisor-Trap-Value-stval-Register"><a href="#Supervisor-Trap-Value-stval-Register" class="headerlink" title="Supervisor Trap Value (stval) Register"></a>Supervisor Trap Value (stval) Register</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141667.png" alt="image-20220714202124852"></p>
<h3 id="Supervisor-Address-Translation-and-Protection-satp-Register"><a href="#Supervisor-Address-Translation-and-Protection-satp-Register" class="headerlink" title="Supervisor Address Translation and Protection (satp) Register"></a>Supervisor Address Translation and Protection (satp) Register</h3><p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141119.png" alt="image-20220714202313742"></p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141388.png" alt="image-20220714202319803"></p>
<p>用于控制S-mode 地址翻译和保护, satp 中保存了根页表的PPN, ASID全称为 Address Space IDentifier, 目前知道的是可以用来唯一标识进程, 提供进程地址空间保护, MODE为地址转换的模式:</p>
<p><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211140141170.png" alt="image-20220714203101682"></p>
<h2 id="参考链接"><a href="#参考链接" class="headerlink" title="参考链接"></a>参考链接</h2><ol>
<li><a target="_blank" rel="noopener" href="https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf">RISCV特权英文手册</a></li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/Pandacooker/article/details/116423306">RISCV特权寄存器及指令</a></li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/lee_ham/article/details/103107135">TLB, PCID与ASID</a></li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://sdww0.github.io">sdww0</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://sdww0.github.io/2022/07/14/RISCV-CSR%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/">http://sdww0.github.io/2022/07/14/RISCV-CSR寄存器详解/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://sdww0.github.io" target="_blank">sdww0的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/RISCV/">RISCV</a><a class="post-meta__tags" href="/tags/%E5%AF%84%E5%AD%98%E5%99%A8/">寄存器</a></div><div class="post_share"><div class="social-share" data-image="https://images.wallpaperscraft.com/image/single/flight_balloon_sky_86980_1280x720.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/07/16/Rust-C-%E6%B1%87%E7%BC%96%E4%B9%8B%E9%97%B4%E7%9A%84%E8%B0%83%E7%94%A8/"><img class="prev-cover" src="https://images.wallpaperscraft.com/image/single/room_book_read_evening_92289_1280x720.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Rust-C-汇编之间的调用</div></div></a></div><div class="next-post pull-right"><a href="/2022/07/11/RISCV%E7%89%B9%E6%9D%83%E6%A8%A1%E5%BC%8F-%E4%B8%AD%E6%96%AD%E4%B8%8ECSR%E5%AF%84%E5%AD%98%E5%99%A8/"><img class="next-cover" src="https://images.wallpaperscraft.com/image/single/animals_tree_branch_129397_1280x720.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">RISCV特权模式,中断与CSR寄存器</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/07/11/RISCV%E7%89%B9%E6%9D%83%E6%A8%A1%E5%BC%8F-%E4%B8%AD%E6%96%AD%E4%B8%8ECSR%E5%AF%84%E5%AD%98%E5%99%A8/" title="RISCV特权模式,中断与CSR寄存器"><img class="cover" src="https://images.wallpaperscraft.com/image/single/animals_tree_branch_129397_1280x720.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-07-11</div><div class="title">RISCV特权模式,中断与CSR寄存器</div></div></a></div><div><a href="/2022/09/04/%E7%94%A8Rust%E6%94%B9%E5%86%99riscv-pk%E6%80%BB%E7%BB%93/" title="用Rust改写riscv-pk总结"><img class="cover" src="https://images.wallpaperscraft.com/image/single/dragon_classical_light_luster_surface_background_16050_1280x720.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-04</div><div class="title">用Rust改写riscv-pk总结</div></div></a></div><div><a href="/2022/08/18/x86-64-%E5%AF%84%E5%AD%98%E5%99%A8%E8%AF%A6%E8%A7%A3/" title="x86_64-寄存器详解"><img class="cover" src="https://images.wallpaperscraft.com/image/single/city_futurism_scifi_131831_1280x720.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-08-18</div><div class="title">x86_64-寄存器详解</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="http://typora-upload-picture.oss-cn-hangzhou.aliyuncs.com/img/202211141106503.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">sdww0</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">21</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">16</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/sdww0" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:1315953661@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8D%E8%AF%8D"><span class="toc-number">1.</span> <span class="toc-text">名词</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#CSR%E5%AF%84%E5%AD%98%E5%99%A8%E5%BF%AB%E9%80%9F%E4%B8%80%E8%A7%88-M-mode%E4%B8%8ES-mode"><span class="toc-number">2.</span> <span class="toc-text">CSR寄存器快速一览(M-mode与S-mode)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#M-mode-CSR%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">3.</span> <span class="toc-text">M-mode CSR寄存器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-ISA-Register-misa"><span class="toc-number">3.1.</span> <span class="toc-text">Machine ISA Register (misa)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Status-Registers-mstatus-and-mstatush"><span class="toc-number">3.2.</span> <span class="toc-text">Machine Status Registers (mstatus and mstatush)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Vector-Base-Address-Register-mtvec"><span class="toc-number">3.3.</span> <span class="toc-text">Machine Trap-Vector Base-Address Register (mtvec)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Delegation-Registers-medeleg-and-mideleg"><span class="toc-number">3.4.</span> <span class="toc-text">Machine Trap Delegation Registers (medeleg and mideleg)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Interrupt-Registers-mip-and-mie"><span class="toc-number">3.5.</span> <span class="toc-text">Machine Interrupt Registers (mip and mie)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Hardware-Performance-Monitor-HPM"><span class="toc-number">3.6.</span> <span class="toc-text">Hardware Performance Monitor (HPM)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Counter-Enable-Register-mcounteren"><span class="toc-number">3.7.</span> <span class="toc-text">Machine Counter-Enable Register (mcounteren)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Counter-Inhibit-CSR-mcountinhibit"><span class="toc-number">3.8.</span> <span class="toc-text">Machine Counter-Inhibit CSR (mcountinhibit)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Scratch-Register-mscratch"><span class="toc-number">3.9.</span> <span class="toc-text">Machine Scratch Register (mscratch)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Exception-Program-Counter-mepc"><span class="toc-number">3.10.</span> <span class="toc-text">Machine Exception Program Counter (mepc)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Cause-Register-mcause"><span class="toc-number">3.11.</span> <span class="toc-text">Machine Cause Register (mcause)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Value-Register-mtval"><span class="toc-number">3.12.</span> <span class="toc-text">Machine Trap Value Register (mtval)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#S-mode-CSR%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">4.</span> <span class="toc-text">S-mode CSR寄存器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Status-Register-sstatus"><span class="toc-number">4.1.</span> <span class="toc-text">Supervisor Status Register (sstatus)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Trap-Vector-Base-Address-Register-stvec"><span class="toc-number">4.2.</span> <span class="toc-text">Supervisor Trap Vector Base Address Register (stvec)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Interrupt-Registers-sip-and-sie"><span class="toc-number">4.3.</span> <span class="toc-text">Supervisor Interrupt Registers (sip and sie)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Counter-Enable-Register-scounteren"><span class="toc-number">4.4.</span> <span class="toc-text">Counter-Enable Register (scounteren)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Scratch-Register-sscratch"><span class="toc-number">4.5.</span> <span class="toc-text">Supervisor Scratch Register (sscratch)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Exception-Program-Counter-sepc"><span class="toc-number">4.6.</span> <span class="toc-text">Supervisor Exception Program Counter (sepc)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Cause-Register-scause"><span class="toc-number">4.7.</span> <span class="toc-text">Supervisor Cause Register (scause)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Trap-Value-stval-Register"><span class="toc-number">4.8.</span> <span class="toc-text">Supervisor Trap Value (stval) Register</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Supervisor-Address-Translation-and-Protection-satp-Register"><span class="toc-number">4.9.</span> <span class="toc-text">Supervisor Address Translation and Protection (satp) Register</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E9%93%BE%E6%8E%A5"><span class="toc-number">5.</span> <span class="toc-text">参考链接</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/09/17/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%89-%E5%85%B7%E4%BD%93%E8%AE%BE%E5%A4%87/" title="Virtio文档阅读笔记(三)具体设备"><img src="https://images.wallpaperscraft.com/image/single/city_night_panorama_117682_1280x720.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Virtio文档阅读笔记(三)具体设备"/></a><div class="content"><a class="title" href="/2022/09/17/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%89-%E5%85%B7%E4%BD%93%E8%AE%BE%E5%A4%87/" title="Virtio文档阅读笔记(三)具体设备">Virtio文档阅读笔记(三)具体设备</a><time datetime="2022-09-16T16:00:00.000Z" title="发表于 2022-09-17 00:00:00">2022-09-17</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/09/16/PCI+Express%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AF%BC%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%BA%8C-MSI%E5%8F%8AMSI-X/" title="PCI+Express体系结构导读笔记(二)-MSI及MSI-X"><img src="https://images.wallpaperscraft.com/image/single/japan_shirakawa_houses_mountains_trees_112963_1280x720.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="PCI+Express体系结构导读笔记(二)-MSI及MSI-X"/></a><div class="content"><a class="title" href="/2022/09/16/PCI+Express%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AF%BC%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%BA%8C-MSI%E5%8F%8AMSI-X/" title="PCI+Express体系结构导读笔记(二)-MSI及MSI-X">PCI+Express体系结构导读笔记(二)-MSI及MSI-X</a><time datetime="2022-09-15T16:00:00.000Z" title="发表于 2022-09-16 00:00:00">2022-09-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/09/14/PCI+Express%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AF%BC%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%80-%E5%9F%BA%E7%A1%80/" title="PCI+Express体系结构导读笔记(一)-基础介绍"><img src="https://images.wallpaperscraft.com/image/single/ruins_man_loneliness_124279_1280x720.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="PCI+Express体系结构导读笔记(一)-基础介绍"/></a><div class="content"><a class="title" href="/2022/09/14/PCI+Express%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AF%BC%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%80-%E5%9F%BA%E7%A1%80/" title="PCI+Express体系结构导读笔记(一)-基础介绍">PCI+Express体系结构导读笔记(一)-基础介绍</a><time datetime="2022-09-13T16:00:00.000Z" title="发表于 2022-09-14 00:00:00">2022-09-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/09/13/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%BA%8C-%E4%BC%A0%E8%BE%93%E5%BD%A2%E5%BC%8F/" title="Virtio文档阅读笔记(二)传输形式"><img src="https://images.wallpaperscraft.com/image/single/cat_picture_window_silhouette_70090_1280x720.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Virtio文档阅读笔记(二)传输形式"/></a><div class="content"><a class="title" href="/2022/09/13/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%BA%8C-%E4%BC%A0%E8%BE%93%E5%BD%A2%E5%BC%8F/" title="Virtio文档阅读笔记(二)传输形式">Virtio文档阅读笔记(二)传输形式</a><time datetime="2022-09-13T04:00:00.000Z" title="发表于 2022-09-13 12:00:00">2022-09-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/09/13/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%80-%E5%9F%BA%E7%A1%80/" title="Virtio文档阅读笔记(一)基础设备"><img src="https://images.wallpaperscraft.com/image/single/boat_sea_alone_121414_1280x720.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Virtio文档阅读笔记(一)基础设备"/></a><div class="content"><a class="title" href="/2022/09/13/virtio%E6%96%87%E6%A1%A3%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0-%E4%B8%80-%E5%9F%BA%E7%A1%80/" title="Virtio文档阅读笔记(一)基础设备">Virtio文档阅读笔记(一)基础设备</a><time datetime="2022-09-12T16:00:00.000Z" title="发表于 2022-09-13 00:00:00">2022-09-13</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 By sdww0</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '5RCHWwVxCZHeiCEhpDBFYAqJ-gzGzoHsz',
      appKey: 'AZzJhPWPkPRIA2zh2diY9zTR',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>