$date
	Sat Aug 02 12:24:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ama4_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#3
1!
1%
#13
0%
1$
#23
0!
1%
0$
1#
#33
1"
0%
1$
#43
