$date
	Tue Nov  7 21:55:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$scope module runway_pick $end
$var wire 1 ! E $end
$var wire 1 " clk $end
$var wire 2 # d [1:0] $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var integer 32 ( counta [31:0] $end
$var integer 32 ) countb [31:0] $end
$var reg 4 * signal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
b0 (
x'
x&
x%
x$
b0 #
0"
1!
$end
#1000
b1011 *
0'
1&
0%
b1 )
1$
b1 (
0!
1"
#2000
0"
#3000
1$
1&
b10 (
0%
0'
b10 )
1"
#4000
0"
#5000
0%
0'
b11 )
1$
1&
b11 (
1"
#6000
0"
#7000
1$
1&
b100 (
0%
0'
b100 )
1"
#8000
0"
#9000
0%
0'
b101 )
1$
1&
b101 (
1"
#10000
0"
#11000
1$
1&
b110 (
1%
1'
b110 )
1"
1!
#12000
b1101 *
1'
1&
0"
0!
#13000
1%
1'
b111 )
1$
1&
b111 (
1"
#14000
0"
#15000
1$
1&
b1000 (
1%
1'
b1000 )
1"
#16000
0"
#17000
1%
1'
b1001 )
1$
1&
b1001 (
1"
#18000
0"
#19000
0$
0&
b1010 (
1%
1'
b1010 )
1"
#20000
0"
#21000
1%
1'
b1011 )
0$
0&
b1011 (
1"
#22000
0"
1!
#23000
0$
b1100 (
1%
b1100 )
b1010 *
1'
0&
1"
0!
#24000
0"
#25000
1%
1'
b1101 )
0$
0&
b1101 (
1"
1!
#26000
b1010 *
1'
0&
0"
0!
#27000
0$
0&
b1110 (
1%
1'
b1110 )
1"
#28000
0"
1!
#29000
1%
b0 )
0$
b0 (
b1010 *
1'
0&
1"
0!
#30000
0"
#31000
1$
1&
b1 (
0%
0'
b1 )
1"
1!
#32000
b1011 *
0'
1&
0"
0!
#33000
0%
0'
b10 )
1$
1&
b10 (
1"
#34000
0"
#35000
1$
1&
b11 (
0%
0'
b11 )
1"
#36000
0"
#37000
0%
0'
b100 )
1$
1&
b100 (
1"
#38000
0"
#39000
1$
1&
b101 (
0%
0'
b101 )
1"
#40000
0"
#41000
1%
1'
b110 )
1$
1&
b110 (
1"
#42000
0"
#43000
1$
1&
b111 (
1%
1'
b111 )
1"
#44000
0"
#45000
1%
1'
b1000 )
1$
1&
b1000 (
1"
#46000
0"
#47000
1$
1&
b1001 (
1%
1'
b1001 )
1"
#48000
0"
#49000
1%
1'
b1010 )
0$
0&
b1010 (
1"
#50000
0"
#51000
0$
0&
b1011 (
1%
1'
b1011 )
1"
#52000
0"
#53000
1%
1'
b1100 )
0$
0&
b1100 (
1"
#54000
0"
#55000
0$
0&
b1101 (
1%
1'
b1101 )
1"
#56000
0"
#57000
1%
1'
b1110 )
0$
0&
b1110 (
1"
#58000
0"
#59000
0$
0&
b0 (
1%
1'
b0 )
1"
#60000
0"
