This project contains three inter-related software packages, located in three folders.

* Hardware modeling: the hardware modeling and SystemC generation package for a given loop region when it is mapped to hardware.
* Software modeling: the software modeling package for a given piece of code when it is run on an embeded CPU. 
* RIP:	Iterative ILP method for automated hardware/softare partitioning using the first two packages as building blocks.

The detailed description and instruction are included in each folder.

contact:
weizuo(at)illinois(dot)edu
dchen(at)illinois(dot)edu
