Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 15:07:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.186        0.000                      0                 1560        0.101        0.000                      0                 1560        3.750        0.000                       0                   648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.186        0.000                      0                 1560        0.101        0.000                      0                 1560        3.750        0.000                       0                   648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 1.688ns (17.655%)  route 7.873ns (82.345%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.507    11.194    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.623    12.940    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.124    13.064 r  U_Core/U_ControlUnit/q[22]_i_1/O
                         net (fo=2, routed)           1.006    14.070    U_Core/U_ControlUnit/D[20]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    14.194 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.519    14.713    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.899    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.688ns (17.960%)  route 7.710ns (82.040%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.692    10.553    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.677 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.472    12.150    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.274 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.300    12.573    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.124    12.697 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.896    13.593    U_Core/U_ControlUnit/D[21]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.717 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.833    14.550    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.509    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.826    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 1.884ns (20.087%)  route 7.495ns (79.913%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          1.307    11.994    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.116    12.110 r  U_Core/U_ControlUnit/q[31]_i_7/O
                         net (fo=1, routed)           0.545    12.654    U_Core/U_ControlUnit/q[31]_i_7_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.328    12.982 r  U_Core/U_ControlUnit/q[31]_i_1/O
                         net (fo=2, routed)           0.617    13.600    U_Core/U_ControlUnit/D[29]
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124    13.724 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.806    14.530    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X6Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.506    14.847    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.827    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 1.688ns (17.887%)  route 7.749ns (82.113%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.507    11.194    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.586    12.904    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.124    13.028 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.961    13.989    U_Core/U_ControlUnit/D[24]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.475    14.588    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y21          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.507    14.848    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.888    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 1.688ns (17.942%)  route 7.720ns (82.058%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.507    11.194    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.623    12.940    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.124    13.064 r  U_Core/U_ControlUnit/q[22]_i_1/O
                         net (fo=2, routed)           1.006    14.070    U_Core/U_ControlUnit/D[20]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    14.194 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.366    14.560    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC0
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.509    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.900    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.688ns (18.122%)  route 7.627ns (81.878%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          1.022    11.709    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_4
    SLICE_X9Y25          LUT5 (Prop_lut5_I3_O)        0.124    11.833 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[17]_i_2/O
                         net (fo=1, routed)           0.955    12.788    U_Core/U_ControlUnit/q_reg[17]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  U_Core/U_ControlUnit/q[17]_i_1/O
                         net (fo=2, routed)           0.941    13.853    U_Core/U_ControlUnit/D[15]
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.124    13.977 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.488    14.466    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X6Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.507    14.848    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.837    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.688ns (18.189%)  route 7.592ns (81.811%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.692    10.553    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.677 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.188    11.865    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.989 r  U_Core/U_ControlUnit/q[27]_i_5/O
                         net (fo=1, routed)           0.707    12.696    U_Core/U_ControlUnit/q[27]_i_5_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.820 r  U_Core/U_ControlUnit/q[27]_i_1/O
                         net (fo=2, routed)           0.620    13.440    U_Core/U_ControlUnit/D[25]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.124    13.564 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.868    14.432    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.846    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 1.688ns (18.060%)  route 7.659ns (81.940%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.507    11.194    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.451    12.768    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_Core/U_ControlUnit/q[18]_i_1/O
                         net (fo=2, routed)           0.941    13.834    U_Core/U_ControlUnit/D[16]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.958 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.540    14.498    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA0
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.913    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 1.688ns (18.269%)  route 7.552ns (81.731%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.702    10.563    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.507    11.194    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.473    12.791    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.915 r  U_Core/U_ControlUnit/q[19]_i_1/O
                         net (fo=2, routed)           0.875    13.790    U_Core/U_ControlUnit/D[17]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124    13.914 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.477    14.391    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.816    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 1.688ns (18.255%)  route 7.559ns (81.745%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=100, routed)         2.033     7.603    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.321     7.924 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.665     8.589    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.328     8.917 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.820     9.737    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.692    10.553    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.677 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.472    12.150    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.274 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.300    12.573    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.124    12.697 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.896    13.593    U_Core/U_ControlUnit/D[21]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.717 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.681    14.398    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y19          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.825    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.630%)  route 0.305ns (68.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.591     1.474    u_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  u_APB_Master/temp_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_APB_Master/temp_wdata_reg[1]/Q
                         net (fo=6, routed)           0.305     1.920    u_ram/mem_reg_0[1]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.819    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.372%)  route 0.267ns (67.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.591     1.474    u_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  u_APB_Master/temp_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  u_APB_Master/temp_wdata_reg[26]/Q
                         net (fo=6, routed)           0.267     1.870    u_ram/mem_reg_0[26]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.243     1.766    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.908%)  route 0.315ns (69.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.591     1.474    u_APB_Master/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  u_APB_Master/temp_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_APB_Master/temp_wdata_reg[7]/Q
                         net (fo=6, routed)           0.315     1.930    u_ram/mem_reg_0[7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.819    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.575%)  route 0.277ns (68.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.591     1.474    u_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  u_APB_Master/temp_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  u_APB_Master/temp_wdata_reg[24]/Q
                         net (fo=6, routed)           0.277     1.880    u_ram/mem_reg_0[24]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.242     1.765    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.217     1.805    u_ram/Q[7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.238%)  route 0.215ns (56.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  u_APB_Master/temp_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_APB_Master/temp_addr_reg[10]/Q
                         net (fo=1, routed)           0.215     1.826    u_ram/Q[8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.706    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  u_APB_Master/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.219     1.807    u_ram/Q[3]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.160%)  route 0.343ns (70.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.591     1.474    u_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  u_APB_Master/temp_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_APB_Master/temp_wdata_reg[17]/Q
                         net (fo=6, routed)           0.343     1.958    u_ram/mem_reg_0[17]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.819    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.565     1.448    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.087     1.676    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg2[12]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.721 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     1.721    u_FND_CTRL/u_APB_SlaveIntf_FND/p_0_in[12]
    SLICE_X8Y7           FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.835     1.962    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[12]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.120     1.581    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.593     1.476    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.087     1.704    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0[18]
    SLICE_X6Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.749 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     1.749    u_FND_CTRL/u_APB_SlaveIntf_FND/p_0_in[18]
    SLICE_X6Y6           FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.864     1.991    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[18]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120     1.609    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y20    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y18    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y18    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK



