#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun  9 17:28:40 2023
# Process ID: 1592
# Current directory: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2720 D:\AJC projets\TP4\TP4_LEDdriver_partie1_ok_v2\LEDdriver.xpr
# Log file: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/vivado.log
# Journal file: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.gen/sources_1', nor could it be found using path 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/LEDdriver.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.480 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Jun 10 21:28:33 2023] Launched synth_1...
Run output will be captured here: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'user_dio[1]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[2]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[3]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[4]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[5]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[6]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[7]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[8]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[9]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[10]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[11]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_dio[12]'. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.359 ; gain = 421.879
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Jun 10 21:31:52 2023] Launched synth_1...
Run output will be captured here: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jun 10 21:49:33 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jun 10 21:50:40 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2068.102 ; gain = 10.973
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3618.051 ; gain = 1549.949
set_property PROGRAM.FILE {D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/TP4/TP4_LEDdriver_partie1_ok_v2/LEDdriver.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3853.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3853.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3853.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 23:21:07 2023...
