<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ssb_driver_pci.h source code [linux-4.14.y/include/linux/ssb/ssb_driver_pci.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ssb_pcicore "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/ssb/ssb_driver_pci.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>ssb</a>/<a href='ssb_driver_pci.h.html'>ssb_driver_pci.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_SSB_PCICORE_H_">LINUX_SSB_PCICORE_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_SSB_PCICORE_H_" data-ref="_M/LINUX_SSB_PCICORE_H_">LINUX_SSB_PCICORE_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" id="pci_dev">pci_dev</a>;</td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/CONFIG_SSB_DRIVER_PCICORE">CONFIG_SSB_DRIVER_PCICORE</span></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/* PCI core registers. */</i></td></tr>
<tr><th id="13">13</th><td><u>#define SSB_PCICORE_CTL			0x0000	/* PCI Control */</u></td></tr>
<tr><th id="14">14</th><td><u>#define  SSB_PCICORE_CTL_RST_OE		0x00000001 /* PCI_RESET Output Enable */</u></td></tr>
<tr><th id="15">15</th><td><u>#define  SSB_PCICORE_CTL_RST		0x00000002 /* PCI_RESET driven out to pin */</u></td></tr>
<tr><th id="16">16</th><td><u>#define  SSB_PCICORE_CTL_CLK_OE		0x00000004 /* Clock gate Output Enable */</u></td></tr>
<tr><th id="17">17</th><td><u>#define  SSB_PCICORE_CTL_CLK		0x00000008 /* Gate for clock driven out to pin */</u></td></tr>
<tr><th id="18">18</th><td><u>#define SSB_PCICORE_ARBCTL		0x0010	/* PCI Arbiter Control */</u></td></tr>
<tr><th id="19">19</th><td><u>#define  SSB_PCICORE_ARBCTL_INTERN	0x00000001 /* Use internal arbiter */</u></td></tr>
<tr><th id="20">20</th><td><u>#define  SSB_PCICORE_ARBCTL_EXTERN	0x00000002 /* Use external arbiter */</u></td></tr>
<tr><th id="21">21</th><td><u>#define  SSB_PCICORE_ARBCTL_PARKID	0x00000006 /* Mask, selects which agent is parked on an idle bus */</u></td></tr>
<tr><th id="22">22</th><td><u>#define   SSB_PCICORE_ARBCTL_PARKID_LAST	0x00000000 /* Last requestor */</u></td></tr>
<tr><th id="23">23</th><td><u>#define   SSB_PCICORE_ARBCTL_PARKID_4710	0x00000002 /* 4710 */</u></td></tr>
<tr><th id="24">24</th><td><u>#define   SSB_PCICORE_ARBCTL_PARKID_EXT0	0x00000004 /* External requestor 0 */</u></td></tr>
<tr><th id="25">25</th><td><u>#define   SSB_PCICORE_ARBCTL_PARKID_EXT1	0x00000006 /* External requestor 1 */</u></td></tr>
<tr><th id="26">26</th><td><u>#define SSB_PCICORE_ISTAT		0x0020	/* Interrupt status */</u></td></tr>
<tr><th id="27">27</th><td><u>#define  SSB_PCICORE_ISTAT_INTA		0x00000001 /* PCI INTA# */</u></td></tr>
<tr><th id="28">28</th><td><u>#define  SSB_PCICORE_ISTAT_INTB		0x00000002 /* PCI INTB# */</u></td></tr>
<tr><th id="29">29</th><td><u>#define  SSB_PCICORE_ISTAT_SERR		0x00000004 /* PCI SERR# (write to clear) */</u></td></tr>
<tr><th id="30">30</th><td><u>#define  SSB_PCICORE_ISTAT_PERR		0x00000008 /* PCI PERR# (write to clear) */</u></td></tr>
<tr><th id="31">31</th><td><u>#define  SSB_PCICORE_ISTAT_PME		0x00000010 /* PCI PME# */</u></td></tr>
<tr><th id="32">32</th><td><u>#define SSB_PCICORE_IMASK		0x0024	/* Interrupt mask */</u></td></tr>
<tr><th id="33">33</th><td><u>#define  SSB_PCICORE_IMASK_INTA		0x00000001 /* PCI INTA# */</u></td></tr>
<tr><th id="34">34</th><td><u>#define  SSB_PCICORE_IMASK_INTB		0x00000002 /* PCI INTB# */</u></td></tr>
<tr><th id="35">35</th><td><u>#define  SSB_PCICORE_IMASK_SERR		0x00000004 /* PCI SERR# */</u></td></tr>
<tr><th id="36">36</th><td><u>#define  SSB_PCICORE_IMASK_PERR		0x00000008 /* PCI PERR# */</u></td></tr>
<tr><th id="37">37</th><td><u>#define  SSB_PCICORE_IMASK_PME		0x00000010 /* PCI PME# */</u></td></tr>
<tr><th id="38">38</th><td><u>#define SSB_PCICORE_MBOX		0x0028	/* Backplane to PCI Mailbox */</u></td></tr>
<tr><th id="39">39</th><td><u>#define  SSB_PCICORE_MBOX_F0_0		0x00000100 /* PCI function 0, INT 0 */</u></td></tr>
<tr><th id="40">40</th><td><u>#define  SSB_PCICORE_MBOX_F0_1		0x00000200 /* PCI function 0, INT 1 */</u></td></tr>
<tr><th id="41">41</th><td><u>#define  SSB_PCICORE_MBOX_F1_0		0x00000400 /* PCI function 1, INT 0 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define  SSB_PCICORE_MBOX_F1_1		0x00000800 /* PCI function 1, INT 1 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  SSB_PCICORE_MBOX_F2_0		0x00001000 /* PCI function 2, INT 0 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define  SSB_PCICORE_MBOX_F2_1		0x00002000 /* PCI function 2, INT 1 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define  SSB_PCICORE_MBOX_F3_0		0x00004000 /* PCI function 3, INT 0 */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  SSB_PCICORE_MBOX_F3_1		0x00008000 /* PCI function 3, INT 1 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define SSB_PCICORE_BCAST_ADDR		0x0050	/* Backplane Broadcast Address */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  SSB_PCICORE_BCAST_ADDR_MASK	0x000000FF</u></td></tr>
<tr><th id="49">49</th><td><u>#define SSB_PCICORE_BCAST_DATA		0x0054	/* Backplane Broadcast Data */</u></td></tr>
<tr><th id="50">50</th><td><u>#define SSB_PCICORE_GPIO_IN		0x0060	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="51">51</th><td><u>#define SSB_PCICORE_GPIO_OUT		0x0064	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="52">52</th><td><u>#define SSB_PCICORE_GPIO_ENABLE		0x0068	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="53">53</th><td><u>#define SSB_PCICORE_GPIO_CTL		0x006C	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="54">54</th><td><u>#define SSB_PCICORE_SBTOPCI0		0x0100	/* Backplane to PCI translation 0 (sbtopci0) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define  SSB_PCICORE_SBTOPCI0_MASK	0xFC000000</u></td></tr>
<tr><th id="56">56</th><td><u>#define SSB_PCICORE_SBTOPCI1		0x0104	/* Backplane to PCI translation 1 (sbtopci1) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define  SSB_PCICORE_SBTOPCI1_MASK	0xFC000000</u></td></tr>
<tr><th id="58">58</th><td><u>#define SSB_PCICORE_SBTOPCI2		0x0108	/* Backplane to PCI translation 2 (sbtopci2) */</u></td></tr>
<tr><th id="59">59</th><td><u>#define  SSB_PCICORE_SBTOPCI2_MASK	0xC0000000</u></td></tr>
<tr><th id="60">60</th><td><u>#define SSB_PCICORE_PCICFG0		0x0400	/* PCI config space 0 (rev &gt;= 8) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define SSB_PCICORE_PCICFG1		0x0500	/* PCI config space 1 (rev &gt;= 8) */</u></td></tr>
<tr><th id="62">62</th><td><u>#define SSB_PCICORE_PCICFG2		0x0600	/* PCI config space 2 (rev &gt;= 8) */</u></td></tr>
<tr><th id="63">63</th><td><u>#define SSB_PCICORE_PCICFG3		0x0700	/* PCI config space 3 (rev &gt;= 8) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define SSB_PCICORE_SPROM(wordoffset)	(0x0800 + ((wordoffset) * 2)) /* SPROM shadow area (72 bytes) */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* SBtoPCIx */</i></td></tr>
<tr><th id="67">67</th><td><u>#define SSB_PCICORE_SBTOPCI_MEM		0x00000000</u></td></tr>
<tr><th id="68">68</th><td><u>#define SSB_PCICORE_SBTOPCI_IO		0x00000001</u></td></tr>
<tr><th id="69">69</th><td><u>#define SSB_PCICORE_SBTOPCI_CFG0	0x00000002</u></td></tr>
<tr><th id="70">70</th><td><u>#define SSB_PCICORE_SBTOPCI_CFG1	0x00000003</u></td></tr>
<tr><th id="71">71</th><td><u>#define SSB_PCICORE_SBTOPCI_PREF	0x00000004 /* Prefetch enable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define SSB_PCICORE_SBTOPCI_BURST	0x00000008 /* Burst enable */</u></td></tr>
<tr><th id="73">73</th><td><u>#define SSB_PCICORE_SBTOPCI_MRM		0x00000020 /* Memory Read Multiple */</u></td></tr>
<tr><th id="74">74</th><td><u>#define SSB_PCICORE_SBTOPCI_RC		0x00000030 /* Read Command mask (rev &gt;= 11) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define  SSB_PCICORE_SBTOPCI_RC_READ	0x00000000 /* Memory read */</u></td></tr>
<tr><th id="76">76</th><td><u>#define  SSB_PCICORE_SBTOPCI_RC_READL	0x00000010 /* Memory read line */</u></td></tr>
<tr><th id="77">77</th><td><u>#define  SSB_PCICORE_SBTOPCI_RC_READM	0x00000020 /* Memory read multiple */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* PCIcore specific boardflags */</i></td></tr>
<tr><th id="81">81</th><td><u>#define SSB_PCICORE_BFL_NOPCI		0x00000400 /* Board leaves PCI floating */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>struct</b> ssb_pcicore {</td></tr>
<tr><th id="85">85</th><td>	<b>struct</b> ssb_device *dev;</td></tr>
<tr><th id="86">86</th><td>	u8 setup_done:<var>1</var>;</td></tr>
<tr><th id="87">87</th><td>	u8 hostmode:<var>1</var>;</td></tr>
<tr><th id="88">88</th><td>	u8 cardbusmode:<var>1</var>;</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>extern</b> <em>void</em> ssb_pcicore_init(<b>struct</b> ssb_pcicore *pc);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* Enable IRQ routing for a specific device */</i></td></tr>
<tr><th id="94">94</th><td><b>extern</b> <em>int</em> ssb_pcicore_dev_irqvecs_enable(<b>struct</b> ssb_pcicore *pc,</td></tr>
<tr><th id="95">95</th><td>					  <b>struct</b> ssb_device *dev);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>int</em> ssb_pcicore_plat_dev_init(<b>struct</b> pci_dev *d);</td></tr>
<tr><th id="98">98</th><td><em>int</em> ssb_pcicore_pcibios_map_irq(<em>const</em> <b>struct</b> pci_dev *dev, u8 slot, u8 pin);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#<span data-ppcond="10">else</span> /* CONFIG_SSB_DRIVER_PCICORE */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>struct</b> <dfn class="type def" id="ssb_pcicore" title='ssb_pcicore' data-ref="ssb_pcicore">ssb_pcicore</dfn> {</td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a></td></tr>
<tr><th id="108">108</th><td><em>void</em> <dfn class="decl def fn" id="ssb_pcicore_init" title='ssb_pcicore_init' data-ref="ssb_pcicore_init">ssb_pcicore_init</dfn>(<b>struct</b> <a class="type" href="#ssb_pcicore" title='ssb_pcicore' data-ref="ssb_pcicore">ssb_pcicore</a> *<dfn class="local col6 decl" id="226pc" title='pc' data-type='struct ssb_pcicore *' data-ref="226pc">pc</dfn>)</td></tr>
<tr><th id="109">109</th><td>{</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a></td></tr>
<tr><th id="113">113</th><td><em>int</em> <dfn class="decl def fn" id="ssb_pcicore_dev_irqvecs_enable" title='ssb_pcicore_dev_irqvecs_enable' data-ref="ssb_pcicore_dev_irqvecs_enable">ssb_pcicore_dev_irqvecs_enable</dfn>(<b>struct</b> <a class="type" href="#ssb_pcicore" title='ssb_pcicore' data-ref="ssb_pcicore">ssb_pcicore</a> *<dfn class="local col7 decl" id="227pc" title='pc' data-type='struct ssb_pcicore *' data-ref="227pc">pc</dfn>,</td></tr>
<tr><th id="114">114</th><td>				   <b>struct</b> <a class="type" href="ssb.h.html#ssb_device" title='ssb_device' data-ref="ssb_device">ssb_device</a> *<dfn class="local col8 decl" id="228dev" title='dev' data-type='struct ssb_device *' data-ref="228dev">dev</dfn>)</td></tr>
<tr><th id="115">115</th><td>{</td></tr>
<tr><th id="116">116</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a></td></tr>
<tr><th id="120">120</th><td><em>int</em> <dfn class="decl def fn" id="ssb_pcicore_plat_dev_init" title='ssb_pcicore_plat_dev_init' data-ref="ssb_pcicore_plat_dev_init">ssb_pcicore_plat_dev_init</dfn>(<b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col9 decl" id="229d" title='d' data-type='struct pci_dev *' data-ref="229d">d</dfn>)</td></tr>
<tr><th id="121">121</th><td>{</td></tr>
<tr><th id="122">122</th><td>	<b>return</b> -<a class="macro" href="../../uapi/asm-generic/errno-base.h.html#23" title="19" data-ref="_M/ENODEV">ENODEV</a>;</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a></td></tr>
<tr><th id="125">125</th><td><em>int</em> <dfn class="decl def fn" id="ssb_pcicore_pcibios_map_irq" title='ssb_pcicore_pcibios_map_irq' data-ref="ssb_pcicore_pcibios_map_irq">ssb_pcicore_pcibios_map_irq</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col0 decl" id="230dev" title='dev' data-type='const struct pci_dev *' data-ref="230dev">dev</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col1 decl" id="231slot" title='slot' data-type='u8' data-ref="231slot">slot</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col2 decl" id="232pin" title='pin' data-type='u8' data-ref="232pin">pin</dfn>)</td></tr>
<tr><th id="126">126</th><td>{</td></tr>
<tr><th id="127">127</th><td>	<b>return</b> -<a class="macro" href="../../uapi/asm-generic/errno-base.h.html#23" title="19" data-ref="_M/ENODEV">ENODEV</a>;</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="10">endif</span> /* CONFIG_SSB_DRIVER_PCICORE */</u></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_SSB_PCICORE_H_ */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
