#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.reset[0] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.reset[0] (matmul_16x16_systolic)                       4.584     4.584
data arrival time                                                                                                                                                                                   4.584

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.060    -0.018
data required time                                                                                                                                                                                 -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.018
data arrival time                                                                                                                                                                                  -4.584
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -4.601


#Path 2
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.reset[0] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.reset[0] (matmul_16x16_systolic)                       4.072     4.072
data arrival time                                                                                                                                                                                   4.072

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.060    -0.018
data required time                                                                                                                                                                                 -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.018
data arrival time                                                                                                                                                                                  -4.072
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -4.089


#Path 3
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n5924.in[2] (.names)                                                                     3.593     3.593
n5924.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~22_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~22_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 4
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5994.in[0] (.names)                                                           3.593     3.593
n5994.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~26_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 5
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n5964.in[2] (.names)                                                                     3.593     3.593
n5964.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~24_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 6
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n5984.in[2] (.names)                                                                     3.593     3.593
n5984.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~25_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~25_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 7
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n6004.in[2] (.names)                                                                     3.593     3.593
n6004.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~26_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~26_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 8
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n6024.in[2] (.names)                                                                     3.593     3.593
n6024.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~27_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~27_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 9
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n6044.in[2] (.names)                                                                     3.593     3.593
n6044.out[0] (.names)                                                                    0.235     3.828
matrix_multiplication^data_from_out_mat~28_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                                  3.828

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~28_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.828
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.852


#Path 10
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5914.in[0] (.names)                                                           3.593     3.593
n5914.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~22_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 11
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5954.in[0] (.names)                                                           3.593     3.593
n5954.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 12
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5974.in[0] (.names)                                                           3.593     3.593
n5974.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~25_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~25_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 13
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6014.in[0] (.names)                                                           3.593     3.593
n6014.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~27_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~27_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 14
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6034.in[0] (.names)                                                           3.593     3.593
n6034.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~28_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~28_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 15
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6054.in[0] (.names)                                                           3.593     3.593
n6054.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_0~29_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~29_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 16
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5919.in[2] (.names)                                                           3.593     3.593
n5919.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~22_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~22_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 17
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5959.in[2] (.names)                                                           3.593     3.593
n5959.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 18
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5979.in[2] (.names)                                                           3.593     3.593
n5979.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~25_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~25_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 19
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n5999.in[2] (.names)                                                           3.593     3.593
n5999.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~26_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~26_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 20
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6019.in[2] (.names)                                                           3.593     3.593
n6019.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~27_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 21
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6039.in[2] (.names)                                                           3.593     3.593
n6039.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~28_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~28_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 22
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n6059.in[2] (.names)                                                           3.593     3.593
n6059.out[0] (.names)                                                          0.235     3.828
matrix_multiplication^c_reg_1~29_FF_NODE.D[0] (.latch)                         0.000     3.828
data arrival time                                                                        3.828

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~29_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.828
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.852


#Path 23
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 24
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 25
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 26
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 27
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 28
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 29
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 30
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 31
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 32
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 33
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 34
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 35
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 36
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 37
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 38
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 39
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~103.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 40
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 41
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 42
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 43
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 44
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 45
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 46
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~83.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 47
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 48
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 49
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 50
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 51
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 52
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 53
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 54
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 55
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 56
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 57
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 58
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 59
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 60
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 61
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 62
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 63
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 64
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 65
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 66
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 67
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 68
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 69
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 70
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 71
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 72
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 73
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 74
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 75
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 76
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 77
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 78
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 79
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                        3.381

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.848


#Path 80
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                         3.381

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.381
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.848


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram)                        3.381     3.381
data arrival time                                                                                                                       3.381

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -3.381
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.848


#Path 87
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       3.174     3.174
data arrival time                                                                                                                         3.174

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.174
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.641


#Path 88
Startpoint: matrix_multiplication^data_pi~142.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~142.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~142.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~142.data[0] (single_port_ram)                       3.158     3.158
data arrival time                                                                                                                          3.158

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~142.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.158
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.625


#Path 89
Startpoint: matrix_multiplication^data_pi~148.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~148.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram)                       3.130     3.130
data arrival time                                                                                                                          3.130

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~148.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.130
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.597


#Path 90
Startpoint: matrix_multiplication^data_pi~197.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~197.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~197.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~197.data[0] (single_port_ram)                       3.087     3.087
data arrival time                                                                                                                          3.087

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~197.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.087
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.553


#Path 91
Startpoint: matrix_multiplication^data_pi~148.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~148.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram)                       3.064     3.064
data arrival time                                                                                                                          3.064

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~148.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.064
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.530


#Path 92
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0208.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0208.in[0] (.names)                                                 3.250     3.250
li0208.out[0] (.names)                                                0.235     3.485
lo0208.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0208.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 93
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1037.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1037.in[0] (.names)                                                 3.250     3.250
li1037.out[0] (.names)                                                0.235     3.485
lo1037.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1037.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 94
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0172.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0172.in[0] (.names)                                                 3.250     3.250
li0172.out[0] (.names)                                                0.235     3.485
lo0172.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0172.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0204.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0204.in[0] (.names)                                                 3.250     3.250
li0204.out[0] (.names)                                                0.235     3.485
lo0204.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0204.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0200.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0200.in[0] (.names)                                                 3.250     3.250
li0200.out[0] (.names)                                                0.235     3.485
lo0200.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0200.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0196.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0196.in[0] (.names)                                                 3.250     3.250
li0196.out[0] (.names)                                                0.235     3.485
lo0196.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0196.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0192.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0192.in[0] (.names)                                                 3.250     3.250
li0192.out[0] (.names)                                                0.235     3.485
lo0192.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0192.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0188.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0188.in[0] (.names)                                                 3.250     3.250
li0188.out[0] (.names)                                                0.235     3.485
lo0188.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0188.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0184.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0184.in[0] (.names)                                                 3.250     3.250
li0184.out[0] (.names)                                                0.235     3.485
lo0184.D[0] (.latch)                                                  0.000     3.485
data arrival time                                                               3.485

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0184.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.485
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.508


#End of timing report
