{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696265607248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696265607248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 10:53:27 2023 " "Processing started: Mon Oct  2 10:53:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696265607248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696265607248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696265607248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696265607591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696265607591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696265616350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696265616350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696265616351 ""} { "Info" "ISGN_ENTITY_NAME" "2 videoGen " "Found entity 2: videoGen" {  } { { "vga.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696265616351 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga " "Found entity 3: vga" {  } { { "vga.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696265616351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696265616351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FSM.sv(37) " "Verilog HDL Expression warning at FSM.sv(37): truncated literal to match 2 bits" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/FSM.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1696265616353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FSM.sv(40) " "Verilog HDL Expression warning at FSM.sv(40): truncated literal to match 2 bits" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/FSM.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1696265616353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FSM.sv(43) " "Verilog HDL Expression warning at FSM.sv(43): truncated literal to match 2 bits" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/FSM.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1696265616353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FSM.sv(46) " "Verilog HDL Expression warning at FSM.sv(46): truncated literal to match 2 bits" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/FSM.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1696265616353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696265616353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696265616353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696265616381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:divider\"" {  } { { "vga.sv" "divider" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696265616397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696265616402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(27) " "Verilog HDL assignment warning at vga.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696265616403 "|vga|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(30) " "Verilog HDL assignment warning at vga.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696265616403 "|vga|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "D:/Quartus_Taller/Lab4/Lab4_git/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696265616411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696265616516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 10:53:36 2023 " "Processing ended: Mon Oct  2 10:53:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696265616516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696265616516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696265616516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696265616516 ""}
