

================================================================
== Vivado HLS Report for 'softmax_process_1132'
================================================================
* Date:           Fri Jan 13 09:13:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.162|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   18|  32778|   18|  32778|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   15|  32775|         9|          1|          1| 8 ~ 32768 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%tmp_V_45 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_c_V_V)" [src/modules.hpp:1763]   --->   Operation 13 'read' 'tmp_V_45' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_r_V_V)" [src/modules.hpp:1764]   --->   Operation 14 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_r_V_V, i32 %tmp_V)" [src/modules.hpp:1765]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_c_V_V, i32 %tmp_V_45)" [src/modules.hpp:1766]   --->   Operation 16 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V to i64" [src/modules.hpp:1764]   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_45 to i64" [src/modules.hpp:1763]   --->   Operation 24 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [src/modules.hpp:1763]   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:1778]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %arrayctor.loop1.preheader ], [ %add_ln1778, %hls_label_42 ]" [src/modules.hpp:1778]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln1778 = icmp eq i64 %indvar_flatten, %bound" [src/modules.hpp:1778]   --->   Operation 28 'icmp' 'icmp_ln1778' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.08ns)   --->   "%add_ln1778 = add i64 %indvar_flatten, 1" [src/modules.hpp:1778]   --->   Operation 29 'add' 'add_ln1778' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1778, label %1, label %hls_label_42" [src/modules.hpp:1778]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 31 [1/1] (1.83ns)   --->   "%tmp_V_48 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [src/modules.hpp:1784]   --->   Operation 31 'read' 'tmp_V_48' <Predicate = (!icmp_ln1778)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tmp_V_48 to i32" [src/modules.hpp:1790]   --->   Operation 32 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln887 = icmp slt i32 %trunc_ln647, -14700" [src/modules.hpp:1792]   --->   Operation 33 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln1778)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V_48, i32 32, i32 63)" [src/modules.hpp:1790]   --->   Operation 34 'partselect' 'p_Result_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln887_1 = icmp slt i32 %p_Result_1, -14700" [src/modules.hpp:1792]   --->   Operation 35 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln1778)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.85>
ST_5 : Operation 36 [1/1] (0.44ns)   --->   "%select_ln1792 = select i1 %icmp_ln887, i32 -14700, i32 %trunc_ln647" [src/modules.hpp:1792]   --->   Operation 36 'select' 'select_ln1792' <Predicate = (!icmp_ln1778)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i32 %select_ln1792 to i65" [src/modules.hpp:1798]   --->   Operation 37 'sext' 'sext_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.41ns)   --->   "%mul_ln1371 = mul i65 4487802563, %sext_ln1371" [src/modules.hpp:1798]   --->   Operation 38 'mul' 'mul_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln1792, i32 31)" [src/modules.hpp:1798]   --->   Operation 39 'bitselect' 'tmp_5' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln1792_1 = select i1 %icmp_ln887_1, i32 -14700, i32 %p_Result_1" [src/modules.hpp:1792]   --->   Operation 40 'select' 'select_ln1792_1' <Predicate = (!icmp_ln1778)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1371_3 = sext i32 %select_ln1792_1 to i65" [src/modules.hpp:1798]   --->   Operation 41 'sext' 'sext_ln1371_3' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (3.41ns)   --->   "%mul_ln1371_1 = mul i65 4487802563, %sext_ln1371_3" [src/modules.hpp:1798]   --->   Operation 42 'mul' 'mul_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln1792_1, i32 31)" [src/modules.hpp:1798]   --->   Operation 43 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 44 [1/1] (1.09ns)   --->   "%sub_ln1371 = sub i65 0, %mul_ln1371" [src/modules.hpp:1798]   --->   Operation 44 'sub' 'sub_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %sub_ln1371, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 45 'partselect' 'tmp_6' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i24 %tmp_6 to i32" [src/modules.hpp:1798]   --->   Operation 46 'sext' 'sext_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%tmp = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul_ln1371, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%sext_ln1371_2 = sext i24 %tmp to i32" [src/modules.hpp:1798]   --->   Operation 48 'sext' 'sext_ln1371_2' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%select_ln1371 = select i1 %tmp_5, i32 %sext_ln1371_1, i32 %sext_ln1371_2" [src/modules.hpp:1798]   --->   Operation 49 'select' 'select_ln1371' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln1371_1 = sub i32 0, %select_ln1371" [src/modules.hpp:1798]   --->   Operation 50 'sub' 'sub_ln1371_1' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.32ns)   --->   "%select_ln1371_1 = select i1 %tmp_5, i32 %sext_ln1371_1, i32 %sub_ln1371_1" [src/modules.hpp:1798]   --->   Operation 51 'select' 'select_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %select_ln1371_1 to i24" [src/modules.hpp:1799]   --->   Operation 52 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.09ns)   --->   "%sub_ln1371_2 = sub i65 0, %mul_ln1371_1" [src/modules.hpp:1798]   --->   Operation 53 'sub' 'sub_ln1371_2' <Predicate = (!icmp_ln1778)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_12 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %sub_ln1371_2, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 54 'partselect' 'tmp_12' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1371_4 = sext i24 %tmp_12 to i32" [src/modules.hpp:1798]   --->   Operation 55 'sext' 'sext_ln1371_4' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul_ln1371_1, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 56 'partselect' 'tmp_13' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%sext_ln1371_5 = sext i24 %tmp_13 to i32" [src/modules.hpp:1798]   --->   Operation 57 'sext' 'sext_ln1371_5' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%select_ln1371_2 = select i1 %tmp_9, i32 %sext_ln1371_4, i32 %sext_ln1371_5" [src/modules.hpp:1798]   --->   Operation 58 'select' 'select_ln1371_2' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln1371_3 = sub i32 0, %select_ln1371_2" [src/modules.hpp:1798]   --->   Operation 59 'sub' 'sub_ln1371_3' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.32ns)   --->   "%select_ln1371_3 = select i1 %tmp_9, i32 %sext_ln1371_4, i32 %sub_ln1371_3" [src/modules.hpp:1798]   --->   Operation 60 'select' 'select_ln1371_3' <Predicate = (!icmp_ln1778)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %select_ln1371_3 to i24" [src/modules.hpp:1799]   --->   Operation 61 'trunc' 'trunc_ln68_2' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 62 [1/1] (3.14ns)   --->   "%mul_ln68 = mul i32 490, %select_ln1371_1" [src/modules.hpp:1799]   --->   Operation 62 'mul' 'mul_ln68' <Predicate = (!icmp_ln1778)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.01ns)   --->   "%add_ln68 = add i32 %mul_ln68, %select_ln1792" [src/modules.hpp:1799]   --->   Operation 63 'add' 'add_ln68' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (3.14ns)   --->   "%mul_ln68_1 = mul i32 490, %select_ln1371_3" [src/modules.hpp:1799]   --->   Operation 64 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln1778)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln68_1 = add i32 %mul_ln68_1, %select_ln1792_1" [src/modules.hpp:1799]   --->   Operation 65 'add' 'add_ln68_1' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.01>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %add_ln68 to i33" [src/modules.hpp:1801]   --->   Operation 66 'sext' 'sext_ln215' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln1353 = add nsw i33 1912, %sext_ln215" [src/modules.hpp:1801]   --->   Operation 67 'add' 'add_ln1353' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i32 %add_ln68_1 to i33" [src/modules.hpp:1801]   --->   Operation 68 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.01ns)   --->   "%add_ln1353_2 = add nsw i33 1912, %sext_ln215_2" [src/modules.hpp:1801]   --->   Operation 69 'add' 'add_ln1353_2' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.41>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i33 %add_ln1353 to i64" [src/modules.hpp:1801]   --->   Operation 70 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i32 %add_ln68 to i64" [src/modules.hpp:1801]   --->   Operation 71 'sext' 'sext_ln1352' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (3.41ns)   --->   "%mul_ln1352 = mul i64 %sext_ln1352, %sext_ln215_1" [src/modules.hpp:1801]   --->   Operation 72 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i33 %add_ln1353_2 to i64" [src/modules.hpp:1801]   --->   Operation 73 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i32 %add_ln68_1 to i64" [src/modules.hpp:1801]   --->   Operation 74 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.41ns)   --->   "%mul_ln1352_1 = mul i64 %sext_ln1352_1, %sext_ln215_3" [src/modules.hpp:1801]   --->   Operation 75 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.03>
ST_10 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln1353_1 = add i64 1393919, %mul_ln1352" [src/modules.hpp:1801]   --->   Operation 76 'add' 'add_ln1353_1' <Predicate = (!icmp_ln1778)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.93ns)   --->   "%sub_ln461 = sub i24 30, %trunc_ln68" [src/modules.hpp:1801]   --->   Operation 77 'sub' 'sub_ln461' <Predicate = (!icmp_ln1778)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln790 = zext i24 %sub_ln461 to i64" [src/modules.hpp:1801]   --->   Operation 78 'zext' 'zext_ln790' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (1.53ns)   --->   "%shl_ln790 = shl i64 %add_ln1353_1, %zext_ln790" [src/modules.hpp:1801]   --->   Operation 79 'shl' 'shl_ln790' <Predicate = (!icmp_ln1778)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln887 = trunc i64 %shl_ln790 to i63" [src/modules.hpp:1803]   --->   Operation 80 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %shl_ln790, i32 63)" [src/modules.hpp:1803]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln1803 = select i1 %tmp_8, i63 0, i63 %trunc_ln887" [src/modules.hpp:1803]   --->   Operation 82 'select' 'select_ln1803' <Predicate = (!icmp_ln1778)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln1353_3 = add i64 1393919, %mul_ln1352_1" [src/modules.hpp:1801]   --->   Operation 83 'add' 'add_ln1353_3' <Predicate = (!icmp_ln1778)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.93ns)   --->   "%sub_ln461_1 = sub i24 30, %trunc_ln68_2" [src/modules.hpp:1801]   --->   Operation 84 'sub' 'sub_ln461_1' <Predicate = (!icmp_ln1778)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln790_1 = zext i24 %sub_ln461_1 to i64" [src/modules.hpp:1801]   --->   Operation 85 'zext' 'zext_ln790_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.53ns)   --->   "%shl_ln790_1 = shl i64 %add_ln1353_3, %zext_ln790_1" [src/modules.hpp:1801]   --->   Operation 86 'shl' 'shl_ln790_1' <Predicate = (!icmp_ln1778)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln887_1 = trunc i64 %shl_ln790_1 to i63" [src/modules.hpp:1803]   --->   Operation 87 'trunc' 'trunc_ln887_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %shl_ln790_1, i32 63)" [src/modules.hpp:1803]   --->   Operation 88 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.41ns)   --->   "%select_ln1803_1 = select i1 %tmp_14, i63 0, i63 %trunc_ln887_1" [src/modules.hpp:1803]   --->   Operation 89 'select' 'select_ln1803_1' <Predicate = (!icmp_ln1778)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32768, i64 0)"   --->   Operation 90 'speclooptripcount' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [src/modules.hpp:1780]   --->   Operation 91 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1782]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1803 = zext i63 %select_ln1803 to i64" [src/modules.hpp:1803]   --->   Operation 93 'zext' 'zext_ln1803' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = call i127 @_ssdm_op_BitConcatenate.i127.i63.i64(i63 %select_ln1803_1, i64 %zext_ln1803)" [src/modules.hpp:1809]   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_47 = zext i127 %tmp_1 to i128" [src/modules.hpp:1809]   --->   Operation 95 'zext' 'tmp_V_47' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_47)" [src/modules.hpp:1812]   --->   Operation 96 'write' <Predicate = (!icmp_ln1778)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_7)" [src/modules.hpp:1813]   --->   Operation 97 'specregionend' 'empty' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:1780]   --->   Operation 98 'br' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:1815]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_iter_c_V_V' (src/modules.hpp:1763) [13]  (1.84 ns)
	fifo write on port 'out_iter_c_V_V' (src/modules.hpp:1766) [16]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound', src/modules.hpp:1763) [19]  (3.42 ns)

 <State 3>: 1.13ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/modules.hpp:1778) with incoming values : ('add_ln1778', src/modules.hpp:1778) [22]  (0 ns)
	'icmp' operation ('icmp_ln1778', src/modules.hpp:1778) [23]  (1.13 ns)

 <State 4>: 2.83ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (src/modules.hpp:1784) [30]  (1.84 ns)
	'icmp' operation ('icmp_ln887', src/modules.hpp:1792) [32]  (0.991 ns)

 <State 5>: 3.86ns
The critical path consists of the following:
	'select' operation ('select_ln1792', src/modules.hpp:1792) [33]  (0.449 ns)
	'mul' operation ('mul_ln1371', src/modules.hpp:1798) [35]  (3.41 ns)

 <State 6>: 2.35ns
The critical path consists of the following:
	'sub' operation ('sub_ln1371', src/modules.hpp:1798) [36]  (1.09 ns)
	'select' operation ('select_ln1371', src/modules.hpp:1798) [42]  (0 ns)
	'sub' operation ('sub_ln1371_1', src/modules.hpp:1798) [43]  (0.934 ns)
	'select' operation ('select_ln1371_1', src/modules.hpp:1798) [44]  (0.323 ns)

 <State 7>: 4.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln68', src/modules.hpp:1799) [46]  (3.15 ns)
	'add' operation ('add_ln68', src/modules.hpp:1799) [47]  (1.02 ns)

 <State 8>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln1353', src/modules.hpp:1801) [49]  (1.02 ns)

 <State 9>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln1352', src/modules.hpp:1801) [52]  (3.42 ns)

 <State 10>: 3.04ns
The critical path consists of the following:
	'add' operation ('add_ln1353_1', src/modules.hpp:1801) [53]  (1.08 ns)
	'shl' operation ('shl_ln790', src/modules.hpp:1801) [56]  (1.54 ns)
	'select' operation ('select_ln1803', src/modules.hpp:1803) [59]  (0.417 ns)

 <State 11>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (src/modules.hpp:1812) [92]  (1.84 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
