In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMOption.a_gcc_-Os:

Arg.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>:
   0:	mov	x8, x1
   4:	ldrb	w1, [x0, #44]
   8:	mov	x9, x2
   c:	mov	x2, x3
  10:	and	w1, w1, #0xfffffffc
  14:	strb	w1, [x0, #44]
  18:	add	x1, x0, #0x40
  1c:	mov	x3, x4
  20:	stp	x8, x9, [x0]
  24:	str	x6, [x0, #16]
  28:	stp	x2, x3, [x0, #24]
  2c:	str	w5, [x0, #40]
  30:	str	x1, [x0, #48]
  34:	mov	x1, #0x200000000           	// #8589934592
  38:	str	x1, [x0, #56]
  3c:	str	xzr, [x0, #80]
  40:	ret

0000000000000044 <_ZN4llvm3opt3ArgD1Ev>:
  44:	stp	x29, x30, [sp, #-48]!
  48:	mov	x29, sp
  4c:	stp	x19, x20, [sp, #16]
  50:	mov	x19, x0
  54:	str	x21, [sp, #32]
  58:	ldrb	w0, [x0, #44]
  5c:	tbz	w0, #1, b4 <_ZN4llvm3opt3ArgD1Ev+0x70>
  60:	ldr	w21, [x19, #56]
  64:	mov	x20, #0x0                   	// #0
  68:	cmp	w21, w20
  6c:	b.eq	b4 <_ZN4llvm3opt3ArgD1Ev+0x70>  // b.none
  70:	ldr	w0, [x19, #56]
  74:	cmp	x20, x0
  78:	b.cc	9c <_ZN4llvm3opt3ArgD1Ev+0x58>  // b.lo, b.ul, b.last
  7c:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  80:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  84:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  88:	add	x3, x3, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x0, x0, #0x0
  94:	mov	w2, #0x95                  	// #149
  98:	bl	0 <__assert_fail>
  9c:	ldr	x0, [x19, #48]
  a0:	ldr	x0, [x0, x20, lsl #3]
  a4:	cbz	x0, ac <_ZN4llvm3opt3ArgD1Ev+0x68>
  a8:	bl	0 <_ZdaPv>
  ac:	add	x20, x20, #0x1
  b0:	b	68 <_ZN4llvm3opt3ArgD1Ev+0x24>
  b4:	ldr	x20, [x19, #80]
  b8:	cbz	x20, d0 <_ZN4llvm3opt3ArgD1Ev+0x8c>
  bc:	mov	x0, x20
  c0:	bl	44 <_ZN4llvm3opt3ArgD1Ev>
  c4:	mov	x0, x20
  c8:	mov	x1, #0x58                  	// #88
  cc:	bl	0 <_ZdlPvm>
  d0:	ldr	x0, [x19, #48]
  d4:	add	x19, x19, #0x40
  d8:	cmp	x0, x19
  dc:	b.eq	f0 <_ZN4llvm3opt3ArgD1Ev+0xac>  // b.none
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldr	x21, [sp, #32]
  e8:	ldp	x29, x30, [sp], #48
  ec:	b	0 <free>
  f0:	ldp	x19, x20, [sp, #16]
  f4:	ldr	x21, [sp, #32]
  f8:	ldp	x29, x30, [sp], #48
  fc:	ret

0000000000000100 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>:
 100:	stp	x29, x30, [sp, #-80]!
 104:	mov	x29, sp
 108:	stp	x19, x20, [sp, #16]
 10c:	mov	x19, x1
 110:	mov	x20, x0
 114:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 118:	mov	x0, x19
 11c:	add	x1, x1, #0x0
 120:	stp	x21, x22, [sp, #32]
 124:	adrp	x22, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 128:	stp	x23, x24, [sp, #48]
 12c:	add	x22, x22, #0x0
 130:	adrp	x24, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 134:	str	x25, [sp, #64]
 138:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 13c:	mov	x0, x19
 140:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 144:	add	x1, x1, #0x0
 148:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 14c:	mov	x0, x20
 150:	mov	x1, x19
 154:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 158:	add	x24, x24, #0x0
 15c:	mov	x0, x19
 160:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 164:	add	x1, x1, #0x0
 168:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 16c:	ldr	w1, [x20, #40]
 170:	add	x20, x20, #0x30
 174:	mov	x21, #0x0                   	// #0
 178:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 17c:	mov	x0, x19
 180:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 184:	add	x1, x1, #0x0
 188:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 18c:	ldr	w25, [x20, #8]
 190:	cmp	w25, w21
 194:	b.eq	1e0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xe0>  // b.none
 198:	cbz	w21, 1a8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xa8>
 19c:	mov	x1, x24
 1a0:	mov	x0, x19
 1a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1a8:	mov	x1, x22
 1ac:	mov	x0, x19
 1b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1b4:	mov	x23, x0
 1b8:	mov	x1, x21
 1bc:	mov	x0, x20
 1c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1c4:	add	x21, x21, #0x1
 1c8:	ldr	x1, [x0]
 1cc:	mov	x0, x23
 1d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1d4:	mov	x1, x22
 1d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1dc:	b	190 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x90>
 1e0:	mov	x0, x19
 1e4:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1e8:	ldp	x19, x20, [sp, #16]
 1ec:	add	x1, x1, #0x0
 1f0:	ldp	x21, x22, [sp, #32]
 1f4:	ldp	x23, x24, [sp, #48]
 1f8:	ldr	x25, [sp, #64]
 1fc:	ldp	x29, x30, [sp], #80
 200:	b	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>

0000000000000204 <_ZNK4llvm3opt3Arg4dumpEv>:
 204:	stp	x29, x30, [sp, #-32]!
 208:	mov	x29, sp
 20c:	str	x19, [sp, #16]
 210:	mov	x19, x0
 214:	bl	0 <_ZN4llvm4dbgsEv>
 218:	mov	x1, x0
 21c:	mov	x0, x19
 220:	ldr	x19, [sp, #16]
 224:	ldp	x29, x30, [sp], #32
 228:	b	100 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>

000000000000022c <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>:
 22c:	stp	x29, x30, [sp, #-32]!
 230:	mov	x8, x1
 234:	mov	x9, x2
 238:	mov	x29, sp
 23c:	ldrb	w1, [x0, #44]
 240:	mov	x2, x3
 244:	mov	x3, x4
 248:	stp	x8, x9, [x0]
 24c:	and	w1, w1, #0xfffffffc
 250:	strb	w1, [x0, #44]
 254:	add	x1, x0, #0x40
 258:	str	x7, [x0, #16]
 25c:	add	x0, x0, #0x30
 260:	stp	x2, x3, [x0, #-24]
 264:	stur	w5, [x0, #-8]
 268:	str	x1, [x0]
 26c:	mov	x1, #0x200000000           	// #8589934592
 270:	str	x1, [x0, #8]
 274:	add	x1, sp, #0x18
 278:	str	xzr, [x0, #32]
 27c:	str	x6, [sp, #24]
 280:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 284:	ldp	x29, x30, [sp], #32
 288:	ret

000000000000028c <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>:
 28c:	stp	x29, x30, [sp, #-48]!
 290:	mov	x8, x1
 294:	mov	x9, x2
 298:	mov	x29, sp
 29c:	str	x19, [sp, #16]
 2a0:	mov	x2, x3
 2a4:	ldr	x1, [sp, #48]
 2a8:	str	x1, [x0, #16]
 2ac:	ldrb	w1, [x0, #44]
 2b0:	mov	x3, x4
 2b4:	stp	x8, x9, [x0]
 2b8:	add	x19, x0, #0x30
 2bc:	and	w1, w1, #0xfffffffc
 2c0:	strb	w1, [x0, #44]
 2c4:	add	x1, x0, #0x40
 2c8:	stp	x2, x3, [x0, #24]
 2cc:	str	w5, [x0, #40]
 2d0:	str	x1, [x0, #48]
 2d4:	mov	x1, #0x200000000           	// #8589934592
 2d8:	str	x1, [x0, #56]
 2dc:	add	x1, sp, #0x28
 2e0:	str	xzr, [x0, #80]
 2e4:	mov	x0, x19
 2e8:	stp	x7, x6, [sp, #32]
 2ec:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2f0:	add	x1, sp, #0x20
 2f4:	mov	x0, x19
 2f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2fc:	ldr	x19, [sp, #16]
 300:	ldp	x29, x30, [sp], #48
 304:	ret

0000000000000308 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 308:	stp	x29, x30, [sp, #-448]!
 30c:	mov	x29, sp
 310:	stp	x19, x20, [sp, #16]
 314:	mov	x19, x0
 318:	mov	x20, x2
 31c:	ldr	x0, [x0]
 320:	stp	x21, x22, [sp, #32]
 324:	mov	x21, x1
 328:	stp	x23, x24, [sp, #48]
 32c:	ldrh	w1, [x0, #38]
 330:	str	x25, [sp, #64]
 334:	tbnz	w1, #2, 474 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x16c>
 338:	tbnz	w1, #3, 4d8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1d0>
 33c:	ldrb	w0, [x0, #36]
 340:	cmp	w0, #0xc
 344:	b.hi	374 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x6c>  // b.pmore
 348:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 34c:	add	x1, x1, #0x0
 350:	ldrb	w1, [x1, x0]
 354:	cmp	w1, #0x3
 358:	b.hi	45c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x154>  // b.pmore
 35c:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 360:	add	x0, x0, #0x0
 364:	ldrb	w0, [x0, w1, uxtw]
 368:	adr	x1, 374 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x6c>
 36c:	add	x0, x1, w0, sxtb #2
 370:	br	x0
 374:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 378:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 37c:	add	x1, x1, #0x0
 380:	add	x0, x0, #0x0
 384:	mov	w2, #0xa6                  	// #166
 388:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 38c:	add	x24, sp, #0xb0
 390:	add	x22, sp, #0x80
 394:	add	x0, x24, #0x10
 398:	str	x0, [sp, #176]
 39c:	mov	x0, #0x10000000000         	// #1099511627776
 3a0:	mov	x1, x24
 3a4:	str	x0, [sp, #184]
 3a8:	mov	x0, x22
 3ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3b0:	mov	x23, #0x0                   	// #0
 3b4:	ldp	x1, x2, [x19, #24]
 3b8:	mov	x0, x22
 3bc:	add	x19, x19, #0x30
 3c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3c4:	ldr	w25, [x19, #8]
 3c8:	cmp	w25, w23
 3cc:	b.eq	400 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xf8>  // b.none
 3d0:	cbz	w23, 3e0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xd8>
 3d4:	mov	x0, x22
 3d8:	mov	w1, #0x2c                  	// #44
 3dc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3e0:	mov	x1, x23
 3e4:	mov	x0, x19
 3e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3ec:	add	x23, x23, #0x1
 3f0:	ldr	x1, [x0]
 3f4:	mov	x0, x22
 3f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3fc:	b	3c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xc0>
 400:	ldr	x0, [sp, #168]
 404:	add	x19, sp, #0x68
 408:	ldr	x1, [x0]
 40c:	ldr	w0, [x0, #8]
 410:	stp	x1, x0, [sp, #88]
 414:	add	x1, sp, #0x58
 418:	mov	x0, x19
 41c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 420:	mov	x1, x19
 424:	mov	x0, x21
 428:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 42c:	str	x0, [sp, #80]
 430:	add	x1, sp, #0x50
 434:	mov	x0, x20
 438:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 43c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 440:	ldr	x0, [x0]
 444:	add	x0, x0, #0x10
 448:	str	x0, [sp, #128]
 44c:	mov	x0, x22
 450:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 454:	mov	x0, x24
 458:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 45c:	ldp	x19, x20, [sp, #16]
 460:	ldp	x21, x22, [sp, #32]
 464:	ldp	x23, x24, [sp, #48]
 468:	ldr	x25, [sp, #64]
 46c:	ldp	x29, x30, [sp], #448
 470:	ret
 474:	mov	x1, #0x0                   	// #0
 478:	add	x0, x19, #0x30
 47c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 480:	ldr	w22, [x19, #40]
 484:	ldr	x1, [x0]
 488:	add	x0, sp, #0xb0
 48c:	ldp	x24, x23, [x19, #24]
 490:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 494:	ldp	x4, x5, [sp, #176]
 498:	mov	w1, w22
 49c:	mov	x0, x21
 4a0:	mov	x2, x24
 4a4:	mov	x3, x23
 4a8:	bl	0 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>
 4ac:	str	x0, [sp, #128]
 4b0:	add	x1, sp, #0x80
 4b4:	mov	x0, x20
 4b8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4bc:	ldr	x1, [x19, #48]
 4c0:	ldr	w2, [x19, #56]
 4c4:	add	x2, x1, x2, lsl #3
 4c8:	add	x1, x1, #0x8
 4cc:	mov	x0, x20
 4d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4d4:	b	45c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x154>
 4d8:	ldp	x1, x0, [x19, #24]
 4dc:	add	x22, sp, #0xb0
 4e0:	stp	x1, x0, [sp, #128]
 4e4:	add	x1, sp, #0x80
 4e8:	mov	x0, x22
 4ec:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f0:	mov	x1, x22
 4f4:	mov	x0, x21
 4f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4fc:	str	x0, [sp, #104]
 500:	add	x1, sp, #0x68
 504:	mov	x0, x20
 508:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 50c:	ldr	x1, [x19, #48]
 510:	ldr	w2, [x19, #56]
 514:	add	x2, x1, x2, lsl #3
 518:	b	4cc <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1c4>

000000000000051c <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 51c:	ldr	x5, [x0]
 520:	mov	x3, x0
 524:	ldrh	w5, [x5, #38]
 528:	tbnz	w5, #1, 530 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x14>
 52c:	b	308 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 530:	ldr	x1, [x3, #48]
 534:	mov	x0, x2
 538:	ldr	w2, [x3, #56]
 53c:	add	x2, x1, x2, lsl #3
 540:	b	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>

0000000000000544 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>:
 544:	sub	sp, sp, #0x220
 548:	stp	x29, x30, [sp]
 54c:	mov	x29, sp
 550:	stp	x21, x22, [sp, #32]
 554:	mov	x21, x0
 558:	ldr	x0, [x0, #80]
 55c:	stp	x19, x20, [sp, #16]
 560:	mov	x19, x8
 564:	stp	x23, x24, [sp, #48]
 568:	cbz	x0, 58c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x48>
 56c:	bl	544 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
 570:	mov	x0, x19
 574:	ldp	x29, x30, [sp]
 578:	ldp	x19, x20, [sp, #16]
 57c:	ldp	x21, x22, [sp, #32]
 580:	ldp	x23, x24, [sp, #48]
 584:	add	sp, sp, #0x220
 588:	ret
 58c:	add	x23, sp, #0x110
 590:	add	x22, sp, #0x50
 594:	add	x0, x23, #0x10
 598:	str	x0, [sp, #272]
 59c:	mov	x0, #0x10000000000         	// #1099511627776
 5a0:	mov	x24, x1
 5a4:	add	x20, sp, #0x80
 5a8:	mov	x1, x23
 5ac:	str	x0, [sp, #280]
 5b0:	mov	x0, x22
 5b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5b8:	add	x0, x20, #0x10
 5bc:	str	x0, [sp, #128]
 5c0:	mov	x0, #0x1000000000          	// #68719476736
 5c4:	mov	x1, x24
 5c8:	mov	x2, x20
 5cc:	str	x0, [sp, #136]
 5d0:	mov	x0, x21
 5d4:	bl	308 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 5d8:	ldr	x21, [sp, #128]
 5dc:	ldr	w24, [sp, #136]
 5e0:	add	x24, x21, x24, lsl #3
 5e4:	cmp	x21, x24
 5e8:	b.eq	614 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xd0>  // b.none
 5ec:	ldr	x0, [sp, #128]
 5f0:	cmp	x21, x0
 5f4:	b.eq	604 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xc0>  // b.none
 5f8:	mov	x0, x22
 5fc:	mov	w1, #0x20                  	// #32
 600:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 604:	ldr	x1, [x21], #8
 608:	mov	x0, x22
 60c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 610:	b	5e4 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xa0>
 614:	ldr	x0, [sp, #120]
 618:	add	x1, x19, #0x10
 61c:	ldr	x21, [x0]
 620:	cbnz	x21, 664 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x120>
 624:	stp	x1, xzr, [x19]
 628:	strb	wzr, [x19, #16]
 62c:	ldr	x0, [sp, #128]
 630:	add	x20, x20, #0x10
 634:	cmp	x0, x20
 638:	b.eq	640 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xfc>  // b.none
 63c:	bl	0 <free>
 640:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 644:	ldr	x0, [x0]
 648:	add	x0, x0, #0x10
 64c:	str	x0, [sp, #80]
 650:	mov	x0, x22
 654:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 658:	mov	x0, x23
 65c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 660:	b	570 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x2c>
 664:	ldr	w0, [x0, #8]
 668:	str	x1, [x19]
 66c:	str	x0, [sp, #72]
 670:	add	x24, x21, x0
 674:	cmp	x0, #0xf
 678:	b.ls	698 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x154>  // b.plast
 67c:	add	x1, sp, #0x48
 680:	mov	x0, x19
 684:	mov	x2, #0x0                   	// #0
 688:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 68c:	str	x0, [x19]
 690:	ldr	x0, [sp, #72]
 694:	str	x0, [x19, #16]
 698:	ldr	x0, [x19]
 69c:	mov	x1, x21
 6a0:	mov	x2, x24
 6a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 6a8:	ldr	x1, [x19]
 6ac:	ldr	x0, [sp, #72]
 6b0:	str	x0, [x19, #8]
 6b4:	strb	wzr, [x1, x0]
 6b8:	b	62c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xe8>

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	mov	w2, #0x105                 	// #261
   4:	stp	x1, xzr, [x0]
   8:	strh	w2, [x0, #16]
   c:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	2c <_ZNK4llvm5Twine17isSingleStringRefEv+0x2c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	b.eq	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>  // b.none
  18:	sub	w0, w0, #0x3
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x3
  24:	cset	w0, ls  // ls = plast
  28:	ret
  2c:	mov	w0, #0x0                   	// #0
  30:	b	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  14:	tst	w0, #0xff
  18:	b.ne	3c <_ZNK4llvm5Twine18getSingleStringRefEv+0x3c>  // b.any
  1c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x1b8                 	// #440
  38:	bl	0 <__assert_fail>
  3c:	ldrb	w0, [x19, #16]
  40:	sub	w0, w0, #0x1
  44:	cmp	w0, #0x5
  48:	b.hi	64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>  // b.pmore
  4c:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	add	x1, x1, #0x0
  54:	ldrb	w0, [x1, w0, uxtw]
  58:	adr	x1, 64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>
  5c:	add	x0, x1, w0, sxtb #2
  60:	br	x0
  64:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  68:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  6c:	add	x1, x1, #0x0
  70:	add	x0, x0, #0x0
  74:	mov	w2, #0x1ba                 	// #442
  78:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  7c:	mov	x0, #0x0                   	// #0
  80:	mov	x1, #0x0                   	// #0
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret
  90:	ldr	x1, [x19]
  94:	add	x0, sp, #0x20
  98:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	ldp	x0, x1, [sp, #32]
  a0:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  a4:	ldr	x1, [x19]
  a8:	ldp	x0, x1, [x1]
  ac:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  b0:	ldr	x1, [x19]
  b4:	ldr	x0, [x1]
  b8:	ldr	w1, [x1, #8]
  bc:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	ldp	x4, x3, [x0, #16]
   4:	and	w1, w1, #0xff
   8:	cmp	x3, x4
   c:	b.cc	14 <_ZN4llvm11raw_ostreamlsEc+0x14>  // b.lo, b.ul, b.last
  10:	b	0 <_ZN4llvm11raw_ostream5writeEh>
  14:	add	x4, x3, #0x1
  18:	str	x4, [x0, #24]
  1c:	strb	w1, [x3]
  20:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cs	14 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x14>  // b.hs, b.nlast
  10:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	mov	x20, x2
  28:	cbz	x2, 40 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x40>
  2c:	mov	x0, x4
  30:	bl	0 <memcpy>
  34:	ldr	x2, [x19, #24]
  38:	add	x20, x2, x20
  3c:	str	x20, [x19, #24]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  18:	ldp	x1, x2, [sp, #32]
  1c:	mov	x0, x19
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>:
   0:	mov	w3, #0x1                   	// #1
   4:	str	w3, [x0, #32]
   8:	adrp	x3, 0 <_ZTVN4llvm19raw_svector_ostreamE>
   c:	stp	xzr, xzr, [x0, #8]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x3, [x3]
  18:	str	xzr, [x0, #24]
  1c:	str	x1, [x0, #40]
  20:	mov	x1, #0x0                   	// #0
  24:	add	x3, x3, #0x10
  28:	str	x3, [x0]
  2c:	mov	w3, #0x0                   	// #0
  30:	b	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	add	x0, x0, x1, lsl #3
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldp	w2, w1, [x0, #8]
  18:	cmp	w2, w1
  1c:	b.cc	30 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x30>  // b.lo, b.ul, b.last
  20:	add	x1, x0, #0x10
  24:	mov	x3, #0x8                   	// #8
  28:	mov	x2, #0x0                   	// #0
  2c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  30:	ldr	w1, [x19, #8]
  34:	ldr	x0, [x19]
  38:	ldr	x2, [x20]
  3c:	str	x2, [x0, x1, lsl #3]
  40:	ldp	w0, w2, [x19, #8]
  44:	mov	w1, w0
  48:	add	x1, x1, #0x1
  4c:	cmp	x1, x2
  50:	b.ls	74 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x74>  // b.plast
  54:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  5c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  60:	add	x3, x3, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x0, x0, #0x0
  6c:	mov	w2, #0x43                  	// #67
  70:	bl	0 <__assert_fail>
  74:	add	w0, w0, #0x1
  78:	str	w0, [x19, #8]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	sub	x22, x2, x1
  1c:	mov	x21, x2
  20:	ldp	w2, w1, [x0, #8]
  24:	str	x23, [sp, #48]
  28:	asr	x23, x22, #3
  2c:	sub	x1, x1, x2
  30:	cmp	x1, x22, asr #3
  34:	b.cs	48 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x48>  // b.hs, b.nlast
  38:	add	x2, x23, x2
  3c:	add	x1, x0, #0x10
  40:	mov	x3, #0x8                   	// #8
  44:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  48:	cmp	x20, x21
  4c:	b.eq	68 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x68>  // b.none
  50:	ldr	w3, [x19, #8]
  54:	mov	x2, x22
  58:	ldr	x0, [x19]
  5c:	mov	x1, x20
  60:	add	x0, x0, x3, lsl #3
  64:	bl	0 <memcpy>
  68:	ldp	w0, w1, [x19, #8]
  6c:	add	x0, x0, x23
  70:	cmp	x0, x1
  74:	b.ls	98 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x98>  // b.plast
  78:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  80:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  84:	add	x3, x3, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x0, x0, #0x0
  90:	mov	w2, #0x43                  	// #67
  94:	bl	0 <__assert_fail>
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	str	w0, [x19, #8]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x1], #16
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm15SmallVectorImplIcED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, sp, #0x30
  1c:	add	x0, x21, #0x10
  20:	str	x0, [sp, #48]
  24:	mov	x0, #0x10000000000         	// #1099511627776
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [x20]
  30:	ldr	x22, [x0, #16]
  34:	mov	x0, x1
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	tst	w0, #0xff
  40:	b.eq	7c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x7c>  // b.none
  44:	mov	x0, x19
  48:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  4c:	mov	x2, x1
  50:	mov	x1, x0
  54:	mov	x0, x20
  58:	blr	x22
  5c:	mov	x19, x0
  60:	mov	x0, x21
  64:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  68:	mov	x0, x19
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldp	x29, x30, [sp], #320
  78:	ret
  7c:	mov	x1, x21
  80:	mov	x0, x19
  84:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  88:	ldr	w2, [sp, #56]
  8c:	ldr	x1, [sp, #48]
  90:	b	54 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x54>

ArgList.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv.isra.0>:
       0:	stp	x29, x30, [sp, #-32]!
       4:	mov	x29, sp
       8:	cbnz	x0, 2c <_ZNK4llvm3opt6Option7getNameEv.isra.0+0x2c>
       c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      10:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      14:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      18:	add	x3, x3, #0x0
      1c:	add	x1, x1, #0x0
      20:	add	x0, x0, #0x0
      24:	mov	w2, #0x63                  	// #99
      28:	bl	0 <__assert_fail>
      2c:	ldr	x1, [x0, #8]
      30:	add	x0, sp, #0x10
      34:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      38:	ldp	x0, x1, [sp, #16]
      3c:	ldp	x29, x30, [sp], #32
      40:	ret

0000000000000044 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0>:
      44:	stp	x29, x30, [sp, #-32]!
      48:	mov	x29, sp
      4c:	ldr	x0, [x0]
      50:	ldr	x1, [x0]
      54:	cbz	x1, 6c <_ZNK4llvm3opt6Option9getPrefixEv.isra.0+0x28>
      58:	add	x0, sp, #0x10
      5c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      60:	ldp	x0, x1, [sp, #16]
      64:	ldp	x29, x30, [sp], #32
      68:	ret
      6c:	stp	xzr, xzr, [sp, #16]
      70:	b	60 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0+0x1c>

0000000000000074 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_.isra.0>:
      74:	stp	x29, x30, [sp, #-96]!
      78:	mov	x29, sp
      7c:	stp	x19, x20, [sp, #16]
      80:	mov	x20, x4
      84:	mov	x19, x8
      88:	stp	x21, x22, [sp, #32]
      8c:	mov	x22, x2
      90:	mov	x21, x3
      94:	stp	x23, x24, [sp, #48]
      98:	str	x25, [sp, #64]
      9c:	ldp	x24, x25, [x0]
      a0:	add	x0, sp, #0x50
      a4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
      a8:	ldr	w22, [x22]
      ac:	mov	x0, #0x58                  	// #88
      b0:	ldr	x23, [x20]
      b4:	ldr	x21, [x21]
      b8:	bl	0 <_Znwm>
      bc:	ldp	x3, x4, [sp, #80]
      c0:	mov	x20, x0
      c4:	mov	x7, x23
      c8:	mov	x6, x21
      cc:	mov	w5, w22
      d0:	mov	x1, x24
      d4:	mov	x2, x25
      d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
      dc:	ldp	x21, x22, [sp, #32]
      e0:	mov	x0, x19
      e4:	ldp	x23, x24, [sp, #48]
      e8:	ldr	x25, [sp, #64]
      ec:	str	x20, [x19]
      f0:	ldp	x19, x20, [sp, #16]
      f4:	ldp	x29, x30, [sp], #96
      f8:	ret

00000000000000fc <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>:
      fc:	stp	x29, x30, [sp, #-80]!
     100:	mov	x29, sp
     104:	stp	x19, x20, [sp, #16]
     108:	add	x19, sp, #0x38
     10c:	ldr	x20, [x0, #184]
     110:	mov	x0, x19
     114:	stp	x1, x2, [sp, #32]
     118:	add	x1, sp, #0x20
     11c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     120:	mov	x1, x19
     124:	mov	x0, x20
     128:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     12c:	ldp	x19, x20, [sp, #16]
     130:	ldp	x29, x30, [sp], #80
     134:	ret

0000000000000138 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>:
     138:	stp	x29, x30, [sp, #-176]!
     13c:	mov	x29, sp
     140:	stp	x2, x3, [sp, #64]
     144:	ldr	x2, [x0]
     148:	stp	x19, x20, [sp, #16]
     14c:	stp	x21, x22, [sp, #32]
     150:	mov	x22, x0
     154:	ldr	x2, [x2]
     158:	stp	x4, x5, [sp, #48]
     15c:	blr	x2
     160:	mov	x1, x0
     164:	add	x0, sp, #0x58
     168:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     16c:	ldr	x21, [sp, #56]
     170:	ldr	x2, [sp, #72]
     174:	ldr	x20, [sp, #96]
     178:	add	x0, x2, x21
     17c:	cmp	x0, x20
     180:	b.ne	19c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x64>  // b.any
     184:	cmp	x20, x2
     188:	b.cc	19c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x64>  // b.lo, b.ul, b.last
     18c:	ldr	x19, [sp, #88]
     190:	cbnz	x2, 1e4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xac>
     194:	cmp	x20, x21
     198:	b.cs	1f8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xc0>  // b.hs, b.nlast
     19c:	add	x19, sp, #0x68
     1a0:	add	x1, sp, #0x40
     1a4:	mov	x0, x19
     1a8:	add	x20, sp, #0x80
     1ac:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     1b0:	add	x21, sp, #0x98
     1b4:	add	x1, sp, #0x30
     1b8:	mov	x0, x20
     1bc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     1c0:	mov	x8, x21
     1c4:	mov	x0, x19
     1c8:	mov	x1, x20
     1cc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     1d0:	mov	x1, x21
     1d4:	mov	x0, x22
     1d8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     1dc:	mov	x19, x0
     1e0:	b	214 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xdc>
     1e4:	ldr	x1, [sp, #64]
     1e8:	mov	x0, x19
     1ec:	bl	0 <memcmp>
     1f0:	cbnz	w0, 19c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x64>
     1f4:	b	194 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x5c>
     1f8:	cbz	x21, 214 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xdc>
     1fc:	ldr	x1, [sp, #48]
     200:	sub	x20, x20, x21
     204:	mov	x2, x21
     208:	add	x0, x19, x20
     20c:	bl	0 <memcmp>
     210:	cbnz	w0, 19c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x64>
     214:	mov	x0, x19
     218:	ldp	x19, x20, [sp, #16]
     21c:	ldp	x21, x22, [sp, #32]
     220:	ldp	x29, x30, [sp], #176
     224:	ret

0000000000000228 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE>:
     228:	stp	x29, x30, [sp, #-48]!
     22c:	add	x0, x0, #0xc0
     230:	mov	x29, sp
     234:	str	x19, [sp, #16]
     238:	add	x19, sp, #0x28
     23c:	str	x1, [sp, #40]
     240:	mov	x1, x19
     244:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     248:	mov	x0, x19
     24c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     250:	ldr	x19, [sp, #16]
     254:	ldp	x29, x30, [sp], #48
     258:	ret

000000000000025c <_ZN4llvm3opt12InputArgList13releaseMemoryEv>:
     25c:	stp	x29, x30, [sp, #-80]!
     260:	mov	x29, sp
     264:	stp	x19, x20, [sp, #16]
     268:	mov	x19, x0
     26c:	ldr	w0, [x0, #16]
     270:	add	x20, sp, #0x20
     274:	str	wzr, [sp, #48]
     278:	ldr	x1, [x19, #8]
     27c:	add	x0, x1, x0, lsl #3
     280:	stp	x1, x0, [sp, #32]
     284:	mov	x0, x20
     288:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     28c:	str	wzr, [sp, #72]
     290:	ldr	x1, [x19, #8]
     294:	ldr	w0, [x19, #16]
     298:	add	x0, x1, x0, lsl #3
     29c:	stp	x0, x0, [sp, #56]
     2a0:	add	x0, sp, #0x38
     2a4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     2a8:	ldr	x0, [sp, #32]
     2ac:	ldr	x1, [sp, #56]
     2b0:	cmp	x0, x1
     2b4:	b.eq	2e8 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x8c>  // b.none
     2b8:	ldr	x19, [x0]
     2bc:	cbz	x19, 2d4 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x78>
     2c0:	mov	x0, x19
     2c4:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
     2c8:	mov	x0, x19
     2cc:	mov	x1, #0x58                  	// #88
     2d0:	bl	0 <_ZdlPvm>
     2d4:	ldr	x0, [sp, #32]
     2d8:	add	x0, x0, #0x8
     2dc:	str	x0, [sp, #32]
     2e0:	mov	x0, x20
     2e4:	b	2a4 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x48>
     2e8:	ldp	x19, x20, [sp, #16]
     2ec:	ldp	x29, x30, [sp], #80
     2f0:	ret

00000000000002f4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>:
     2f4:	stp	x29, x30, [sp, #-144]!
     2f8:	mov	x29, sp
     2fc:	stp	x19, x20, [sp, #16]
     300:	mov	x19, x0
     304:	ldr	w0, [x0, #16]
     308:	stp	x25, x26, [sp, #64]
     30c:	mov	x25, x1
     310:	add	x26, sp, #0x60
     314:	ldr	x1, [x19, #8]
     318:	add	x20, x4, x5, lsl #2
     31c:	stp	x21, x22, [sp, #32]
     320:	mov	x22, x2
     324:	add	x21, x2, x3, lsl #2
     328:	add	x0, x1, x0, lsl #3
     32c:	stp	x23, x24, [sp, #48]
     330:	mov	x24, x4
     334:	str	x27, [sp, #80]
     338:	stp	x1, x0, [sp, #96]
     33c:	mov	x0, x26
     340:	str	wzr, [sp, #112]
     344:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     348:	ldr	x1, [x19, #8]
     34c:	str	wzr, [sp, #136]
     350:	ldr	w0, [x19, #16]
     354:	add	x0, x1, x0, lsl #3
     358:	stp	x0, x0, [sp, #120]
     35c:	add	x0, sp, #0x78
     360:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     364:	ldr	x0, [sp, #96]
     368:	ldr	x1, [sp, #120]
     36c:	cmp	x0, x1
     370:	b.eq	3ec <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xf8>  // b.none
     374:	ldr	x23, [x0]
     378:	mov	x27, x24
     37c:	cmp	x27, x20
     380:	b.eq	3b0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xbc>  // b.none
     384:	ldr	w1, [x27], #4
     388:	mov	x0, x23
     38c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     390:	tst	w0, #0xff
     394:	b.eq	37c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x88>  // b.none
     398:	ldr	x0, [sp, #96]
     39c:	add	x0, x0, #0x8
     3a0:	str	x0, [sp, #96]
     3a4:	mov	x0, x26
     3a8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     3ac:	b	364 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x70>
     3b0:	mov	x27, x22
     3b4:	cmp	x21, x27
     3b8:	b.eq	398 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xa4>  // b.none
     3bc:	ldr	w1, [x27], #4
     3c0:	mov	x0, x23
     3c4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     3c8:	tst	w0, #0xff
     3cc:	b.eq	3b4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xc0>  // b.none
     3d0:	mov	x0, x23
     3d4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     3d8:	mov	x2, x25
     3dc:	mov	x1, x19
     3e0:	mov	x0, x23
     3e4:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     3e8:	b	398 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xa4>
     3ec:	ldp	x19, x20, [sp, #16]
     3f0:	ldp	x21, x22, [sp, #32]
     3f4:	ldp	x23, x24, [sp, #48]
     3f8:	ldp	x25, x26, [sp, #64]
     3fc:	ldr	x27, [sp, #80]
     400:	ldp	x29, x30, [sp], #144
     404:	ret

0000000000000408 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEE>:
     408:	mov	x4, #0x0                   	// #0
     40c:	mov	x5, #0x0                   	// #0
     410:	b	2f4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>

0000000000000414 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>:
     414:	stp	x29, x30, [sp, #-128]!
     418:	mov	x29, sp
     41c:	stp	x19, x20, [sp, #16]
     420:	mov	x20, x0
     424:	mov	x19, x1
     428:	ldr	w0, [x0, #16]
     42c:	ldr	x1, [x20, #8]
     430:	stp	x21, x22, [sp, #32]
     434:	add	x22, sp, #0x50
     438:	stp	x23, x24, [sp, #48]
     43c:	adrp	x21, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     440:	add	x0, x1, x0, lsl #3
     444:	stp	x1, x0, [sp, #80]
     448:	mov	x0, x22
     44c:	add	x21, x21, #0x0
     450:	str	wzr, [sp, #96]
     454:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     458:	ldr	x1, [x20, #8]
     45c:	add	x23, sp, #0x40
     460:	ldr	w0, [x20, #16]
     464:	str	wzr, [sp, #120]
     468:	add	x0, x1, x0, lsl #3
     46c:	stp	x0, x0, [sp, #104]
     470:	add	x0, sp, #0x68
     474:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     478:	ldr	x0, [sp, #80]
     47c:	ldr	x1, [sp, #104]
     480:	cmp	x0, x1
     484:	b.eq	4f8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xe4>  // b.none
     488:	mov	x1, x21
     48c:	ldr	x24, [x0]
     490:	mov	x0, x23
     494:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     498:	ldp	x2, x0, [x19, #16]
     49c:	ldp	x1, x20, [sp, #64]
     4a0:	sub	x2, x2, x0
     4a4:	cmp	x2, x20
     4a8:	b.cs	4dc <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xc8>  // b.hs, b.nlast
     4ac:	mov	x2, x20
     4b0:	mov	x0, x19
     4b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     4b8:	mov	x0, x24
     4bc:	mov	x1, x19
     4c0:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
     4c4:	ldr	x0, [sp, #80]
     4c8:	add	x0, x0, #0x8
     4cc:	str	x0, [sp, #80]
     4d0:	mov	x0, x22
     4d4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     4d8:	b	478 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x64>
     4dc:	cbz	x20, 4b8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xa4>
     4e0:	mov	x2, x20
     4e4:	bl	0 <memcpy>
     4e8:	ldr	x2, [x19, #24]
     4ec:	add	x2, x2, x20
     4f0:	str	x2, [x19, #24]
     4f4:	b	4b8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xa4>
     4f8:	ldp	x19, x20, [sp, #16]
     4fc:	ldp	x21, x22, [sp, #32]
     500:	ldp	x23, x24, [sp, #48]
     504:	ldp	x29, x30, [sp], #128
     508:	ret

000000000000050c <_ZNK4llvm3opt7ArgList4dumpEv>:
     50c:	stp	x29, x30, [sp, #-32]!
     510:	mov	x29, sp
     514:	str	x19, [sp, #16]
     518:	mov	x19, x0
     51c:	bl	0 <_ZN4llvm4dbgsEv>
     520:	mov	x1, x0
     524:	mov	x0, x19
     528:	ldr	x19, [sp, #16]
     52c:	ldp	x29, x30, [sp], #32
     530:	b	414 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>

0000000000000534 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv>:
     534:	stp	x29, x30, [sp, #-80]!
     538:	mov	x29, sp
     53c:	stp	x19, x20, [sp, #16]
     540:	mov	x19, x0
     544:	ldr	w0, [x0, #16]
     548:	add	x20, sp, #0x20
     54c:	str	wzr, [sp, #48]
     550:	ldr	x1, [x19, #8]
     554:	add	x0, x1, x0, lsl #3
     558:	stp	x1, x0, [sp, #32]
     55c:	mov	x0, x20
     560:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     564:	str	wzr, [sp, #72]
     568:	ldr	x1, [x19, #8]
     56c:	ldr	w0, [x19, #16]
     570:	add	x0, x1, x0, lsl #3
     574:	stp	x0, x0, [sp, #56]
     578:	add	x0, sp, #0x38
     57c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     580:	ldr	x0, [sp, #32]
     584:	ldr	x1, [sp, #56]
     588:	cmp	x0, x1
     58c:	b.eq	5c0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x8c>  // b.none
     590:	ldr	x0, [x0]
     594:	ldr	x1, [x0, #16]
     598:	cmp	x1, #0x0
     59c:	csel	x1, x1, x0, ne  // ne = any
     5a0:	ldrb	w1, [x1, #44]
     5a4:	tbnz	w1, #0, 5ac <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x78>
     5a8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     5ac:	ldr	x0, [sp, #32]
     5b0:	add	x0, x0, #0x8
     5b4:	str	x0, [sp, #32]
     5b8:	mov	x0, x20
     5bc:	b	57c <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x48>
     5c0:	ldp	x19, x20, [sp, #16]
     5c4:	ldp	x29, x30, [sp], #80
     5c8:	ret

00000000000005cc <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>:
     5cc:	stp	x29, x30, [sp, #-144]!
     5d0:	mov	x29, sp
     5d4:	stp	x19, x20, [sp, #16]
     5d8:	mov	x19, x1
     5dc:	mov	w20, #0xffffffff            	// #-1
     5e0:	stp	x21, x22, [sp, #32]
     5e4:	add	x21, x1, x2, lsl #2
     5e8:	add	x22, sp, #0x68
     5ec:	stp	x23, x24, [sp, #48]
     5f0:	add	x23, sp, #0x64
     5f4:	add	x24, sp, #0x70
     5f8:	stp	x25, x26, [sp, #64]
     5fc:	mov	x25, x0
     600:	add	x26, x0, #0x98
     604:	stp	x27, x28, [sp, #80]
     608:	mov	w27, #0x0                   	// #0
     60c:	mov	w28, #0xc                   	// #12
     610:	cmp	x21, x19
     614:	b.eq	6c8 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xfc>  // b.none
     618:	ldr	w0, [x19]
     61c:	mov	x2, x22
     620:	mov	x1, x23
     624:	str	w0, [sp, #100]
     628:	mov	x0, x26
     62c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     630:	ldr	w1, [x25, #176]
     634:	tst	w0, #0xff
     638:	ldr	x0, [x25, #160]
     63c:	ldr	x3, [x26]
     640:	stp	x26, x3, [sp, #112]
     644:	umaddl	x2, w1, w28, x0
     648:	b.eq	694 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xc8>  // b.none
     64c:	ldr	x3, [sp, #104]
     650:	str	x3, [sp, #128]
     654:	umaddl	x1, w1, w28, x0
     658:	str	x2, [sp, #136]
     65c:	ldr	x0, [sp, #128]
     660:	cbz	x0, 69c <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xd0>
     664:	ldr	x2, [sp, #120]
     668:	ldr	x3, [x25, #152]
     66c:	cmp	x3, x2
     670:	b.eq	69c <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xd0>  // b.none
     674:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     678:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     67c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     680:	add	x3, x3, #0x0
     684:	add	x1, x1, #0x0
     688:	add	x0, x0, #0x0
     68c:	mov	w2, #0x4c7                 	// #1223
     690:	bl	0 <__assert_fail>
     694:	str	x2, [sp, #128]
     698:	b	654 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x88>
     69c:	cmp	x0, x1
     6a0:	b.eq	6c0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xf4>  // b.none
     6a4:	mov	x0, x24
     6a8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     6ac:	ldp	w1, w0, [x0, #4]
     6b0:	cmp	w20, w1
     6b4:	csel	w20, w20, w1, ls  // ls = plast
     6b8:	cmp	w27, w0
     6bc:	csel	w27, w27, w0, cs  // cs = hs, nlast
     6c0:	add	x19, x19, #0x4
     6c4:	b	610 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x44>
     6c8:	cmn	w20, #0x1
     6cc:	b.ne	6d4 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x108>  // b.any
     6d0:	mov	w20, #0x0                   	// #0
     6d4:	mov	w0, w20
     6d8:	orr	x0, x0, x27, lsl #32
     6dc:	ldp	x19, x20, [sp, #16]
     6e0:	ldp	x21, x22, [sp, #32]
     6e4:	ldp	x23, x24, [sp, #48]
     6e8:	ldp	x25, x26, [sp, #64]
     6ec:	ldp	x27, x28, [sp, #80]
     6f0:	ldp	x29, x30, [sp], #144
     6f4:	ret

00000000000006f8 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE>:
     6f8:	stp	x29, x30, [sp, #-144]!
     6fc:	mov	x29, sp
     700:	stp	x21, x22, [sp, #32]
     704:	add	x22, sp, #0x60
     708:	mov	x8, x22
     70c:	stp	x19, x20, [sp, #16]
     710:	mov	x19, x0
     714:	mov	w20, w1
     718:	str	x23, [sp, #48]
     71c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     720:	ldp	x0, x1, [sp, #96]
     724:	add	x21, sp, #0x48
     728:	stp	x0, x1, [sp, #72]
     72c:	ldp	x0, x23, [sp, #112]
     730:	str	x0, [sp, #88]
     734:	ldr	x0, [sp, #72]
     738:	cmp	x23, x0
     73c:	b.eq	750 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x58>  // b.none
     740:	str	xzr, [x0]
     744:	mov	x0, x21
     748:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     74c:	b	734 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x3c>
     750:	mov	x2, x22
     754:	mov	x1, x21
     758:	add	x0, x19, #0x98
     75c:	str	w20, [sp, #72]
     760:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     764:	tst	w0, #0xff
     768:	b.eq	790 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x98>  // b.none
     76c:	ldr	x0, [sp, #96]
     770:	mov	w1, #0xfffffffe            	// #-2
     774:	str	w1, [x0]
     778:	ldr	w0, [x19, #168]
     77c:	sub	w0, w0, #0x1
     780:	str	w0, [x19, #168]
     784:	ldr	w0, [x19, #172]
     788:	add	w0, w0, #0x1
     78c:	str	w0, [x19, #172]
     790:	ldp	x19, x20, [sp, #16]
     794:	ldp	x21, x22, [sp, #32]
     798:	ldr	x23, [sp, #48]
     79c:	ldp	x29, x30, [sp], #144
     7a0:	ret

00000000000007a4 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>:
     7a4:	stp	x29, x30, [sp, #-144]!
     7a8:	mov	x29, sp
     7ac:	stp	x21, x22, [sp, #32]
     7b0:	add	x22, sp, #0x60
     7b4:	mov	x8, x22
     7b8:	stp	x19, x20, [sp, #16]
     7bc:	mov	x20, x2
     7c0:	mov	x19, x3
     7c4:	stp	x23, x24, [sp, #48]
     7c8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     7cc:	add	x23, sp, #0x48
     7d0:	ldp	x0, x1, [sp, #96]
     7d4:	stp	x0, x1, [sp, #72]
     7d8:	mov	x21, #0x0                   	// #0
     7dc:	ldp	x0, x24, [sp, #112]
     7e0:	str	x0, [sp, #88]
     7e4:	ldr	x0, [sp, #72]
     7e8:	cmp	x24, x0
     7ec:	b.eq	808 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x64>  // b.none
     7f0:	ldr	x21, [x0]
     7f4:	mov	x0, x21
     7f8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     7fc:	mov	x0, x23
     800:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     804:	b	7e4 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x40>
     808:	cbz	x21, 83c <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x98>
     80c:	mov	x1, #0x0                   	// #0
     810:	add	x0, x21, #0x30
     814:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     818:	ldr	x1, [x0]
     81c:	mov	x0, x22
     820:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     824:	ldp	x0, x1, [sp, #96]
     828:	ldp	x19, x20, [sp, #16]
     82c:	ldp	x21, x22, [sp, #32]
     830:	ldp	x23, x24, [sp, #48]
     834:	ldp	x29, x30, [sp], #144
     838:	ret
     83c:	mov	x0, x20
     840:	mov	x1, x19
     844:	b	828 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x84>

0000000000000848 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b>:
     848:	stp	x29, x30, [sp, #-240]!
     84c:	mov	x29, sp
     850:	add	x8, sp, #0xc0
     854:	stp	x19, x20, [sp, #16]
     858:	mov	x19, x1
     85c:	mov	w1, w2
     860:	stp	x21, x22, [sp, #32]
     864:	mov	x21, x0
     868:	stp	x23, x24, [sp, #48]
     86c:	add	x22, sp, #0xa8
     870:	add	x23, sp, #0x80
     874:	stp	x25, x26, [sp, #64]
     878:	and	w26, w4, #0xff
     87c:	add	x24, sp, #0x90
     880:	stp	x27, x28, [sp, #80]
     884:	add	x27, sp, #0x68
     888:	add	x28, sp, #0x78
     88c:	str	x3, [sp, #104]
     890:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     894:	ldp	x0, x1, [sp, #192]
     898:	stp	x0, x1, [sp, #144]
     89c:	ldp	x0, x25, [sp, #208]
     8a0:	str	x0, [sp, #160]
     8a4:	ldr	x0, [sp, #144]
     8a8:	cmp	x25, x0
     8ac:	b.eq	96c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x124>  // b.none
     8b0:	ldr	x20, [x0]
     8b4:	mov	x0, x20
     8b8:	add	x20, x20, #0x30
     8bc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     8c0:	cbz	w26, 944 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xfc>
     8c4:	ldr	x1, [sp, #104]
     8c8:	mov	x0, x23
     8cc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     8d0:	mov	x1, #0x0                   	// #0
     8d4:	mov	x0, x20
     8d8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     8dc:	mov	w1, #0x305                 	// #773
     8e0:	ldr	x0, [x0]
     8e4:	stp	x23, x0, [sp, #168]
     8e8:	mov	x0, x22
     8ec:	strh	w1, [sp, #184]
     8f0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     8f4:	tst	w0, #0xff
     8f8:	b.ne	91c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xd4>  // b.any
     8fc:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     900:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     904:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     908:	add	x3, x3, #0x0
     90c:	add	x1, x1, #0x0
     910:	add	x0, x0, #0x0
     914:	mov	w2, #0x171                 	// #369
     918:	bl	0 <__assert_fail>
     91c:	mov	x1, x22
     920:	mov	x0, x21
     924:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     928:	str	x0, [sp, #120]
     92c:	mov	x1, x28
     930:	mov	x0, x19
     934:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     938:	mov	x0, x24
     93c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     940:	b	8a4 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x5c>
     944:	mov	x1, x27
     948:	mov	x0, x19
     94c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     950:	mov	x1, #0x0                   	// #0
     954:	mov	x0, x20
     958:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     95c:	ldr	x0, [x0]
     960:	mov	x1, x22
     964:	str	x0, [sp, #168]
     968:	b	930 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xe8>
     96c:	ldp	x19, x20, [sp, #16]
     970:	ldp	x21, x22, [sp, #32]
     974:	ldp	x23, x24, [sp, #48]
     978:	ldp	x25, x26, [sp, #64]
     97c:	ldp	x27, x28, [sp, #80]
     980:	ldp	x29, x30, [sp], #240
     984:	ret

0000000000000988 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE>:
     988:	stp	x29, x30, [sp, #-112]!
     98c:	mov	x29, sp
     990:	add	x8, sp, #0x40
     994:	stp	x19, x20, [sp, #16]
     998:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     99c:	ldp	x0, x1, [sp, #64]
     9a0:	add	x19, sp, #0x28
     9a4:	stp	x0, x1, [sp, #40]
     9a8:	ldp	x0, x20, [sp, #80]
     9ac:	str	x0, [sp, #56]
     9b0:	ldr	x0, [sp, #40]
     9b4:	cmp	x0, x20
     9b8:	b.eq	9d0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x48>  // b.none
     9bc:	ldr	x0, [x0]
     9c0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     9c4:	mov	x0, x19
     9c8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     9cc:	b	9b0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x28>
     9d0:	ldp	x19, x20, [sp, #16]
     9d4:	ldp	x29, x30, [sp], #112
     9d8:	ret

00000000000009dc <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b>:
     9dc:	stp	x29, x30, [sp, #-160]!
     9e0:	mov	x29, sp
     9e4:	add	x8, sp, #0x60
     9e8:	stp	x19, x20, [sp, #16]
     9ec:	and	w19, w4, #0xff
     9f0:	stp	x21, x22, [sp, #32]
     9f4:	mov	w22, w1
     9f8:	mov	w21, w2
     9fc:	stp	x23, x24, [sp, #48]
     a00:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     a04:	add	x23, sp, #0x40
     a08:	ldp	x0, x1, [sp, #96]
     a0c:	stp	x0, x1, [sp, #64]
     a10:	mov	x20, #0x0                   	// #0
     a14:	ldr	x24, [sp, #128]
     a18:	ldp	x0, x1, [sp, #112]
     a1c:	stp	x0, x1, [sp, #80]
     a20:	ldr	x0, [sp, #64]
     a24:	cmp	x24, x0
     a28:	b.eq	a50 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x74>  // b.none
     a2c:	ldr	x20, [x0]
     a30:	mov	x0, x20
     a34:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     a38:	ldr	x0, [sp, #64]
     a3c:	add	x0, x0, #0x8
     a40:	str	x0, [sp, #64]
     a44:	mov	x0, x23
     a48:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     a4c:	b	a20 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x44>
     a50:	cbz	x20, a78 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x9c>
     a54:	mov	w1, w22
     a58:	mov	x0, x20
     a5c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     a60:	ands	w19, w0, #0xff
     a64:	b.ne	a78 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x9c>  // b.any
     a68:	mov	w1, w21
     a6c:	mov	x0, x20
     a70:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     a74:	and	w19, w0, #0xff
     a78:	mov	w0, w19
     a7c:	ldp	x19, x20, [sp, #16]
     a80:	ldp	x21, x22, [sp, #32]
     a84:	ldp	x23, x24, [sp, #48]
     a88:	ldp	x29, x30, [sp], #160
     a8c:	ret

0000000000000a90 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     a90:	stp	x29, x30, [sp, #-160]!
     a94:	mov	x29, sp
     a98:	add	x8, sp, #0x60
     a9c:	stp	x19, x20, [sp, #16]
     aa0:	mov	x19, x0
     aa4:	mov	x20, x1
     aa8:	mov	w1, w2
     aac:	mov	w2, w3
     ab0:	mov	w3, w4
     ab4:	stp	x21, x22, [sp, #32]
     ab8:	add	x22, sp, #0x40
     abc:	str	x23, [sp, #48]
     ac0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     ac4:	ldp	x0, x1, [sp, #96]
     ac8:	stp	x0, x1, [sp, #64]
     acc:	ldr	x23, [sp, #128]
     ad0:	ldp	x0, x1, [sp, #112]
     ad4:	stp	x0, x1, [sp, #80]
     ad8:	ldr	x0, [sp, #64]
     adc:	cmp	x0, x23
     ae0:	b.eq	b18 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x88>  // b.none
     ae4:	ldr	x21, [x0]
     ae8:	mov	x0, x21
     aec:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     af0:	mov	x2, x20
     af4:	mov	x0, x21
     af8:	mov	x1, x19
     afc:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     b00:	ldr	x2, [sp, #64]
     b04:	mov	x0, x22
     b08:	add	x2, x2, #0x8
     b0c:	str	x2, [sp, #64]
     b10:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     b14:	b	ad8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x48>
     b18:	ldp	x19, x20, [sp, #16]
     b1c:	ldp	x21, x22, [sp, #32]
     b20:	ldr	x23, [sp, #48]
     b24:	ldp	x29, x30, [sp], #160
     b28:	ret

0000000000000b2c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     b2c:	stp	x29, x30, [sp, #-144]!
     b30:	mov	x29, sp
     b34:	add	x8, sp, #0x50
     b38:	stp	x19, x20, [sp, #16]
     b3c:	mov	x19, x1
     b40:	mov	w1, w2
     b44:	mov	w2, w3
     b48:	mov	w3, w4
     b4c:	stp	x21, x22, [sp, #32]
     b50:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     b54:	ldp	x0, x1, [sp, #80]
     b58:	add	x21, sp, #0x30
     b5c:	ldr	x22, [sp, #112]
     b60:	stp	x0, x1, [sp, #48]
     b64:	ldp	x0, x1, [sp, #96]
     b68:	stp	x0, x1, [sp, #64]
     b6c:	ldr	x0, [sp, #48]
     b70:	cmp	x22, x0
     b74:	b.eq	bb0 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x84>  // b.none
     b78:	ldr	x20, [x0]
     b7c:	mov	x0, x20
     b80:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     b84:	ldr	x1, [x20, #48]
     b88:	mov	x0, x19
     b8c:	ldr	w2, [x20, #56]
     b90:	add	x2, x1, x2, lsl #3
     b94:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     b98:	ldr	x0, [sp, #48]
     b9c:	add	x0, x0, #0x8
     ba0:	str	x0, [sp, #48]
     ba4:	mov	x0, x21
     ba8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     bac:	b	b6c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x40>
     bb0:	ldp	x19, x20, [sp, #16]
     bb4:	ldp	x21, x22, [sp, #32]
     bb8:	ldp	x29, x30, [sp], #144
     bbc:	ret

0000000000000bc0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>:
     bc0:	adrp	x4, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     bc4:	mov	x5, x0
     bc8:	add	x3, x0, #0x18
     bcc:	mov	x6, #0x1000000000          	// #68719476736
     bd0:	ldr	x4, [x4]
     bd4:	stp	x3, x6, [x0, #8]
     bd8:	sub	x3, x2, x1
     bdc:	add	x4, x4, #0x10
     be0:	stp	xzr, xzr, [x0, #152]
     be4:	asr	x3, x3, #3
     be8:	str	xzr, [x0, #168]
     bec:	str	wzr, [x0, #176]
     bf0:	str	x4, [x5], #200
     bf4:	add	x4, x0, #0x148
     bf8:	stp	x5, x6, [x0, #184]
     bfc:	add	x0, x0, #0xb8
     c00:	str	x4, [x4, #8]
     c04:	str	x4, [x0, #144]
     c08:	str	xzr, [x4, #16]
     c0c:	str	w3, [x0, #168]
     c10:	b	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>

0000000000000c14 <_ZN4llvm3opt14DerivedArgListC1ERKNS0_12InputArgListE>:
     c14:	add	x2, x0, #0x18
     c18:	mov	x3, #0x1000000000          	// #68719476736
     c1c:	stp	x2, x3, [x0, #8]
     c20:	adrp	x2, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     c24:	ldr	x2, [x2]
     c28:	stp	xzr, xzr, [x0, #152]
     c2c:	add	x2, x2, #0x10
     c30:	str	x2, [x0]
     c34:	str	xzr, [x0, #168]
     c38:	str	wzr, [x0, #176]
     c3c:	str	x1, [x0, #184]
     c40:	add	x1, x0, #0xd0
     c44:	str	x1, [x0, #192]
     c48:	str	x3, [x0, #200]
     c4c:	ret

0000000000000c50 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>:
     c50:	stp	x29, x30, [sp, #-256]!
     c54:	mov	x29, sp
     c58:	stp	x19, x20, [sp, #16]
     c5c:	mov	x19, x0
     c60:	mov	w20, w1
     c64:	add	x1, sp, #0xd0
     c68:	stp	x21, x22, [sp, #32]
     c6c:	mov	w21, w2
     c70:	and	w22, w3, #0xff
     c74:	mov	x2, #0x2                   	// #2
     c78:	str	x23, [sp, #48]
     c7c:	add	x23, sp, #0xb8
     c80:	stp	w20, w21, [sp, #208]
     c84:	bl	5cc <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
     c88:	ldr	x19, [x19, #8]
     c8c:	stp	w20, w21, [sp, #104]
     c90:	add	x1, x19, w0, uxtw #3
     c94:	lsr	x0, x0, #32
     c98:	add	x19, x19, x0, lsl #3
     c9c:	add	x0, sp, #0x58
     ca0:	stp	x1, x19, [sp, #88]
     ca4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     ca8:	add	x0, sp, #0x40
     cac:	stp	x19, x19, [sp, #64]
     cb0:	stp	w20, w21, [sp, #80]
     cb4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     cb8:	ldp	x1, x5, [sp, #64]
     cbc:	mov	x21, #0x0                   	// #0
     cc0:	ldr	x4, [sp, #80]
     cc4:	stp	x5, x4, [sp, #144]
     cc8:	ldp	x2, x3, [sp, #88]
     ccc:	mov	x19, x1
     cd0:	ldr	x0, [sp, #104]
     cd4:	stp	x2, x3, [sp, #112]
     cd8:	stp	x0, x1, [sp, #128]
     cdc:	stp	x1, x5, [sp, #160]
     ce0:	str	x4, [sp, #176]
     ce4:	stp	x2, x3, [sp, #184]
     ce8:	str	x0, [sp, #200]
     cec:	stp	x2, x3, [sp, #208]
     cf0:	str	x0, [sp, #224]
     cf4:	ldr	x0, [sp, #184]
     cf8:	cmp	x0, x19
     cfc:	b.eq	d24 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xd4>  // b.none
     d00:	ldr	x21, [x0]
     d04:	mov	x0, x21
     d08:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     d0c:	ldr	x0, [sp, #184]
     d10:	add	x0, x0, #0x8
     d14:	str	x0, [sp, #184]
     d18:	mov	x0, x23
     d1c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     d20:	b	cf4 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xa4>
     d24:	cbz	x21, d38 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xe8>
     d28:	mov	w1, w20
     d2c:	mov	x0, x21
     d30:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     d34:	and	w22, w0, #0xff
     d38:	mov	w0, w22
     d3c:	ldp	x19, x20, [sp, #16]
     d40:	ldp	x21, x22, [sp, #32]
     d44:	ldr	x23, [sp, #48]
     d48:	ldp	x29, x30, [sp], #256
     d4c:	ret

0000000000000d50 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE>:
     d50:	stp	x29, x30, [sp, #-224]!
     d54:	mov	w4, #0x0                   	// #0
     d58:	mov	w3, #0x0                   	// #0
     d5c:	mov	x29, sp
     d60:	stp	x21, x22, [sp, #32]
     d64:	add	x22, sp, #0x50
     d68:	add	x2, x22, #0x10
     d6c:	str	x2, [sp, #80]
     d70:	mov	x2, #0x1000000000          	// #68719476736
     d74:	stp	x19, x20, [sp, #16]
     d78:	mov	x19, x8
     d7c:	stp	x23, x24, [sp, #48]
     d80:	stp	x25, x26, [sp, #64]
     d84:	str	x2, [sp, #88]
     d88:	mov	w2, w1
     d8c:	mov	x1, x22
     d90:	bl	b2c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>
     d94:	ldr	w0, [sp, #88]
     d98:	ldr	x26, [sp, #80]
     d9c:	stp	xzr, xzr, [x19]
     da0:	lsl	x23, x0, #5
     da4:	str	xzr, [x19, #16]
     da8:	add	x20, x26, x0, lsl #3
     dac:	cbz	x0, e10 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xc0>
     db0:	mov	x0, x23
     db4:	bl	0 <_Znwm>
     db8:	mov	x21, x0
     dbc:	add	x23, x21, x23
     dc0:	mov	x24, x26
     dc4:	str	x23, [x19, #16]
     dc8:	mov	x23, x21
     dcc:	str	x21, [x19]
     dd0:	cmp	x20, x24
     dd4:	b.eq	e20 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xd0>  // b.none
     dd8:	ldr	x25, [x24]
     ddc:	add	x0, x23, #0x10
     de0:	str	x0, [x23]
     de4:	cbz	x25, e18 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xc8>
     de8:	mov	x0, x25
     dec:	bl	0 <strlen>
     df0:	add	x2, x25, x0
     df4:	mov	x0, x23
     df8:	mov	x1, x25
     dfc:	mov	w3, #0x0                   	// #0
     e00:	add	x24, x24, #0x8
     e04:	add	x23, x23, #0x20
     e08:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     e0c:	b	dd0 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0x80>
     e10:	mov	x21, #0x0                   	// #0
     e14:	b	dbc <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0x6c>
     e18:	mov	x2, #0xffffffffffffffff    	// #-1
     e1c:	b	df4 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xa4>
     e20:	sub	x20, x20, x26
     e24:	add	x22, x22, #0x10
     e28:	lsr	x20, x20, #3
     e2c:	add	x0, x21, x20, lsl #5
     e30:	str	x0, [x19, #8]
     e34:	ldr	x0, [sp, #80]
     e38:	cmp	x0, x22
     e3c:	b.eq	e44 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xf4>  // b.none
     e40:	bl	0 <free>
     e44:	mov	x0, x19
     e48:	ldp	x19, x20, [sp, #16]
     e4c:	ldp	x21, x22, [sp, #32]
     e50:	ldp	x23, x24, [sp, #48]
     e54:	ldp	x25, x26, [sp, #64]
     e58:	ldp	x29, x30, [sp], #224
     e5c:	ret

0000000000000e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>:
     e60:	stp	x29, x30, [sp, #-96]!
     e64:	mov	x29, sp
     e68:	stp	x19, x20, [sp, #16]
     e6c:	mov	x19, x0
     e70:	add	x20, sp, #0x40
     e74:	stp	x21, x22, [sp, #32]
     e78:	ldr	w22, [x0, #192]
     e7c:	str	x23, [sp, #48]
     e80:	add	x23, x0, #0x148
     e84:	cbnz	x1, efc <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x9c>
     e88:	add	x0, x20, #0x10
     e8c:	stp	x0, xzr, [sp, #64]
     e90:	strb	wzr, [sp, #80]
     e94:	mov	x0, #0x30                  	// #48
     e98:	bl	0 <_Znwm>
     e9c:	mov	x1, x20
     ea0:	mov	x21, x0
     ea4:	add	x0, x0, #0x10
     ea8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
     eac:	mov	x1, x23
     eb0:	mov	x0, x21
     eb4:	bl	0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
     eb8:	ldr	x0, [x19, #344]
     ebc:	add	x0, x0, #0x1
     ec0:	str	x0, [x19, #344]
     ec4:	mov	x0, x20
     ec8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     ecc:	ldr	x0, [x19, #336]
     ed0:	mov	x1, x20
     ed4:	ldr	x0, [x0, #16]
     ed8:	str	x0, [sp, #64]
     edc:	add	x0, x19, #0xb8
     ee0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     ee4:	mov	w0, w22
     ee8:	ldp	x19, x20, [sp, #16]
     eec:	ldp	x21, x22, [sp, #32]
     ef0:	ldr	x23, [sp, #48]
     ef4:	ldp	x29, x30, [sp], #96
     ef8:	ret
     efc:	add	x3, x20, #0x10
     f00:	add	x2, x1, x2
     f04:	mov	x0, x20
     f08:	str	x3, [sp, #64]
     f0c:	mov	w3, #0x0                   	// #0
     f10:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     f14:	b	e94 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x34>

0000000000000f18 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>:
     f18:	stp	x29, x30, [sp, #-48]!
     f1c:	mov	x29, sp
     f20:	stp	x19, x20, [sp, #16]
     f24:	mov	x20, x0
     f28:	stp	x21, x22, [sp, #32]
     f2c:	mov	x22, x3
     f30:	mov	x21, x4
     f34:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
     f38:	mov	w19, w0
     f3c:	mov	x1, x22
     f40:	mov	x2, x21
     f44:	mov	x0, x20
     f48:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
     f4c:	add	w1, w19, #0x1
     f50:	cmp	w1, w0
     f54:	b.eq	f78 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x60>  // b.none
     f58:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     f5c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     f60:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     f64:	add	x3, x3, #0x0
     f68:	add	x1, x1, #0x0
     f6c:	add	x0, x0, #0x0
     f70:	mov	w2, #0xde                  	// #222
     f74:	bl	0 <__assert_fail>
     f78:	mov	w0, w19
     f7c:	ldp	x19, x20, [sp, #16]
     f80:	ldp	x21, x22, [sp, #32]
     f84:	ldp	x29, x30, [sp], #48
     f88:	ret

0000000000000f8c <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
     f8c:	stp	x29, x30, [sp, #-224]!
     f90:	mov	x29, sp
     f94:	stp	x19, x20, [sp, #16]
     f98:	mov	x19, x0
     f9c:	mov	x20, x5
     fa0:	stp	x21, x22, [sp, #32]
     fa4:	mov	x0, x2
     fa8:	mov	x21, x4
     fac:	ldr	x22, [x19, #184]
     fb0:	str	x23, [sp, #48]
     fb4:	stp	x2, x3, [sp, #72]
     fb8:	add	x23, sp, #0xc8
     fbc:	str	x1, [sp, #88]
     fc0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
     fc4:	mov	x3, x21
     fc8:	mov	x2, x1
     fcc:	mov	x4, x20
     fd0:	mov	x1, x0
     fd4:	mov	x0, x22
     fd8:	bl	f18 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>
     fdc:	str	w0, [sp, #100]
     fe0:	add	x20, sp, #0x98
     fe4:	ldr	x0, [sp, #72]
     fe8:	add	x21, sp, #0xb0
     fec:	add	x22, x19, #0xc0
     ff0:	bl	44 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0>
     ff4:	stp	x0, x1, [sp, #120]
     ff8:	add	x1, sp, #0x78
     ffc:	mov	x0, x20
    1000:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1004:	ldr	x0, [sp, #72]
    1008:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    100c:	stp	x0, x1, [sp, #136]
    1010:	add	x1, sp, #0x88
    1014:	mov	x0, x21
    1018:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    101c:	mov	x8, x23
    1020:	mov	x1, x21
    1024:	mov	x0, x20
    1028:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    102c:	mov	x1, x23
    1030:	mov	x0, x19
    1034:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1038:	mov	x20, x0
    103c:	ldr	x0, [x19, #184]
    1040:	add	x19, sp, #0x70
    1044:	ldr	w1, [sp, #100]
    1048:	add	w1, w1, #0x1
    104c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1050:	mov	x8, x19
    1054:	add	x4, sp, #0x58
    1058:	add	x3, sp, #0x68
    105c:	add	x2, sp, #0x64
    1060:	mov	x1, x20
    1064:	str	x0, [sp, #104]
    1068:	add	x0, sp, #0x48
    106c:	bl	74 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_.isra.0>
    1070:	mov	x1, x19
    1074:	mov	x0, x22
    1078:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    107c:	mov	x0, x19
    1080:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1084:	mov	x0, x22
    1088:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    108c:	ldr	x0, [x0]
    1090:	ldp	x19, x20, [sp, #16]
    1094:	ldp	x21, x22, [sp, #32]
    1098:	ldr	x23, [sp, #48]
    109c:	ldp	x29, x30, [sp], #224
    10a0:	ret

00000000000010a4 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE>:
    10a4:	stp	x29, x30, [sp, #-32]!
    10a8:	mov	x29, sp
    10ac:	str	x19, [sp, #16]
    10b0:	mov	x19, x0
    10b4:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    10b8:	mov	w1, w0
    10bc:	mov	x0, x19
    10c0:	ldr	x19, [sp, #16]
    10c4:	ldp	x29, x30, [sp], #32
    10c8:	b	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>

00000000000010cc <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE>:
    10cc:	stp	x29, x30, [sp, #-208]!
    10d0:	mov	x29, sp
    10d4:	stp	x19, x20, [sp, #16]
    10d8:	mov	x19, x2
    10dc:	mov	x20, x0
    10e0:	stp	x21, x22, [sp, #32]
    10e4:	add	x21, sp, #0x88
    10e8:	add	x22, sp, #0xa0
    10ec:	stp	x23, x24, [sp, #48]
    10f0:	mov	x23, x3
    10f4:	mov	x24, x1
    10f8:	stp	x25, x26, [sp, #64]
    10fc:	add	x25, x0, #0xc0
    1100:	mov	x0, x2
    1104:	bl	44 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0>
    1108:	stp	x0, x1, [sp, #88]
    110c:	add	x1, sp, #0x58
    1110:	mov	x0, x21
    1114:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1118:	mov	x0, x19
    111c:	add	x26, sp, #0xb8
    1120:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1124:	stp	x0, x1, [sp, #104]
    1128:	add	x1, sp, #0x68
    112c:	mov	x0, x22
    1130:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1134:	mov	x8, x26
    1138:	mov	x1, x22
    113c:	mov	x0, x21
    1140:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1144:	mov	x1, x26
    1148:	mov	x0, x20
    114c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1150:	mov	x22, x0
    1154:	ldr	x20, [x20, #184]
    1158:	mov	x0, x19
    115c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1160:	mov	x2, x1
    1164:	mov	x1, x0
    1168:	mov	x0, x20
    116c:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1170:	mov	w21, w0
    1174:	mov	x1, x22
    1178:	add	x0, sp, #0x78
    117c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1180:	mov	x0, #0x58                  	// #88
    1184:	bl	0 <_Znwm>
    1188:	mov	x20, x0
    118c:	ldp	x3, x4, [sp, #120]
    1190:	mov	x6, x24
    1194:	mov	w5, w21
    1198:	mov	x2, x23
    119c:	mov	x1, x19
    11a0:	add	x19, sp, #0x50
    11a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    11a8:	str	x20, [sp, #80]
    11ac:	mov	x1, x19
    11b0:	mov	x0, x25
    11b4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    11b8:	mov	x0, x19
    11bc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    11c0:	mov	x0, x25
    11c4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    11c8:	ldr	x0, [x0]
    11cc:	ldp	x19, x20, [sp, #16]
    11d0:	ldp	x21, x22, [sp, #32]
    11d4:	ldp	x23, x24, [sp, #48]
    11d8:	ldp	x25, x26, [sp, #64]
    11dc:	ldp	x29, x30, [sp], #208
    11e0:	ret

00000000000011e4 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    11e4:	stp	x29, x30, [sp, #-224]!
    11e8:	mov	x29, sp
    11ec:	stp	x19, x20, [sp, #16]
    11f0:	mov	x19, x0
    11f4:	add	x20, sp, #0x98
    11f8:	stp	x21, x22, [sp, #32]
    11fc:	add	x22, x0, #0xc0
    1200:	add	x21, sp, #0xb0
    1204:	ldr	x0, [x0, #184]
    1208:	str	x23, [sp, #48]
    120c:	stp	x2, x3, [sp, #72]
    1210:	mov	x2, x5
    1214:	add	x23, sp, #0xc8
    1218:	str	x1, [sp, #88]
    121c:	mov	x1, x4
    1220:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1224:	str	w0, [sp, #100]
    1228:	ldr	x0, [sp, #72]
    122c:	bl	44 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0>
    1230:	stp	x0, x1, [sp, #120]
    1234:	add	x1, sp, #0x78
    1238:	mov	x0, x20
    123c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1240:	ldr	x0, [sp, #72]
    1244:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1248:	stp	x0, x1, [sp, #136]
    124c:	add	x1, sp, #0x88
    1250:	mov	x0, x21
    1254:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1258:	mov	x8, x23
    125c:	mov	x1, x21
    1260:	mov	x0, x20
    1264:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1268:	mov	x1, x23
    126c:	mov	x0, x19
    1270:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1274:	mov	x20, x0
    1278:	ldr	w1, [sp, #100]
    127c:	ldr	x0, [x19, #184]
    1280:	add	x19, sp, #0x70
    1284:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1288:	str	x0, [sp, #104]
    128c:	mov	x8, x19
    1290:	add	x4, sp, #0x58
    1294:	add	x3, sp, #0x68
    1298:	add	x2, sp, #0x64
    129c:	mov	x1, x20
    12a0:	add	x0, sp, #0x48
    12a4:	bl	74 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_.isra.0>
    12a8:	mov	x1, x19
    12ac:	mov	x0, x22
    12b0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    12b4:	mov	x0, x19
    12b8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    12bc:	mov	x0, x22
    12c0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    12c4:	ldr	x0, [x0]
    12c8:	ldp	x19, x20, [sp, #16]
    12cc:	ldp	x21, x22, [sp, #32]
    12d0:	ldr	x23, [sp, #48]
    12d4:	ldp	x29, x30, [sp], #224
    12d8:	ret

00000000000012dc <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    12dc:	stp	x29, x30, [sp, #-272]!
    12e0:	mov	x29, sp
    12e4:	stp	x19, x20, [sp, #16]
    12e8:	mov	x19, x0
    12ec:	mov	x0, x2
    12f0:	stp	x21, x22, [sp, #32]
    12f4:	add	x21, sp, #0xa8
    12f8:	add	x20, sp, #0xc0
    12fc:	stp	x23, x24, [sp, #48]
    1300:	add	x24, sp, #0x98
    1304:	add	x23, sp, #0xd8
    1308:	str	x25, [sp, #64]
    130c:	add	x22, sp, #0xf0
    1310:	stp	x4, x5, [sp, #88]
    1314:	stp	x2, x3, [sp, #104]
    1318:	str	x1, [sp, #120]
    131c:	ldr	x25, [x19, #184]
    1320:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1324:	stp	x0, x1, [sp, #152]
    1328:	mov	x1, x24
    132c:	mov	x0, x21
    1330:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1334:	add	x1, sp, #0x58
    1338:	mov	x0, x20
    133c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1340:	mov	x1, x20
    1344:	mov	x8, x23
    1348:	mov	x0, x21
    134c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1350:	mov	x8, x22
    1354:	mov	x0, x23
    1358:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    135c:	ldp	x1, x2, [sp, #240]
    1360:	mov	x0, x25
    1364:	add	x25, x19, #0xc0
    1368:	bl	e60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    136c:	str	w0, [sp, #132]
    1370:	mov	x0, x22
    1374:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1378:	ldr	x0, [sp, #104]
    137c:	bl	44 <_ZNK4llvm3opt6Option9getPrefixEv.isra.0>
    1380:	stp	x0, x1, [sp, #152]
    1384:	mov	x1, x24
    1388:	mov	x0, x20
    138c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1390:	ldr	x0, [sp, #104]
    1394:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1398:	stp	x0, x1, [sp, #168]
    139c:	mov	x1, x21
    13a0:	mov	x0, x23
    13a4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    13a8:	mov	x8, x22
    13ac:	mov	x1, x23
    13b0:	mov	x0, x20
    13b4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    13b8:	mov	x1, x22
    13bc:	mov	x0, x19
    13c0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    13c4:	mov	x20, x0
    13c8:	ldr	w1, [sp, #132]
    13cc:	ldr	x0, [x19, #184]
    13d0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    13d4:	mov	x19, x0
    13d8:	ldr	x0, [sp, #104]
    13dc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    13e0:	add	x19, x19, x1
    13e4:	str	x19, [sp, #136]
    13e8:	add	x19, sp, #0x90
    13ec:	add	x4, sp, #0x78
    13f0:	add	x3, sp, #0x88
    13f4:	add	x2, sp, #0x84
    13f8:	mov	x8, x19
    13fc:	mov	x1, x20
    1400:	add	x0, sp, #0x68
    1404:	bl	74 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_.isra.0>
    1408:	mov	x1, x19
    140c:	mov	x0, x25
    1410:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1414:	mov	x0, x19
    1418:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    141c:	mov	x0, x25
    1420:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1424:	ldr	x0, [x0]
    1428:	ldp	x19, x20, [sp, #16]
    142c:	ldp	x21, x22, [sp, #32]
    1430:	ldp	x23, x24, [sp, #48]
    1434:	ldr	x25, [sp, #64]
    1438:	ldp	x29, x30, [sp], #272
    143c:	ret

0000000000001440 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>:
    1440:	stp	x29, x30, [sp, #-112]!
    1444:	mov	x29, sp
    1448:	stp	x19, x20, [sp, #16]
    144c:	mov	x19, x0
    1450:	mov	x20, x1
    1454:	stp	x21, x22, [sp, #32]
    1458:	add	x21, x0, #0x8
    145c:	ldp	w1, w0, [x0, #16]
    1460:	stp	x23, x24, [sp, #48]
    1464:	stp	x25, x26, [sp, #64]
    1468:	cmp	w1, w0
    146c:	b.cc	1484 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x44>  // b.lo, b.ul, b.last
    1470:	add	x1, x19, #0x18
    1474:	mov	x0, x21
    1478:	mov	x3, #0x8                   	// #8
    147c:	mov	x2, #0x0                   	// #0
    1480:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1484:	ldr	w1, [x19, #16]
    1488:	add	x22, x19, #0x98
    148c:	ldr	x0, [x19, #8]
    1490:	add	x26, sp, #0x50
    1494:	add	x23, sp, #0x60
    1498:	add	x24, sp, #0x58
    149c:	mov	x25, #0xffffffff            	// #4294967295
    14a0:	str	x20, [x0, x1, lsl #3]
    14a4:	mov	x0, x21
    14a8:	ldr	w1, [x19, #16]
    14ac:	add	x1, x1, #0x1
    14b0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    14b4:	mov	x0, x20
    14b8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    14bc:	mov	x20, x0
    14c0:	mov	x21, x1
    14c4:	cbz	x20, 163c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x1fc>
    14c8:	ldr	w0, [x20, #32]
    14cc:	mov	x2, x26
    14d0:	mov	x1, x23
    14d4:	str	w0, [sp, #96]
    14d8:	mov	x0, x22
    14dc:	stur	x25, [sp, #100]
    14e0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    14e4:	tst	w0, #0xff
    14e8:	ldr	x2, [sp, #80]
    14ec:	b.eq	1520 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0xe0>  // b.none
    14f0:	ldr	x0, [x22]
    14f4:	ldr	x1, [x19, #152]
    14f8:	cmp	x1, x0
    14fc:	b.eq	15e0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x1a0>  // b.none
    1500:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1504:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1508:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    150c:	add	x3, x3, #0x0
    1510:	add	x1, x1, #0x0
    1514:	add	x0, x0, #0x0
    1518:	mov	w2, #0x4b9                 	// #1209
    151c:	b	1588 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x148>
    1520:	ldr	x0, [x19, #152]
    1524:	str	x2, [sp, #88]
    1528:	ldr	w1, [x19, #168]
    152c:	add	x0, x0, #0x1
    1530:	str	x0, [x19, #152]
    1534:	ldr	w0, [x19, #176]
    1538:	add	w2, w1, #0x1
    153c:	add	w3, w0, w0, lsl #1
    1540:	lsl	w1, w0, #1
    1544:	cmp	w3, w2, lsl #2
    1548:	b.hi	158c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x14c>  // b.pmore
    154c:	mov	x0, x22
    1550:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1554:	mov	x2, x24
    1558:	mov	x1, x23
    155c:	mov	x0, x22
    1560:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1564:	ldr	x2, [sp, #88]
    1568:	cbnz	x2, 15a8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x168>
    156c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1570:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1574:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1578:	add	x3, x3, #0x0
    157c:	add	x1, x1, #0x0
    1580:	add	x0, x0, #0x0
    1584:	mov	w2, #0x22f                 	// #559
    1588:	bl	0 <__assert_fail>
    158c:	ldr	w1, [x19, #172]
    1590:	sub	w1, w0, w1
    1594:	sub	w1, w1, w2
    1598:	cmp	w1, w0, lsr #3
    159c:	b.hi	1564 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x124>  // b.pmore
    15a0:	mov	w1, w0
    15a4:	b	154c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x10c>
    15a8:	ldr	w0, [x19, #168]
    15ac:	add	w0, w0, #0x1
    15b0:	str	w0, [x19, #168]
    15b4:	ldr	w0, [x2]
    15b8:	cmn	w0, #0x1
    15bc:	b.eq	15cc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x18c>  // b.none
    15c0:	ldr	w0, [x19, #172]
    15c4:	sub	w0, w0, #0x1
    15c8:	str	w0, [x19, #172]
    15cc:	ldr	w0, [sp, #96]
    15d0:	str	w0, [x2]
    15d4:	ldur	x0, [sp, #100]
    15d8:	stur	x0, [x2, #4]
    15dc:	b	14f0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0xb0>
    15e0:	ldr	w0, [x19, #16]
    15e4:	ldr	w1, [x2, #4]
    15e8:	sub	w0, w0, #0x1
    15ec:	cmp	w0, w1
    15f0:	csel	w0, w0, w1, ls  // ls = plast
    15f4:	str	w0, [x2, #4]
    15f8:	ldr	w0, [x19, #16]
    15fc:	str	w0, [x2, #8]
    1600:	cbnz	x21, 1624 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x1e4>
    1604:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1608:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    160c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0>
    1610:	add	x3, x3, #0x0
    1614:	add	x1, x1, #0x0
    1618:	add	x0, x0, #0x0
    161c:	mov	w2, #0x69                  	// #105
    1620:	b	1588 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x148>
    1624:	ldrh	w1, [x20, #40]
    1628:	mov	x0, x21
    162c:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1630:	mov	x20, x0
    1634:	mov	x21, x1
    1638:	b	14c4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x84>
    163c:	ldp	x19, x20, [sp, #16]
    1640:	ldp	x21, x22, [sp, #32]
    1644:	ldp	x23, x24, [sp, #48]
    1648:	ldp	x25, x26, [sp, #64]
    164c:	ldp	x29, x30, [sp], #112
    1650:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv>:
   0:	ldr	w0, [x0, #352]
   4:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>:
   0:	ldr	x0, [x0, #184]
   4:	ldr	w0, [x0, #352]
   8:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	ldr	w3, [x0, #192]
   4:	cmp	x3, w1, uxtw
   8:	b.hi	34 <_ZNK4llvm3opt12InputArgList12getArgStringEj+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  14:	adrp	x1, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0, #184]
  38:	mov	w2, w1
  3c:	ldr	x0, [x0, x2, lsl #3]
  40:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>:
   0:	ldr	x0, [x0, #184]
   4:	b	0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	orr	x0, x0, x0, lsr #1
   4:	orr	x0, x0, x0, lsr #2
   8:	orr	x0, x0, x0, lsr #4
   c:	orr	x0, x0, x0, lsr #8
  10:	orr	x0, x0, x0, lsr #16
  14:	orr	x0, x0, x0, lsr #32
  18:	add	x0, x0, #0x1
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	ldr	w2, [x0, #12]
   4:	cmp	x1, x2
   8:	b.ls	34 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x34>  // b.plast
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  14:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x43                  	// #67
  30:	bl	0 <__assert_fail>
  34:	str	w1, [x0, #8]
  38:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, #0x105                 	// #261
   8:	mov	x29, sp
   c:	stp	x1, xzr, [x0]
  10:	strh	w3, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x121                 	// #289
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	2c <_ZNK4llvm5Twine17isSingleStringRefEv+0x2c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	b.eq	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>  // b.none
  18:	sub	w0, w0, #0x3
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x3
  24:	cset	w0, ls  // ls = plast
  28:	ret
  2c:	mov	w0, #0x0                   	// #0
  30:	b	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  14:	tst	w0, #0xff
  18:	b.ne	3c <_ZNK4llvm5Twine18getSingleStringRefEv+0x3c>  // b.any
  1c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x1b8                 	// #440
  38:	bl	0 <__assert_fail>
  3c:	ldrb	w0, [x19, #16]
  40:	sub	w0, w0, #0x1
  44:	cmp	w0, #0x5
  48:	b.hi	64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>  // b.pmore
  4c:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	add	x1, x1, #0x0
  54:	ldrb	w0, [x1, w0, uxtw]
  58:	adr	x1, 64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>
  5c:	add	x0, x1, w0, sxtb #2
  60:	br	x0
  64:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  68:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  6c:	add	x1, x1, #0x0
  70:	add	x0, x0, #0x0
  74:	mov	w2, #0x1ba                 	// #442
  78:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  7c:	mov	x0, #0x0                   	// #0
  80:	mov	x1, #0x0                   	// #0
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret
  90:	ldr	x1, [x19]
  94:	add	x0, sp, #0x20
  98:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	ldp	x0, x1, [sp, #32]
  a0:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  a4:	ldr	x1, [x19]
  a8:	ldp	x0, x1, [x1]
  ac:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  b0:	ldr	x1, [x19]
  b4:	ldr	x0, [x1]
  b8:	ldr	w1, [x1, #8]
  bc:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	ldrb	w23, [x0, #16]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	stp	x21, x22, [sp, #32]
  1c:	cbz	w23, 2c <_ZNK4llvm5Twine6concatERKS0_+0x2c>
  20:	ldrb	w22, [x1, #16]
  24:	mov	x20, x1
  28:	cbnz	w22, 4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  2c:	mov	w0, #0x100                 	// #256
  30:	stp	xzr, xzr, [x19]
  34:	strh	w0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x21, x22, [sp, #32]
  40:	ldr	x23, [sp, #48]
  44:	ldp	x29, x30, [sp], #64
  48:	ret
  4c:	cmp	w23, #0x1
  50:	b.ne	68 <_ZNK4llvm5Twine6concatERKS0_+0x68>  // b.any
  54:	ldp	x0, x1, [x1]
  58:	stp	x0, x1, [x8]
  5c:	ldr	x0, [x20, #16]
  60:	str	x0, [x19, #16]
  64:	b	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>
  68:	mov	x21, x0
  6c:	cmp	w22, #0x1
  70:	b.ne	84 <_ZNK4llvm5Twine6concatERKS0_+0x84>  // b.any
  74:	ldp	x0, x1, [x0]
  78:	stp	x0, x1, [x8]
  7c:	ldr	x0, [x21, #16]
  80:	b	60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  84:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  88:	tst	w0, #0xff
  8c:	b.eq	e4 <_ZNK4llvm5Twine6concatERKS0_+0xe4>  // b.none
  90:	ldr	x21, [x21]
  94:	mov	x0, x20
  98:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  9c:	tst	w0, #0xff
  a0:	b.eq	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>  // b.none
  a4:	ldr	x20, [x20]
  a8:	stp	x21, x20, [x19]
  ac:	mov	x0, x19
  b0:	strb	w23, [x19, #16]
  b4:	strb	w22, [x19, #17]
  b8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  bc:	tst	w0, #0xff
  c0:	b.ne	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>  // b.any
  c4:	adrp	x3, 0 <_ZNK4llvm5Twine6concatERKS0_>
  c8:	adrp	x1, 0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	adrp	x0, 0 <_ZNK4llvm5Twine6concatERKS0_>
  d0:	add	x3, x3, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x0, x0, #0x0
  dc:	mov	w2, #0xb8                  	// #184
  e0:	bl	0 <__assert_fail>
  e4:	mov	w23, #0x2                   	// #2
  e8:	b	94 <_ZNK4llvm5Twine6concatERKS0_+0x94>
  ec:	mov	w22, #0x2                   	// #2
  f0:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	cbnz	x1, 34 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x34>
  14:	adrp	x3, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  18:	adrp	x1, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x6e                  	// #110
  30:	bl	0 <__assert_fail>
  34:	mov	x19, x0
  38:	ldr	x0, [x0, #8]
  3c:	cbnz	x0, 60 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x60>
  40:	adrp	x3, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  44:	adrp	x1, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  48:	adrp	x0, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  4c:	add	x3, x3, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x0, x0, #0x0
  58:	mov	w2, #0x6f                  	// #111
  5c:	b	30 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x30>
  60:	ldrh	w1, [x1, #42]
  64:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  68:	stp	x0, x1, [sp, #32]
  6c:	cbz	x0, 84 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x84>
  70:	add	x0, sp, #0x20
  74:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	ldp	x0, x1, [x19]
  88:	b	78 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x78>

Disassembly of section .text._ZNK4llvm3opt3Arg5claimEv:

0000000000000000 <_ZNK4llvm3opt3Arg5claimEv>:
   0:	ldr	x1, [x0, #16]
   4:	cmp	x1, #0x0
   8:	csel	x1, x1, x0, ne  // ne = any
   c:	ldrb	w0, [x1, #44]
  10:	orr	w0, w0, #0x1
  14:	strb	w0, [x1, #44]
  18:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x19, sp, #0x30
  10:	mov	x20, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x0
  1c:	add	x0, x19, #0x10
  20:	str	x0, [sp, #48]
  24:	mov	x0, #0x10000000000         	// #1099511627776
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [x21]
  30:	ldr	x22, [x0, #16]
  34:	mov	x0, x1
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	tst	w0, #0xff
  40:	b.eq	88 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x88>  // b.none
  44:	mov	x0, x20
  48:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  4c:	mov	x2, x1
  50:	mov	x1, x0
  54:	mov	x0, x21
  58:	blr	x22
  5c:	mov	x20, x0
  60:	add	x19, x19, #0x10
  64:	ldr	x0, [sp, #48]
  68:	cmp	x0, x19
  6c:	b.eq	74 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x74>  // b.none
  70:	bl	0 <free>
  74:	mov	x0, x20
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldp	x29, x30, [sp], #320
  84:	ret
  88:	mov	x1, x19
  8c:	mov	x0, x20
  90:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  94:	ldr	w2, [sp, #56]
  98:	ldr	x1, [sp, #48]
  9c:	b	54 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x54>

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	add	x0, x0, x1, lsl #3
  3c:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1]
   8:	ldr	x1, [x0, #8]
   c:	cmp	x2, x1
  10:	b.eq	3c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x3c>  // b.none
  14:	stp	x29, x30, [sp, #-16]!
  18:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  1c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x4b9                 	// #1209
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [x0, #16]
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	sub	x22, x2, x1
  1c:	mov	x21, x2
  20:	ldp	w2, w1, [x0, #8]
  24:	str	x23, [sp, #48]
  28:	asr	x23, x22, #3
  2c:	sub	x1, x1, x2
  30:	cmp	x1, x22, asr #3
  34:	b.cs	48 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x48>  // b.hs, b.nlast
  38:	add	x2, x23, x2
  3c:	add	x1, x0, #0x10
  40:	mov	x3, #0x8                   	// #8
  44:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  48:	cmp	x20, x21
  4c:	b.eq	68 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x68>  // b.none
  50:	ldr	w3, [x19, #8]
  54:	mov	x2, x22
  58:	ldr	x0, [x19]
  5c:	mov	x1, x20
  60:	add	x0, x0, x3, lsl #3
  64:	bl	0 <memcpy>
  68:	ldr	w1, [x19, #8]
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	add	x1, x1, x23
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	b	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldp	w2, w1, [x0, #8]
  18:	cmp	w2, w1
  1c:	b.cc	30 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x30>  // b.lo, b.ul, b.last
  20:	add	x1, x0, #0x10
  24:	mov	x3, #0x8                   	// #8
  28:	mov	x2, #0x0                   	// #0
  2c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  30:	ldr	w1, [x19, #8]
  34:	ldr	x0, [x19]
  38:	ldr	x2, [x20]
  3c:	str	x2, [x0, x1, lsl #3]
  40:	mov	x0, x19
  44:	ldr	w1, [x19, #8]
  48:	ldp	x19, x20, [sp, #16]
  4c:	add	x1, x1, #0x1
  50:	ldp	x29, x30, [sp], #32
  54:	b	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldr	x19, [x0]
  10:	cbz	x19, 30 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev+0x30>
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  1c:	mov	x0, x19
  20:	mov	x1, #0x58                  	// #88
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #12]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x1
  1c:	ldr	w1, [x19, #8]
  20:	stp	x23, x24, [sp, #48]
  24:	cmp	w1, w0
  28:	b.cc	ec <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xec>  // b.lo, b.ul, b.last
  2c:	mov	w0, w0
  30:	add	x0, x0, #0x2
  34:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  38:	mov	x1, #0xffffffff            	// #4294967295
  3c:	cmp	x0, x1
  40:	stp	x0, x1, [sp, #64]
  44:	add	x0, sp, #0x40
  48:	add	x1, sp, #0x48
  4c:	csel	x0, x0, x1, ls  // ls = plast
  50:	ldr	x23, [x0]
  54:	lsl	x20, x23, #3
  58:	mov	x0, x20
  5c:	bl	0 <malloc>
  60:	mov	x21, x0
  64:	cbnz	x0, 7c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x7c>
  68:	cbz	x20, a8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xa8>
  6c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  70:	mov	w1, #0x1                   	// #1
  74:	add	x0, x0, #0x0
  78:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  7c:	ldr	x2, [x19]
  80:	mov	x1, x21
  84:	ldr	w0, [x19, #8]
  88:	lsl	x20, x0, #3
  8c:	add	x0, x2, x0, lsl #3
  90:	cmp	x0, x2
  94:	b.eq	b0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xb0>  // b.none
  98:	ldr	x3, [x2]
  9c:	str	xzr, [x2], #8
  a0:	str	x3, [x1], #8
  a4:	b	90 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x90>
  a8:	mov	x20, #0x1                   	// #1
  ac:	b	58 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x58>
  b0:	ldr	x24, [x19]
  b4:	add	x20, x24, x20
  b8:	cmp	x24, x20
  bc:	b.eq	d0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xd0>  // b.none
  c0:	sub	x20, x20, #0x8
  c4:	mov	x0, x20
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  cc:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xb8>
  d0:	mov	x1, x19
  d4:	ldr	x0, [x1], #16
  d8:	cmp	x0, x1
  dc:	b.eq	e4 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0xe4>  // b.none
  e0:	bl	0 <free>
  e4:	str	x21, [x19]
  e8:	str	w23, [x19, #12]
  ec:	ldr	w1, [x19, #8]
  f0:	ldr	x0, [x19]
  f4:	ldr	x2, [x22]
  f8:	ldp	x23, x24, [sp, #48]
  fc:	str	xzr, [x22]
 100:	str	x2, [x0, x1, lsl #3]
 104:	mov	x0, x19
 108:	ldp	x19, x20, [sp, #16]
 10c:	add	x1, x1, #0x1
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x29, x30, [sp], #80
 118:	b	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>:
   0:	ldr	w1, [x0, #8]
   4:	cbnz	w1, 30 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  10:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0xa7                  	// #167
  2c:	bl	0 <__assert_fail>
  30:	ldr	x0, [x0]
  34:	mov	x2, #0xfffffffffffffff8    	// #-8
  38:	add	x1, x2, w1, uxtw #3
  3c:	add	x0, x0, x1
  40:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	ldr	x2, [x0, #8]
   4:	ldr	x1, [x0]
   8:	cmp	x1, x2
   c:	b.eq	24 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x24>  // b.none
  10:	ldr	x3, [x1]
  14:	cbnz	x3, 24 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x24>
  18:	add	x1, x1, #0x8
  1c:	str	x1, [x0]
  20:	b	4 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x4>
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	ldr	x2, [x0, #8]
   4:	ldr	x1, [x0]
   8:	cmp	x1, x2
   c:	b.eq	24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x24>  // b.none
  10:	ldr	x3, [x1]
  14:	cbnz	x3, 24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x24>
  18:	add	x1, x1, #0x8
  1c:	str	x1, [x0]
  20:	b	4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x4>
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x1, [x19]
  14:	cmp	x0, x1
  18:	b.eq	48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>  // b.none
  1c:	ldr	x0, [x0]
  20:	cbnz	x0, 34 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x34>
  24:	ldr	x0, [x19]
  28:	add	x0, x0, #0x8
  2c:	str	x0, [x19]
  30:	b	10 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x10>
  34:	ldr	w1, [x19, #16]
  38:	cbz	w1, 24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x24>
  3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  40:	tst	w0, #0xff
  44:	b.eq	24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x24>  // b.none
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x1, #0x8
  18:	str	x1, [x0]
  1c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>:
   0:	ldr	w3, [x0, #24]
   4:	cbnz	w3, 14 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x14>
   8:	str	xzr, [x2]
   c:	mov	w0, #0x0                   	// #0
  10:	ret
  14:	ldr	w5, [x1]
  18:	cmn	w5, #0x3
  1c:	b.ls	48 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x48>  // b.plast
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  28:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x250                 	// #592
  44:	bl	0 <__assert_fail>
  48:	ldr	x8, [x0, #8]
  4c:	mov	w0, #0x25                  	// #37
  50:	sub	w3, w3, #0x1
  54:	mov	w4, #0x1                   	// #1
  58:	mul	w0, w5, w0
  5c:	mov	x1, #0x0                   	// #0
  60:	mov	w9, #0xc                   	// #12
  64:	and	w0, w0, w3
  68:	umull	x7, w0, w9
  6c:	add	x6, x8, x7
  70:	ldr	w7, [x8, x7]
  74:	cmp	w5, w7
  78:	b.ne	88 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x88>  // b.any
  7c:	mov	w0, #0x1                   	// #1
  80:	str	x6, [x2]
  84:	ret
  88:	cmn	w7, #0x1
  8c:	b.ne	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xa0>  // b.any
  90:	cmp	x1, #0x0
  94:	csel	x1, x1, x6, ne  // ne = any
  98:	str	x1, [x2]
  9c:	b	c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xc>
  a0:	cmn	w7, #0x2
  a4:	b.ne	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xb0>  // b.any
  a8:	cmp	x1, #0x0
  ac:	csel	x1, x1, x6, ne  // ne = any
  b0:	add	w0, w0, w4
  b4:	add	w4, w4, #0x1
  b8:	and	w0, w3, w0
  bc:	b	68 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x68>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x2
  10:	add	x2, sp, #0x28
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>
  18:	ldr	x1, [sp, #40]
  1c:	str	x1, [x19]
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x2, #0x1                   	// #1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	mov	x20, x8
  18:	str	x21, [sp, #32]
  1c:	mov	w21, w1
  20:	add	x1, sp, #0xa8
  24:	str	w21, [sp, #168]
  28:	bl	5cc <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  2c:	str	w21, [sp, #64]
  30:	ldr	x19, [x19, #8]
  34:	add	x1, x19, w0, uxtw #3
  38:	lsr	x0, x0, #32
  3c:	add	x19, x19, x0, lsl #3
  40:	add	x0, sp, #0x30
  44:	stp	x1, x19, [sp, #48]
  48:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  4c:	add	x0, sp, #0x48
  50:	stp	x19, x19, [sp, #72]
  54:	str	w21, [sp, #88]
  58:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  5c:	ldp	x0, x1, [sp, #48]
  60:	stp	x0, x1, [x20]
  64:	ldr	x0, [sp, #64]
  68:	ldr	x21, [sp, #32]
  6c:	str	x0, [x20, #16]
  70:	ldp	x0, x1, [sp, #72]
  74:	stp	x0, x1, [x20, #24]
  78:	ldr	x0, [sp, #88]
  7c:	str	x0, [x20, #40]
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x29, x30, [sp], #192
  88:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	add	x22, x0, #0x1c
  18:	ldp	x0, x1, [x19]
  1c:	cmp	x0, x1
  20:	b.eq	68 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x68>  // b.none
  24:	ldr	x21, [x0]
  28:	cbz	x21, 58 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x58>
  2c:	add	x20, x19, #0x10
  30:	cmp	x20, x22
  34:	b.eq	58 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x58>  // b.none
  38:	ldr	w1, [x20]
  3c:	cbz	w1, 58 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x58>
  40:	mov	x0, x21
  44:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  48:	tst	w0, #0xff
  4c:	b.ne	68 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x68>  // b.any
  50:	add	x20, x20, #0x4
  54:	b	30 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x30>
  58:	ldr	x0, [x19]
  5c:	add	x0, x0, #0x8
  60:	str	x0, [x19]
  64:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x18>
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	stp	x29, x30, [sp, #-256]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x8
  14:	stp	x21, x22, [sp, #32]
  18:	mov	w21, w3
  1c:	mov	w22, w2
  20:	mov	x2, #0x3                   	// #3
  24:	str	x23, [sp, #48]
  28:	mov	w23, w1
  2c:	add	x1, sp, #0xe0
  30:	str	w23, [sp, #224]
  34:	stp	w22, w3, [sp, #228]
  38:	bl	5cc <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  3c:	ldr	x19, [x19, #8]
  40:	stp	w23, w22, [sp, #80]
  44:	str	w21, [sp, #88]
  48:	add	x1, x19, w0, uxtw #3
  4c:	lsr	x0, x0, #32
  50:	add	x19, x19, x0, lsl #3
  54:	add	x0, sp, #0x40
  58:	stp	x1, x19, [sp, #64]
  5c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  60:	add	x0, sp, #0x60
  64:	stp	x19, x19, [sp, #96]
  68:	stp	w23, w22, [sp, #112]
  6c:	str	w21, [sp, #120]
  70:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  74:	ldp	x0, x1, [sp, #64]
  78:	stp	x0, x1, [x20]
  7c:	ldp	x0, x1, [sp, #80]
  80:	stp	x0, x1, [x20, #16]
  84:	ldp	x0, x1, [sp, #96]
  88:	stp	x0, x1, [x20, #32]
  8c:	ldp	x0, x1, [sp, #112]
  90:	stp	x0, x1, [x20, #48]
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp], #256
  a4:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>:
   0:	ldr	w1, [x0, #24]
   4:	str	xzr, [x0, #16]
   8:	sub	w2, w1, #0x1
   c:	tst	w2, w1
  10:	b.eq	3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x3c>  // b.none
  14:	stp	x29, x30, [sp, #-16]!
  18:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  1c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x15b                 	// #347
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [x0, #8]
  40:	mov	w2, #0xc                   	// #12
  44:	umaddl	x1, w1, w2, x0
  48:	mov	w2, #0xffffffff            	// #-1
  4c:	cmp	x0, x1
  50:	b.eq	5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x5c>  // b.none
  54:	str	w2, [x0], #12
  58:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x4c>
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x1, [x19]
  14:	cmp	x0, x1
  18:	b.eq	64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x64>  // b.none
  1c:	ldr	x20, [x0]
  20:	cbz	x20, 54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x54>
  24:	ldr	w1, [x19, #16]
  28:	cbz	w1, 54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x54>
  2c:	mov	x0, x20
  30:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x64>  // b.any
  3c:	ldr	w1, [x19, #20]
  40:	cbz	w1, 54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x54>
  44:	mov	x0, x20
  48:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  4c:	tst	w0, #0xff
  50:	b.ne	64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x64>  // b.any
  54:	ldr	x0, [x19]
  58:	add	x0, x0, #0x8
  5c:	str	x0, [x19]
  60:	b	10 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x10>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w20, #0xc                   	// #12
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	w22, [x0, #24]
  1c:	stp	x23, x24, [sp, #48]
  20:	ldr	x21, [x0, #8]
  24:	sub	w0, w1, #0x1
  28:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  2c:	cmp	w0, #0x40
  30:	mov	w1, #0x40                  	// #64
  34:	csel	w0, w0, w1, cs  // cs = hs, nlast
  38:	str	w0, [x19, #24]
  3c:	umull	x0, w0, w20
  40:	bl	0 <_Znwm>
  44:	str	x0, [x19, #8]
  48:	cbnz	x21, 68 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x68>
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x23, x24, [sp, #48]
  60:	ldp	x29, x30, [sp], #80
  64:	ret
  68:	umull	x22, w22, w20
  6c:	add	x24, sp, #0x48
  70:	mov	x20, x21
  74:	mov	x0, x19
  78:	add	x23, x21, x22
  7c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  80:	cmp	x23, x20
  84:	b.eq	f4 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xf4>  // b.none
  88:	ldr	w0, [x20]
  8c:	cmn	w0, #0x3
  90:	b.hi	ec <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xec>  // b.pmore
  94:	mov	x2, x24
  98:	mov	x1, x20
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  a4:	tst	w0, #0xff
  a8:	b.eq	cc <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xcc>  // b.none
  ac:	adrp	x3, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  b0:	adrp	x1, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  b4:	adrp	x0, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  b8:	add	x3, x3, #0x0
  bc:	add	x1, x1, #0x0
  c0:	add	x0, x0, #0x0
  c4:	mov	w2, #0x17a                 	// #378
  c8:	bl	0 <__assert_fail>
  cc:	ldr	x0, [sp, #72]
  d0:	ldr	w1, [x20]
  d4:	str	w1, [x0]
  d8:	ldur	x1, [x20, #4]
  dc:	stur	x1, [x0, #4]
  e0:	ldr	w0, [x19, #16]
  e4:	add	w0, w0, #0x1
  e8:	str	w0, [x19, #16]
  ec:	add	x20, x20, #0xc
  f0:	b	80 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x80>
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	bl	0 <_ZdlPvm>
 100:	b	54 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x54>

Option.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
   8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
   c:	mov	x29, sp
  10:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  14:	add	x3, x3, #0x0
  18:	add	x1, x1, #0x0
  1c:	add	x0, x0, #0x0
  20:	mov	w2, #0x58                  	// #88
  24:	bl	0 <__assert_fail>

0000000000000028 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>:
  28:	stp	x29, x30, [sp, #-16]!
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  30:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  34:	mov	x29, sp
  38:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  3c:	add	x3, x3, #0x0
  40:	add	x1, x1, #0x0
  44:	add	x0, x0, #0x0
  48:	mov	w2, #0x5d                  	// #93
  4c:	bl	0 <__assert_fail>

0000000000000050 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>:
  50:	stp	x29, x30, [sp, #-16]!
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  58:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  5c:	mov	x29, sp
  60:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  64:	add	x3, x3, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x0, x0, #0x0
  70:	mov	w2, #0x63                  	// #99
  74:	bl	0 <__assert_fail>

0000000000000078 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0>:
  78:	stp	x29, x30, [sp, #-16]!
  7c:	mov	x29, sp
  80:	cbnz	x0, a4 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0+0x2c>
  84:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  88:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  90:	add	x3, x3, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x0, x0, #0x0
  9c:	mov	w2, #0x76                  	// #118
  a0:	bl	0 <__assert_fail>
  a4:	ldr	x0, [x0, #48]
  a8:	cbz	x0, d4 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0+0x5c>
  ac:	ldrb	w1, [x0]
  b0:	cbnz	w1, d4 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0+0x5c>
  b4:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  b8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  bc:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  c0:	add	x3, x3, #0x0
  c4:	add	x1, x1, #0x0
  c8:	add	x0, x0, #0x0
  cc:	mov	w2, #0x77                  	// #119
  d0:	b	a0 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0+0x28>
  d4:	ldp	x29, x30, [sp], #16
  d8:	ret

00000000000000dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>:
  dc:	stp	x29, x30, [sp, #-48]!
  e0:	mov	x29, sp
  e4:	str	x19, [sp, #16]
  e8:	mov	x19, x0
  ec:	stp	x1, x2, [x0]
  f0:	cbz	x1, 134 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x58>
  f4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
  f8:	cbz	x0, 134 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x58>
  fc:	mov	x0, x19
 100:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 104:	stp	x0, x1, [sp, #32]
 108:	add	x0, sp, #0x20
 10c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 110:	cbz	x0, 134 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x58>
 114:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 118:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 11c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 120:	add	x3, x3, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x0, x0, #0x0
 12c:	mov	w2, #0x1e                  	// #30
 130:	bl	0 <__assert_fail>
 134:	ldr	x0, [x19]
 138:	cbz	x0, 1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x104>
 13c:	bl	78 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0>
 140:	cbz	x0, 1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x104>
 144:	mov	x0, x19
 148:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 14c:	cbnz	x0, 170 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x94>
 150:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 154:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 158:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 15c:	add	x3, x3, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x0, x0, #0x0
 168:	mov	w2, #0x22                  	// #34
 16c:	b	130 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x54>
 170:	ldr	x0, [x19]
 174:	cbnz	x0, 17c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xa0>
 178:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
 17c:	ldrb	w0, [x0, #36]
 180:	cmp	w0, #0x3
 184:	b.eq	1a8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xcc>  // b.none
 188:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 18c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 190:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 194:	add	x3, x3, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x0, x0, #0x0
 1a0:	mov	w2, #0x23                  	// #35
 1a4:	b	130 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x54>
 1a8:	mov	x0, x19
 1ac:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 1b0:	cbz	x0, 178 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x9c>
 1b4:	ldrb	w0, [x0, #36]
 1b8:	cmp	w0, #0x3
 1bc:	b.ne	1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x104>  // b.any
 1c0:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 1c4:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 1c8:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 1cc:	add	x3, x3, #0x0
 1d0:	add	x1, x1, #0x0
 1d4:	add	x0, x0, #0x0
 1d8:	mov	w2, #0x24                  	// #36
 1dc:	b	130 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x54>
 1e0:	ldr	x19, [sp, #16]
 1e4:	ldp	x29, x30, [sp], #48
 1e8:	ret

00000000000001ec <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>:
 1ec:	stp	x29, x30, [sp, #-96]!
 1f0:	mov	x29, sp
 1f4:	stp	x19, x20, [sp, #16]
 1f8:	mov	x20, x0
 1fc:	mov	x19, x1
 200:	mov	x0, x19
 204:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 208:	add	x1, x1, #0x0
 20c:	stp	x21, x22, [sp, #32]
 210:	str	x23, [sp, #48]
 214:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 218:	ldr	x0, [x20]
 21c:	cbnz	x0, 224 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x38>
 220:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
 224:	ldrb	w1, [x0, #36]
 228:	cmp	w1, #0xc
 22c:	b.hi	258 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x6c>  // b.pmore
 230:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 234:	add	x0, x0, #0x0
 238:	ldrb	w0, [x0, w1, uxtw]
 23c:	adr	x1, 248 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x5c>
 240:	add	x0, x1, w0, sxtb #2
 244:	br	x0
 248:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 24c:	add	x1, x1, #0x0
 250:	mov	x0, x19
 254:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 258:	ldr	x0, [x20]
 25c:	ldr	x0, [x0]
 260:	cbz	x0, 358 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
 264:	mov	x0, x19
 268:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 26c:	add	x1, x1, #0x0
 270:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 274:	ldr	x0, [x20]
 278:	adrp	x22, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 27c:	adrp	x23, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 280:	add	x22, x22, #0x0
 284:	add	x23, x23, #0x0
 288:	ldr	x21, [x0]
 28c:	ldr	x0, [x21]
 290:	cbz	x0, 34c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x160>
 294:	mov	x0, x19
 298:	mov	w1, #0x22                  	// #34
 29c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2a0:	ldr	x1, [x21]
 2a4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2a8:	ldr	x1, [x21, #8]!
 2ac:	cmp	x1, #0x0
 2b0:	csel	x1, x23, x22, eq  // eq = none
 2b4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2b8:	b	28c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xa0>
 2bc:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2c0:	add	x1, x1, #0x0
 2c4:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 2c8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2cc:	add	x1, x1, #0x0
 2d0:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 2d4:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2d8:	add	x1, x1, #0x0
 2dc:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 2e0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2e4:	add	x1, x1, #0x0
 2e8:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 2ec:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2f0:	add	x1, x1, #0x0
 2f4:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 2f8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 2fc:	add	x1, x1, #0x0
 300:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 304:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 308:	add	x1, x1, #0x0
 30c:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 310:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 314:	add	x1, x1, #0x0
 318:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 31c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 320:	add	x1, x1, #0x0
 324:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 328:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 32c:	add	x1, x1, #0x0
 330:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 334:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 338:	add	x1, x1, #0x0
 33c:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 340:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 344:	add	x1, x1, #0x0
 348:	b	250 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x64>
 34c:	mov	x0, x19
 350:	mov	w1, #0x5d                  	// #93
 354:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 358:	mov	x0, x19
 35c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 360:	add	x1, x1, #0x0
 364:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 368:	mov	x22, x0
 36c:	ldr	x0, [x20]
 370:	cbnz	x0, 378 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x18c>
 374:	bl	50 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
 378:	ldr	x1, [x0, #8]
 37c:	add	x21, sp, #0x50
 380:	mov	x0, x21
 384:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 388:	ldp	x1, x2, [sp, #80]
 38c:	mov	x0, x22
 390:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 394:	mov	w1, #0x22                  	// #34
 398:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 39c:	mov	x0, x20
 3a0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3a4:	stp	x0, x1, [sp, #64]
 3a8:	cbz	x0, 3c8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1dc>
 3ac:	mov	x0, x19
 3b0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3b4:	add	x1, x1, #0x0
 3b8:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3bc:	mov	x1, x19
 3c0:	add	x0, sp, #0x40
 3c4:	bl	1ec <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 3c8:	mov	x0, x20
 3cc:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3d0:	stp	x0, x1, [sp, #80]
 3d4:	cbz	x0, 3f4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x208>
 3d8:	mov	x0, x19
 3dc:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3e0:	add	x1, x1, #0x0
 3e4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 3e8:	mov	x1, x19
 3ec:	mov	x0, x21
 3f0:	bl	1ec <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 3f4:	ldr	x0, [x20]
 3f8:	cbz	x0, 220 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x34>
 3fc:	ldrb	w0, [x0, #36]
 400:	cmp	w0, #0xa
 404:	b.ne	424 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x238>  // b.any
 408:	mov	x0, x19
 40c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 410:	add	x1, x1, #0x0
 414:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 418:	ldr	x1, [x20]
 41c:	ldrb	w1, [x1, #37]
 420:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 424:	mov	x0, x19
 428:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 42c:	add	x1, x1, #0x0
 430:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 434:	ldp	x19, x20, [sp, #16]
 438:	ldp	x21, x22, [sp, #32]
 43c:	ldr	x23, [sp, #48]
 440:	ldp	x29, x30, [sp], #96
 444:	ret

0000000000000448 <_ZNK4llvm3opt6Option4dumpEv>:
 448:	stp	x29, x30, [sp, #-32]!
 44c:	mov	x29, sp
 450:	str	x19, [sp, #16]
 454:	mov	x19, x0
 458:	bl	0 <_ZN4llvm4dbgsEv>
 45c:	mov	x1, x0
 460:	mov	x0, x19
 464:	ldr	x19, [sp, #16]
 468:	ldp	x29, x30, [sp], #32
 46c:	b	1ec <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>

0000000000000470 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>:
 470:	stp	x29, x30, [sp, #-64]!
 474:	mov	x29, sp
 478:	stp	x19, x20, [sp, #16]
 47c:	mov	x20, x0
 480:	mov	w19, w1
 484:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 488:	stp	x0, x1, [sp, #32]
 48c:	cbz	x0, 4ac <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x3c>
 490:	mov	w1, w19
 494:	add	x0, sp, #0x20
 498:	bl	470 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 49c:	and	w0, w0, #0xff
 4a0:	ldp	x19, x20, [sp, #16]
 4a4:	ldp	x29, x30, [sp], #64
 4a8:	ret
 4ac:	ldr	x0, [x20]
 4b0:	cbnz	x0, 4b8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x48>
 4b4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 4b8:	ldr	w0, [x0, #32]
 4bc:	cmp	w19, w0
 4c0:	b.eq	4e0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x70>  // b.none
 4c4:	mov	x0, x20
 4c8:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 4cc:	stp	x0, x1, [sp, #48]
 4d0:	cbz	x0, 4e8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x78>
 4d4:	mov	w1, w19
 4d8:	add	x0, sp, #0x30
 4dc:	b	498 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x28>
 4e0:	mov	w0, #0x1                   	// #1
 4e4:	b	4a0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x30>
 4e8:	mov	w0, #0x0                   	// #0
 4ec:	b	4a0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x30>

00000000000004f0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>:
 4f0:	sub	sp, sp, #0x90
 4f4:	stp	x29, x30, [sp, #16]
 4f8:	add	x29, sp, #0x10
 4fc:	stp	x23, x24, [sp, #64]
 500:	mov	x23, x0
 504:	ldr	x0, [x1]
 508:	stp	x19, x20, [sp, #32]
 50c:	mov	x19, x1
 510:	mov	x20, x2
 514:	ldr	w1, [x2]
 518:	ldr	x2, [x0]
 51c:	stp	x21, x22, [sp, #48]
 520:	mov	x0, x19
 524:	stp	x25, x26, [sp, #80]
 528:	mov	w22, w3
 52c:	str	x27, [sp, #96]
 530:	blr	x2
 534:	mov	x24, x0
 538:	ldr	x0, [x23]
 53c:	cbnz	x0, 544 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x54>
 540:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
 544:	ldrb	w0, [x0, #36]
 548:	sub	w0, w0, #0x3
 54c:	cmp	w0, #0x9
 550:	b.hi	b3c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x64c>  // b.pmore
 554:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 558:	add	x1, x1, #0x0
 55c:	ldrh	w0, [x1, w0, uxtw #1]
 560:	adr	x1, 56c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7c>
 564:	add	x0, x1, w0, sxth #2
 568:	br	x0
 56c:	ldr	x0, [x19]
 570:	ldr	w1, [x20]
 574:	ldr	x2, [x0]
 578:	mov	x0, x19
 57c:	blr	x2
 580:	bl	0 <strlen>
 584:	cmp	x22, x0
 588:	b.ne	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.any
 58c:	ldp	x26, x27, [x23]
 590:	ldr	w19, [x20]
 594:	add	w0, w19, #0x1
 598:	str	w0, [x20]
 59c:	mov	x0, #0x58                  	// #88
 5a0:	bl	0 <_Znwm>
 5a4:	mov	x21, x0
 5a8:	mov	w5, w19
 5ac:	mov	x3, x24
 5b0:	mov	x4, x22
 5b4:	mov	x1, x26
 5b8:	mov	x2, x27
 5bc:	mov	x6, #0x0                   	// #0
 5c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5c4:	mov	x0, x21
 5c8:	ldp	x29, x30, [sp, #16]
 5cc:	ldp	x19, x20, [sp, #32]
 5d0:	ldp	x21, x22, [sp, #48]
 5d4:	ldp	x23, x24, [sp, #64]
 5d8:	ldp	x25, x26, [sp, #80]
 5dc:	ldr	x27, [sp, #96]
 5e0:	add	sp, sp, #0x90
 5e4:	ret
 5e8:	ldr	x0, [x19]
 5ec:	ldr	w1, [x20]
 5f0:	ldr	x2, [x0]
 5f4:	mov	x0, x19
 5f8:	blr	x2
 5fc:	add	x19, x0, x22
 600:	ldp	x26, x27, [x23]
 604:	ldr	w23, [x20]
 608:	add	w0, w23, #0x1
 60c:	str	w0, [x20]
 610:	mov	x0, #0x58                  	// #88
 614:	bl	0 <_Znwm>
 618:	mov	x21, x0
 61c:	mov	x6, x19
 620:	mov	w5, w23
 624:	mov	x7, #0x0                   	// #0
 628:	b	78c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x29c>
 62c:	ldr	x0, [x19]
 630:	add	x25, sp, #0x88
 634:	ldr	w1, [x20]
 638:	ldr	x2, [x0]
 63c:	mov	x0, x19
 640:	blr	x2
 644:	add	x19, x0, x22
 648:	ldp	x26, x27, [x23]
 64c:	ldr	w23, [x20]
 650:	add	w0, w23, #0x1
 654:	str	w0, [x20]
 658:	mov	x0, #0x58                  	// #88
 65c:	mov	x20, x19
 660:	bl	0 <_Znwm>
 664:	mov	x21, x0
 668:	mov	x1, x26
 66c:	add	x26, x21, #0x30
 670:	mov	w5, w23
 674:	mov	x3, x24
 678:	mov	x4, x22
 67c:	mov	x2, x27
 680:	mov	x6, #0x0                   	// #0
 684:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 688:	ldrb	w23, [x20]
 68c:	cmp	w23, #0x2c
 690:	ccmp	w23, #0x0, #0x4, ne  // ne = any
 694:	b.ne	6d8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1e8>  // b.any
 698:	cmp	x20, x19
 69c:	b.eq	6d0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1e0>  // b.none
 6a0:	sub	x24, x20, x19
 6a4:	add	x0, x24, #0x1
 6a8:	bl	0 <_Znam>
 6ac:	mov	x22, x0
 6b0:	mov	x2, x24
 6b4:	mov	x1, x19
 6b8:	bl	0 <memcpy>
 6bc:	mov	x1, x25
 6c0:	mov	x0, x26
 6c4:	strb	wzr, [x22, x24]
 6c8:	str	x22, [sp, #136]
 6cc:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 6d0:	cbz	w23, 6e0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1f0>
 6d4:	add	x19, x20, #0x1
 6d8:	add	x20, x20, #0x1
 6dc:	b	688 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x198>
 6e0:	ldrb	w0, [x21, #44]
 6e4:	orr	w0, w0, #0x2
 6e8:	strb	w0, [x21, #44]
 6ec:	b	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>
 6f0:	ldr	x0, [x19]
 6f4:	ldr	w1, [x20]
 6f8:	ldr	x2, [x0]
 6fc:	mov	x0, x19
 700:	blr	x2
 704:	bl	0 <strlen>
 708:	cmp	x22, x0
 70c:	b.ne	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.any
 710:	ldr	w21, [x20]
 714:	ldr	x0, [x19]
 718:	add	w21, w21, #0x2
 71c:	str	w21, [x20]
 720:	ldr	x1, [x0, #8]
 724:	mov	x0, x19
 728:	blr	x1
 72c:	cmp	w21, w0
 730:	b.hi	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.pmore
 734:	ldr	x0, [x19]
 738:	ldr	w1, [x20]
 73c:	ldr	x2, [x0]
 740:	sub	w1, w1, #0x1
 744:	mov	x0, x19
 748:	blr	x2
 74c:	cbz	x0, b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>
 750:	ldr	x0, [x19]
 754:	ldr	w1, [x20]
 758:	ldp	x26, x27, [x23]
 75c:	sub	w1, w1, #0x1
 760:	ldr	x2, [x0]
 764:	mov	x0, x19
 768:	blr	x2
 76c:	mov	x19, x0
 770:	mov	x0, #0x58                  	// #88
 774:	bl	0 <_Znwm>
 778:	ldr	w5, [x20]
 77c:	mov	x21, x0
 780:	mov	x6, x19
 784:	mov	x7, #0x0                   	// #0
 788:	sub	w5, w5, #0x2
 78c:	mov	x3, x24
 790:	mov	x4, x22
 794:	mov	x1, x26
 798:	mov	x2, x27
 79c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
 7a0:	b	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>
 7a4:	ldr	x0, [x19]
 7a8:	ldr	w1, [x20]
 7ac:	ldr	x2, [x0]
 7b0:	mov	x0, x19
 7b4:	blr	x2
 7b8:	bl	0 <strlen>
 7bc:	cmp	x22, x0
 7c0:	b.ne	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.any
 7c4:	ldr	x0, [x23]
 7c8:	ldrb	w21, [x0, #37]
 7cc:	ldr	w0, [x20]
 7d0:	add	w21, w21, w0
 7d4:	ldr	x0, [x19]
 7d8:	add	w21, w21, #0x1
 7dc:	ldr	x1, [x0, #8]
 7e0:	str	w21, [x20]
 7e4:	mov	x0, x19
 7e8:	blr	x1
 7ec:	cmp	w21, w0
 7f0:	b.hi	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.pmore
 7f4:	ldr	x0, [x23]
 7f8:	ldp	x8, x9, [x23]
 7fc:	stp	x8, x9, [sp, #112]
 800:	ldrb	w1, [x0, #37]
 804:	ldr	x0, [x19]
 808:	ldr	w25, [x20]
 80c:	ldr	x2, [x0]
 810:	sub	w25, w25, w1
 814:	mov	w1, w25
 818:	mov	x0, x19
 81c:	blr	x2
 820:	mov	x26, x0
 824:	mov	x0, #0x58                  	// #88
 828:	bl	0 <_Znwm>
 82c:	ldp	x8, x9, [sp, #112]
 830:	mov	x21, x0
 834:	sub	w5, w25, #0x1
 838:	mov	x3, x24
 83c:	add	x25, sp, #0x88
 840:	add	x24, x21, #0x30
 844:	mov	x4, x22
 848:	mov	w22, #0x1                   	// #1
 84c:	mov	x6, x26
 850:	mov	x7, #0x0                   	// #0
 854:	mov	x1, x8
 858:	mov	x2, x9
 85c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
 860:	ldr	x0, [x23]
 864:	ldrb	w0, [x0, #37]
 868:	cmp	w22, w0
 86c:	b.eq	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>  // b.none
 870:	ldr	w1, [x20]
 874:	sub	w1, w1, w0
 878:	ldr	x0, [x19]
 87c:	add	w1, w1, w22
 880:	add	w22, w22, #0x1
 884:	ldr	x2, [x0]
 888:	mov	x0, x19
 88c:	blr	x2
 890:	str	x0, [sp, #136]
 894:	mov	x1, x25
 898:	mov	x0, x24
 89c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 8a0:	b	860 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x370>
 8a4:	ldr	x0, [x19]
 8a8:	ldr	w1, [x20]
 8ac:	ldr	x2, [x0]
 8b0:	mov	x0, x19
 8b4:	blr	x2
 8b8:	bl	0 <strlen>
 8bc:	cmp	x22, x0
 8c0:	ldr	x0, [x19]
 8c4:	b.ne	5ec <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xfc>  // b.any
 8c8:	ldr	w21, [x20]
 8cc:	add	w21, w21, #0x2
 8d0:	str	w21, [x20]
 8d4:	b	720 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x230>
 8d8:	ldr	x0, [x19]
 8dc:	ldr	w21, [x20]
 8e0:	ldr	x1, [x0, #8]
 8e4:	add	w21, w21, #0x2
 8e8:	str	w21, [x20]
 8ec:	mov	x0, x19
 8f0:	blr	x1
 8f4:	cmp	w21, w0
 8f8:	b.hi	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.pmore
 8fc:	ldr	x0, [x19]
 900:	ldr	w1, [x20]
 904:	ldr	x2, [x0]
 908:	sub	w1, w1, #0x1
 90c:	mov	x0, x19
 910:	blr	x2
 914:	cbz	x0, b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>
 918:	ldr	x0, [x19]
 91c:	ldr	w1, [x20]
 920:	ldp	x26, x27, [x23]
 924:	sub	w1, w1, #0x2
 928:	ldr	x2, [x0]
 92c:	mov	x0, x19
 930:	blr	x2
 934:	add	x23, x0, x22
 938:	ldr	x0, [x19]
 93c:	ldr	w1, [x20]
 940:	ldr	x2, [x0]
 944:	sub	w1, w1, #0x1
 948:	mov	x0, x19
 94c:	blr	x2
 950:	mov	x19, x0
 954:	mov	x0, #0x58                  	// #88
 958:	bl	0 <_Znwm>
 95c:	ldr	w5, [x20]
 960:	mov	x21, x0
 964:	str	xzr, [sp]
 968:	mov	x7, x19
 96c:	mov	x6, x23
 970:	mov	x3, x24
 974:	mov	x4, x22
 978:	mov	x1, x26
 97c:	mov	x2, x27
 980:	sub	w5, w5, #0x2
 984:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>
 988:	b	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>
 98c:	ldr	x0, [x19]
 990:	ldr	w1, [x20]
 994:	ldr	x2, [x0]
 998:	mov	x0, x19
 99c:	blr	x2
 9a0:	bl	0 <strlen>
 9a4:	cmp	x22, x0
 9a8:	b.ne	b54 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x664>  // b.any
 9ac:	ldp	x26, x27, [x23]
 9b0:	ldr	w23, [x20]
 9b4:	add	w0, w23, #0x1
 9b8:	str	w0, [x20]
 9bc:	mov	x0, #0x58                  	// #88
 9c0:	bl	0 <_Znwm>
 9c4:	mov	x21, x0
 9c8:	mov	w5, w23
 9cc:	mov	x4, x22
 9d0:	add	x23, sp, #0x88
 9d4:	add	x22, x21, #0x30
 9d8:	mov	x3, x24
 9dc:	mov	x1, x26
 9e0:	mov	x2, x27
 9e4:	mov	x6, #0x0                   	// #0
 9e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 9ec:	ldr	x0, [x19]
 9f0:	ldr	w24, [x20]
 9f4:	ldr	x1, [x0, #8]
 9f8:	mov	x0, x19
 9fc:	blr	x1
 a00:	cmp	w24, w0
 a04:	b.cs	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>  // b.hs, b.nlast
 a08:	ldr	x0, [x19]
 a0c:	ldr	w1, [x20]
 a10:	ldr	x2, [x0]
 a14:	mov	x0, x19
 a18:	blr	x2
 a1c:	cbz	x0, 5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>
 a20:	ldr	x0, [x19]
 a24:	ldr	w1, [x20]
 a28:	ldr	x2, [x0]
 a2c:	add	w0, w1, #0x1
 a30:	str	w0, [x20]
 a34:	mov	x0, x19
 a38:	blr	x2
 a3c:	str	x0, [sp, #136]
 a40:	mov	x1, x23
 a44:	mov	x0, x22
 a48:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 a4c:	b	9ec <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4fc>
 a50:	ldp	x26, x27, [x23]
 a54:	mov	x0, #0x58                  	// #88
 a58:	bl	0 <_Znwm>
 a5c:	mov	x21, x0
 a60:	ldr	w5, [x20]
 a64:	mov	x3, x24
 a68:	mov	x4, x22
 a6c:	mov	x6, #0x0                   	// #0
 a70:	mov	x1, x26
 a74:	mov	x2, x27
 a78:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a7c:	ldr	x0, [x19]
 a80:	ldr	w1, [x20]
 a84:	ldr	x2, [x0]
 a88:	mov	x0, x19
 a8c:	blr	x2
 a90:	bl	0 <strlen>
 a94:	cmp	x22, x0
 a98:	b.eq	ac4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5d4>  // b.none
 a9c:	ldr	x0, [x19]
 aa0:	ldr	w1, [x20]
 aa4:	ldr	x2, [x0]
 aa8:	mov	x0, x19
 aac:	blr	x2
 ab0:	add	x22, x0, x22
 ab4:	add	x1, sp, #0x88
 ab8:	add	x0, x21, #0x30
 abc:	str	x22, [sp, #136]
 ac0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 ac4:	ldr	w0, [x20]
 ac8:	add	x23, sp, #0x88
 acc:	add	x22, x21, #0x30
 ad0:	add	w0, w0, #0x1
 ad4:	str	w0, [x20]
 ad8:	ldr	x0, [x19]
 adc:	ldr	w24, [x20]
 ae0:	ldr	x1, [x0, #8]
 ae4:	mov	x0, x19
 ae8:	blr	x1
 aec:	cmp	w24, w0
 af0:	b.cs	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>  // b.hs, b.nlast
 af4:	ldr	x0, [x19]
 af8:	ldr	w1, [x20]
 afc:	ldr	x2, [x0]
 b00:	mov	x0, x19
 b04:	blr	x2
 b08:	cbz	x0, 5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>
 b0c:	ldr	x0, [x19]
 b10:	ldr	w1, [x20]
 b14:	ldr	x2, [x0]
 b18:	add	w0, w1, #0x1
 b1c:	str	w0, [x20]
 b20:	mov	x0, x19
 b24:	blr	x2
 b28:	str	x0, [sp, #136]
 b2c:	mov	x1, x23
 b30:	mov	x0, x22
 b34:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 b38:	b	ad8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5e8>
 b3c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 b40:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 b44:	add	x1, x1, #0x0
 b48:	add	x0, x0, #0x0
 b4c:	mov	w2, #0xe5                  	// #229
 b50:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 b54:	mov	x21, #0x0                   	// #0
 b58:	b	5c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xd4>

0000000000000b5c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>:
 b5c:	stp	x29, x30, [sp, #-496]!
 b60:	mov	x29, sp
 b64:	stp	x19, x20, [sp, #16]
 b68:	stp	x21, x22, [sp, #32]
 b6c:	stp	x23, x24, [sp, #48]
 b70:	mov	x23, x0
 b74:	mov	x24, x1
 b78:	stp	x25, x26, [sp, #64]
 b7c:	stp	x27, x28, [sp, #80]
 b80:	bl	4f0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>
 b84:	mov	x19, x0
 b88:	str	x0, [sp, #96]
 b8c:	cbz	x0, bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>
 b90:	mov	x0, x23
 b94:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 b98:	mov	x20, x0
 b9c:	mov	x25, x1
 ba0:	ldr	x0, [x23]
 ba4:	cbnz	x0, bac <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x50>
 ba8:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 bac:	ldr	w0, [x0, #32]
 bb0:	cbz	x20, ba8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x4c>
 bb4:	ldr	w1, [x20, #32]
 bb8:	cmp	w1, w0
 bbc:	b.ne	bf0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x94>  // b.any
 bc0:	ldr	x19, [sp, #96]
 bc4:	str	xzr, [sp, #96]
 bc8:	add	x0, sp, #0x60
 bcc:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 bd0:	mov	x0, x19
 bd4:	ldp	x19, x20, [sp, #16]
 bd8:	ldp	x21, x22, [sp, #32]
 bdc:	ldp	x23, x24, [sp, #48]
 be0:	ldp	x25, x26, [sp, #64]
 be4:	ldp	x27, x28, [sp, #80]
 be8:	ldp	x29, x30, [sp], #496
 bec:	ret
 bf0:	ldr	x0, [x20]
 bf4:	ldr	x1, [x0]
 bf8:	cbz	x1, d4c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1f0>
 bfc:	add	x0, sp, #0x88
 c00:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 c04:	ldr	x0, [sp, #136]
 c08:	add	x21, sp, #0x98
 c0c:	str	x0, [sp, #104]
 c10:	add	x1, sp, #0x68
 c14:	ldr	x0, [sp, #144]
 c18:	str	x0, [sp, #112]
 c1c:	mov	x0, x21
 c20:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 c24:	ldr	x1, [x20, #8]
 c28:	add	x26, sp, #0xe0
 c2c:	mov	x0, x26
 c30:	add	x19, sp, #0xb0
 c34:	add	x22, sp, #0xc8
 c38:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 c3c:	ldr	x0, [sp, #224]
 c40:	str	x0, [sp, #120]
 c44:	ldr	x0, [sp, #232]
 c48:	add	x1, sp, #0x78
 c4c:	str	x0, [sp, #128]
 c50:	mov	x0, x19
 c54:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 c58:	ldrb	w28, [sp, #168]
 c5c:	cbz	w28, c68 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x10c>
 c60:	ldrb	w27, [sp, #192]
 c64:	cbnz	w27, d54 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1f8>
 c68:	mov	w0, #0x100                 	// #256
 c6c:	stp	xzr, xzr, [sp, #200]
 c70:	strh	w0, [sp, #216]
 c74:	add	x0, x26, #0x10
 c78:	str	x0, [sp, #224]
 c7c:	mov	x0, #0x10000000000         	// #1099511627776
 c80:	str	x0, [sp, #232]
 c84:	ldr	x0, [x24]
 c88:	ldr	x19, [x0, #16]
 c8c:	mov	x0, x22
 c90:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 c94:	tst	w0, #0xff
 c98:	b.eq	dfc <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2a0>  // b.none
 c9c:	mov	x0, x22
 ca0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 ca4:	mov	x2, x1
 ca8:	mov	x1, x0
 cac:	mov	x0, x24
 cb0:	blr	x19
 cb4:	mov	x19, x0
 cb8:	add	x1, x26, #0x10
 cbc:	ldr	x0, [sp, #224]
 cc0:	cmp	x0, x1
 cc4:	b.eq	ccc <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x170>  // b.none
 cc8:	bl	0 <free>
 ccc:	mov	x1, x19
 cd0:	mov	x0, x26
 cd4:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 cd8:	ldr	x0, [sp, #96]
 cdc:	ldp	x26, x27, [sp, #224]
 ce0:	ldr	w21, [x0, #40]
 ce4:	mov	x0, #0x58                  	// #88
 ce8:	bl	0 <_Znwm>
 cec:	mov	x19, x0
 cf0:	mov	w5, w21
 cf4:	mov	x1, x20
 cf8:	mov	x2, x25
 cfc:	mov	x6, #0x0                   	// #0
 d00:	mov	x3, x26
 d04:	mov	x4, x27
 d08:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 d0c:	str	xzr, [sp, #200]
 d10:	ldr	x24, [x19, #80]
 d14:	ldr	x21, [sp, #96]
 d18:	str	x21, [x19, #80]
 d1c:	str	xzr, [sp, #96]
 d20:	cbz	x24, d38 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1dc>
 d24:	mov	x0, x24
 d28:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
 d2c:	mov	x0, x24
 d30:	mov	x1, #0x58                  	// #88
 d34:	bl	0 <_ZdlPvm>
 d38:	mov	x0, x22
 d3c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 d40:	ldr	x0, [x23]
 d44:	cbnz	x0, e14 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b8>
 d48:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
 d4c:	stp	xzr, xzr, [sp, #136]
 d50:	b	c04 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xa8>
 d54:	cmp	w28, #0x1
 d58:	b.ne	d70 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x214>  // b.any
 d5c:	ldp	x0, x1, [x19]
 d60:	stp	x0, x1, [sp, #200]
 d64:	ldr	x0, [x19, #16]
 d68:	str	x0, [sp, #216]
 d6c:	b	c74 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x118>
 d70:	cmp	w27, #0x1
 d74:	b.ne	d88 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x22c>  // b.any
 d78:	ldp	x0, x1, [x21]
 d7c:	stp	x0, x1, [sp, #200]
 d80:	ldr	x0, [x21, #16]
 d84:	b	d68 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x20c>
 d88:	mov	x0, x21
 d8c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 d90:	tst	w0, #0xff
 d94:	b.eq	dec <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x290>  // b.none
 d98:	ldr	x21, [sp, #152]
 d9c:	mov	x0, x19
 da0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 da4:	tst	w0, #0xff
 da8:	b.eq	df4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x298>  // b.none
 dac:	ldr	x19, [sp, #176]
 db0:	mov	x0, x22
 db4:	stp	x21, x19, [sp, #200]
 db8:	strb	w28, [sp, #216]
 dbc:	strb	w27, [sp, #217]
 dc0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 dc4:	tst	w0, #0xff
 dc8:	b.ne	c74 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x118>  // b.any
 dcc:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 dd0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 dd4:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 dd8:	add	x3, x3, #0x0
 ddc:	add	x1, x1, #0x0
 de0:	add	x0, x0, #0x0
 de4:	mov	w2, #0xb8                  	// #184
 de8:	bl	0 <__assert_fail>
 dec:	mov	w28, #0x2                   	// #2
 df0:	b	d9c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x240>
 df4:	mov	w27, #0x2                   	// #2
 df8:	b	db0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x254>
 dfc:	mov	x1, x26
 e00:	mov	x0, x22
 e04:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
 e08:	ldr	w2, [sp, #232]
 e0c:	ldr	x1, [sp, #224]
 e10:	b	cac <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x150>
 e14:	ldrb	w1, [x0, #36]
 e18:	cmp	w1, #0x3
 e1c:	b.eq	e50 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2f4>  // b.none
 e20:	add	x1, x21, #0x30
 e24:	add	x0, x19, #0x30
 e28:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 e2c:	ldrb	w0, [x21, #44]
 e30:	ldrb	w1, [x19, #44]
 e34:	ubfx	x0, x0, #1, #1
 e38:	bfi	w1, w0, #1, #1
 e3c:	strb	w1, [x19, #44]
 e40:	ldrb	w0, [x21, #44]
 e44:	and	w0, w0, #0xfffffffd
 e48:	strb	w0, [x21, #44]
 e4c:	b	bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>
 e50:	bl	78 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0>
 e54:	str	x0, [sp, #200]
 e58:	cbz	x0, e94 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x338>
 e5c:	add	x24, x19, #0x30
 e60:	ldr	x0, [sp, #200]
 e64:	ldrb	w0, [x0]
 e68:	cbz	w0, e94 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x338>
 e6c:	mov	x1, x22
 e70:	mov	x0, x24
 e74:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 e78:	ldr	x21, [sp, #200]
 e7c:	mov	x0, x21
 e80:	bl	0 <strlen>
 e84:	add	x0, x0, #0x1
 e88:	add	x21, x21, x0
 e8c:	str	x21, [sp, #200]
 e90:	b	e60 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x304>
 e94:	ldrb	w0, [x20, #36]
 e98:	cmp	w0, #0x4
 e9c:	b.ne	bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>  // b.any
 ea0:	ldr	x0, [x23]
 ea4:	bl	78 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0>
 ea8:	cbnz	x0, bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>
 eac:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 eb0:	add	x0, x0, #0x0
 eb4:	mov	x1, x22
 eb8:	str	x0, [sp, #200]
 ebc:	add	x0, x19, #0x30
 ec0:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
 ec4:	b	bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	ldr	w2, [x0, #12]
   4:	cmp	x1, x2
   8:	b.ls	34 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x34>  // b.plast
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  14:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x43                  	// #67
  30:	bl	0 <__assert_fail>
  34:	str	w1, [x0, #8]
  38:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, #0x105                 	// #261
   8:	mov	x29, sp
   c:	stp	x1, xzr, [x0]
  10:	strh	w3, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x121                 	// #289
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	2c <_ZNK4llvm5Twine17isSingleStringRefEv+0x2c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	b.eq	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>  // b.none
  18:	sub	w0, w0, #0x3
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x3
  24:	cset	w0, ls  // ls = plast
  28:	ret
  2c:	mov	w0, #0x0                   	// #0
  30:	b	28 <_ZNK4llvm5Twine17isSingleStringRefEv+0x28>

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  14:	tst	w0, #0xff
  18:	b.ne	3c <_ZNK4llvm5Twine18getSingleStringRefEv+0x3c>  // b.any
  1c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x1b8                 	// #440
  38:	bl	0 <__assert_fail>
  3c:	ldrb	w0, [x19, #16]
  40:	sub	w0, w0, #0x1
  44:	cmp	w0, #0x5
  48:	b.hi	64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>  // b.pmore
  4c:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	add	x1, x1, #0x0
  54:	ldrb	w0, [x1, w0, uxtw]
  58:	adr	x1, 64 <_ZNK4llvm5Twine18getSingleStringRefEv+0x64>
  5c:	add	x0, x1, w0, sxtb #2
  60:	br	x0
  64:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  68:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  6c:	add	x1, x1, #0x0
  70:	add	x0, x0, #0x0
  74:	mov	w2, #0x1ba                 	// #442
  78:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  7c:	mov	x0, #0x0                   	// #0
  80:	mov	x1, #0x0                   	// #0
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret
  90:	ldr	x1, [x19]
  94:	add	x0, sp, #0x20
  98:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	ldp	x0, x1, [sp, #32]
  a0:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  a4:	ldr	x1, [x19]
  a8:	ldp	x0, x1, [x1]
  ac:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>
  b0:	ldr	x1, [x19]
  b4:	ldr	x0, [x1]
  b8:	ldr	w1, [x1, #8]
  bc:	b	84 <_ZNK4llvm5Twine18getSingleStringRefEv+0x84>

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	cbnz	x1, 30 <_ZNK4llvm3opt6Option8getGroupEv+0x30>
  10:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  14:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  18:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x68                  	// #104
  2c:	bl	0 <__assert_fail>
  30:	ldr	x0, [x0, #8]
  34:	cbnz	x0, 58 <_ZNK4llvm3opt6Option8getGroupEv+0x58>
  38:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  3c:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  44:	add	x3, x3, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x0, x0, #0x0
  50:	mov	w2, #0x69                  	// #105
  54:	b	2c <_ZNK4llvm3opt6Option8getGroupEv+0x2c>
  58:	ldp	x29, x30, [sp], #16
  5c:	ldrh	w1, [x1, #40]
  60:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	cbnz	x1, 30 <_ZNK4llvm3opt6Option8getAliasEv+0x30>
  10:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  14:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  18:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x6e                  	// #110
  2c:	bl	0 <__assert_fail>
  30:	ldr	x0, [x0, #8]
  34:	cbnz	x0, 58 <_ZNK4llvm3opt6Option8getAliasEv+0x58>
  38:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  3c:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  44:	add	x3, x3, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x0, x0, #0x0
  50:	mov	w2, #0x6f                  	// #111
  54:	b	2c <_ZNK4llvm3opt6Option8getAliasEv+0x2c>
  58:	ldp	x29, x30, [sp], #16
  5c:	ldrh	w1, [x1, #42]
  60:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  14:	stp	x0, x1, [sp, #32]
  18:	cbz	x0, 30 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x30>
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret
  30:	ldp	x0, x1, [x19]
  34:	b	24 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x24>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	ldp	x4, x3, [x0, #16]
   4:	and	w1, w1, #0xff
   8:	cmp	x3, x4
   c:	b.cc	14 <_ZN4llvm11raw_ostreamlsEc+0x14>  // b.lo, b.ul, b.last
  10:	b	0 <_ZN4llvm11raw_ostream5writeEh>
  14:	add	x4, x3, #0x1
  18:	str	x4, [x0, #24]
  1c:	strb	w1, [x3]
  20:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cs	14 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x14>  // b.hs, b.nlast
  10:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	mov	x20, x2
  28:	cbz	x2, 40 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x40>
  2c:	mov	x0, x4
  30:	bl	0 <memcpy>
  34:	ldr	x2, [x19, #24]
  38:	add	x20, x2, x20
  3c:	str	x20, [x19, #24]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  18:	ldp	x1, x2, [sp, #32]
  1c:	mov	x0, x19
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldp	w2, w1, [x0, #8]
  18:	cmp	w2, w1
  1c:	b.cc	30 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x30>  // b.lo, b.ul, b.last
  20:	add	x1, x0, #0x10
  24:	mov	x3, #0x8                   	// #8
  28:	mov	x2, #0x0                   	// #0
  2c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  30:	ldr	w1, [x19, #8]
  34:	ldr	x0, [x19]
  38:	ldr	x2, [x20]
  3c:	str	x2, [x0, x1, lsl #3]
  40:	mov	x0, x19
  44:	ldr	w1, [x19, #8]
  48:	ldp	x19, x20, [sp, #16]
  4c:	add	x1, x1, #0x1
  50:	ldp	x29, x30, [sp], #32
  54:	b	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldr	x19, [x0]
  10:	cbz	x19, 30 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev+0x30>
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  1c:	mov	x0, x19
  20:	mov	x1, #0x58                  	// #88
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	b.eq	50 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x50>  // b.none
  1c:	ldr	w20, [x0, #8]
  20:	mov	x21, x1
  24:	ldr	w22, [x1, #8]
  28:	cmp	x22, x20
  2c:	b.hi	64 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x64>  // b.pmore
  30:	cbz	x22, 44 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x44>
  34:	ldr	x0, [x0]
  38:	lsl	x2, x22, #3
  3c:	ldr	x1, [x1]
  40:	bl	0 <memmove>
  44:	mov	x1, x22
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  50:	mov	x0, x19
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	ldr	w1, [x0, #12]
  68:	cmp	x22, x1
  6c:	b.ls	c4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xc4>  // b.plast
  70:	mov	x20, #0x0                   	// #0
  74:	mov	x1, #0x0                   	// #0
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  7c:	mov	x2, x22
  80:	add	x1, x19, #0x10
  84:	mov	x0, x19
  88:	mov	x3, #0x8                   	// #8
  8c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  90:	ldr	x4, [x21]
  94:	lsl	x0, x20, #3
  98:	ldr	w3, [x21, #8]
  9c:	add	x1, x4, x20, lsl #3
  a0:	lsl	x2, x3, #3
  a4:	add	x3, x4, x3, lsl #3
  a8:	cmp	x1, x3
  ac:	b.eq	44 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x44>  // b.none
  b0:	ldr	x3, [x19]
  b4:	sub	x2, x2, x0
  b8:	add	x0, x3, x0
  bc:	bl	0 <memcpy>
  c0:	b	44 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x44>
  c4:	cbz	x20, 90 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x90>
  c8:	ldr	x1, [x21]
  cc:	lsl	x2, x20, #3
  d0:	ldr	x0, [x0]
  d4:	bl	0 <memmove>
  d8:	b	90 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x90>

OptTable.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>:
       0:	stp	x29, x30, [sp, #-48]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	mov	x20, x1
      10:	str	x21, [sp, #32]
      14:	mov	x21, x0
      18:	ldrb	w0, [x0]
      1c:	bl	0 <tolower>
      20:	and	w19, w0, #0xff
      24:	ldrb	w0, [x20]
      28:	bl	0 <tolower>
      2c:	and	w2, w0, #0xff
      30:	cmp	w19, w2
      34:	b.ne	50 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x50>  // b.any
      38:	cbz	w19, 70 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x70>
      3c:	ldrb	w0, [x21, #1]!
      40:	bl	0 <tolower>
      44:	and	w19, w0, #0xff
      48:	ldrb	w0, [x20, #1]!
      4c:	b	28 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x28>
      50:	cbz	w19, 78 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x78>
      54:	mov	w0, #0xffffffff            	// #-1
      58:	cbz	w2, 60 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x60>
      5c:	cneg	w0, w0, cs  // cs = hs, nlast
      60:	ldp	x19, x20, [sp, #16]
      64:	ldr	x21, [sp, #32]
      68:	ldp	x29, x30, [sp], #48
      6c:	ret
      70:	mov	w0, #0x0                   	// #0
      74:	b	60 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x60>
      78:	mov	w0, #0x1                   	// #1
      7c:	b	60 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x60>

0000000000000080 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>:
      80:	stp	x29, x30, [sp, #-16]!
      84:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
      88:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
      8c:	mov	x29, sp
      90:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
      94:	add	x3, x3, #0x0
      98:	add	x1, x1, #0x0
      9c:	add	x0, x0, #0x0
      a0:	mov	w2, #0x58                  	// #88
      a4:	bl	0 <__assert_fail>

00000000000000a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>:
      a8:	ldr	x1, [x0]
      ac:	ldr	x2, [x1]
      b0:	cbz	x2, bc <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0+0x14>
      b4:	cmn	x2, #0x8
      b8:	b.ne	c8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0+0x20>  // b.any
      bc:	add	x1, x1, #0x8
      c0:	str	x1, [x0]
      c4:	b	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
      c8:	ret

00000000000000cc <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0>:
      cc:	stp	x29, x30, [sp, #-64]!
      d0:	mov	x29, sp
      d4:	stp	x19, x20, [sp, #16]
      d8:	mov	x20, x2
      dc:	mov	x19, x0
      e0:	stp	x21, x22, [sp, #32]
      e4:	mov	x21, x0
      e8:	mov	x22, x2
      ec:	str	x23, [sp, #48]
      f0:	mov	x23, x1
      f4:	cmp	x19, x23
      f8:	b.eq	11c <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0+0x50>  // b.none
      fc:	mov	x1, x19
     100:	mov	x0, x22
     104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
     108:	add	x22, x22, #0x20
     10c:	mov	x0, x19
     110:	add	x19, x19, #0x20
     114:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     118:	b	f4 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0+0x28>
     11c:	sub	x0, x19, x21
     120:	add	x0, x20, x0
     124:	ldp	x19, x20, [sp, #16]
     128:	ldp	x21, x22, [sp, #32]
     12c:	ldr	x23, [sp, #48]
     130:	ldp	x29, x30, [sp], #64
     134:	ret

0000000000000138 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>:
     138:	stp	x29, x30, [sp, #-80]!
     13c:	mov	x29, sp
     140:	stp	x19, x20, [sp, #16]
     144:	mov	x19, x1
     148:	stp	x21, x22, [sp, #32]
     14c:	mov	x21, x0
     150:	stp	x23, x24, [sp, #48]
     154:	str	x25, [sp, #64]
     158:	cbz	x19, 1b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x80>
     15c:	ldr	x1, [x19, #24]
     160:	add	x22, x19, #0x40
     164:	mov	x0, x21
     168:	add	x24, x19, #0x20
     16c:	bl	138 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
     170:	ldr	x25, [x22, #8]
     174:	ldr	x23, [x19, #16]
     178:	ldr	x20, [x19, #64]
     17c:	cmp	x25, x20
     180:	b.eq	194 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x5c>  // b.none
     184:	mov	x0, x20
     188:	add	x20, x20, #0x30
     18c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     190:	b	17c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x44>
     194:	ldr	x0, [x22]
     198:	cbz	x0, 1a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x68>
     19c:	bl	0 <_ZdlPv>
     1a0:	mov	x0, x24
     1a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     1a8:	mov	x0, x19
     1ac:	mov	x19, x23
     1b0:	bl	0 <_ZdlPv>
     1b4:	b	158 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x20>
     1b8:	ldp	x19, x20, [sp, #16]
     1bc:	ldp	x21, x22, [sp, #32]
     1c0:	ldp	x23, x24, [sp, #48]
     1c4:	ldr	x25, [sp, #64]
     1c8:	ldp	x29, x30, [sp], #80
     1cc:	ret

00000000000001d0 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
     1d0:	stp	x29, x30, [sp, #-32]!
     1d4:	mov	x29, sp
     1d8:	stp	x19, x20, [sp, #16]
     1dc:	mov	x19, x0
     1e0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     1e4:	ldrh	w20, [x0, #40]
     1e8:	cbz	w20, 214 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x44>
     1ec:	mov	w1, w20
     1f0:	mov	x0, x19
     1f4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     1f8:	ldr	x0, [x0, #16]
     1fc:	cbnz	x0, 21c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x4c>
     200:	mov	w1, w20
     204:	mov	x0, x19
     208:	ldp	x19, x20, [sp, #16]
     20c:	ldp	x29, x30, [sp], #32
     210:	b	1d0 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
     214:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     218:	add	x0, x0, #0x0
     21c:	ldp	x19, x20, [sp, #16]
     220:	ldp	x29, x30, [sp], #32
     224:	ret

0000000000000228 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>:
     228:	ldr	x1, [x1]
     22c:	cbnz	x1, 23c <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE+0x14>
     230:	stp	x29, x30, [sp, #-16]!
     234:	mov	x29, sp
     238:	bl	80 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     23c:	ldr	w1, [x1, #32]
     240:	str	w1, [x0]
     244:	ret

0000000000000248 <_ZN4llvm3opt8OptTableD1Ev>:
     248:	stp	x29, x30, [sp, #-48]!
     24c:	mov	x29, sp
     250:	stp	x19, x20, [sp, #16]
     254:	mov	x19, x0
     258:	add	x0, x0, #0x48
     25c:	stp	x21, x22, [sp, #32]
     260:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     264:	ldr	w0, [x19, #52]
     268:	cbz	w0, 2a0 <_ZN4llvm3opt8OptTableD1Ev+0x58>
     26c:	ldr	w22, [x19, #48]
     270:	add	x21, x19, #0x28
     274:	mov	x20, #0x0                   	// #0
     278:	cmp	w22, w20
     27c:	ldr	x0, [x21]
     280:	b.eq	2a0 <_ZN4llvm3opt8OptTableD1Ev+0x58>  // b.none
     284:	ldr	x0, [x0, x20, lsl #3]
     288:	cbz	x0, 298 <_ZN4llvm3opt8OptTableD1Ev+0x50>
     28c:	cmn	x0, #0x8
     290:	b.eq	298 <_ZN4llvm3opt8OptTableD1Ev+0x50>  // b.none
     294:	bl	0 <free>
     298:	add	x20, x20, #0x1
     29c:	b	278 <_ZN4llvm3opt8OptTableD1Ev+0x30>
     2a0:	ldr	x0, [x19, #40]
     2a4:	bl	0 <free>
     2a8:	ldr	x0, [x19]
     2ac:	cbz	x0, 2c0 <_ZN4llvm3opt8OptTableD1Ev+0x78>
     2b0:	ldp	x19, x20, [sp, #16]
     2b4:	ldp	x21, x22, [sp, #32]
     2b8:	ldp	x29, x30, [sp], #48
     2bc:	b	0 <_ZdlPv>
     2c0:	ldp	x19, x20, [sp, #16]
     2c4:	ldp	x21, x22, [sp, #32]
     2c8:	ldp	x29, x30, [sp], #48
     2cc:	ret

00000000000002d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>:
     2d0:	stp	x29, x30, [sp, #-48]!
     2d4:	mov	x29, sp
     2d8:	stp	x19, x20, [sp, #16]
     2dc:	add	x20, sp, #0x20
     2e0:	cbnz	w1, 304 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x34>
     2e4:	mov	x2, #0x0                   	// #0
     2e8:	mov	x1, #0x0                   	// #0
     2ec:	mov	x0, x20
     2f0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2f4:	ldp	x19, x20, [sp, #16]
     2f8:	ldp	x0, x1, [sp, #32]
     2fc:	ldp	x29, x30, [sp], #48
     300:	ret
     304:	ldp	x4, x2, [x0]
     308:	sub	w3, w1, #0x1
     30c:	mov	x19, x0
     310:	sub	x2, x2, x4
     314:	asr	x2, x2, #6
     318:	cmp	w3, w2
     31c:	b.cc	340 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x70>  // b.lo, b.ul, b.last
     320:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     324:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     328:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     32c:	add	x3, x3, #0x0
     330:	add	x1, x1, #0x0
     334:	add	x0, x0, #0x0
     338:	mov	w2, #0xa5                  	// #165
     33c:	bl	0 <__assert_fail>
     340:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     344:	mov	x1, x0
     348:	mov	x2, x19
     34c:	b	2ec <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x1c>

0000000000000350 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb>:
     350:	stp	x29, x30, [sp, #-176]!
     354:	mov	x29, sp
     358:	stp	x19, x20, [sp, #16]
     35c:	sbfx	x20, x2, #0, #58
     360:	stp	x21, x22, [sp, #32]
     364:	stp	x23, x24, [sp, #48]
     368:	stp	x25, x26, [sp, #64]
     36c:	mov	x26, x0
     370:	stp	x27, x28, [sp, #80]
     374:	stp	xzr, xzr, [x0]
     378:	str	xzr, [x0, #16]
     37c:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
     380:	cmp	x20, x0
     384:	b.ls	394 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x44>  // b.plast
     388:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     38c:	add	x0, x0, #0x0
     390:	bl	0 <_ZSt20__throw_length_errorPKc>
     394:	mov	x21, x1
     398:	and	w23, w3, #0xff
     39c:	lsl	x19, x2, #6
     3a0:	cbz	x20, 44c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xfc>
     3a4:	mov	x0, x19
     3a8:	bl	0 <_Znwm>
     3ac:	add	x22, x0, x19
     3b0:	str	x0, [x26]
     3b4:	str	x22, [x26, #16]
     3b8:	cbz	x19, 3c8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x78>
     3bc:	mov	x2, x19
     3c0:	mov	x1, x21
     3c4:	bl	0 <memcpy>
     3c8:	mov	x0, #0x800000000           	// #34359738368
     3cc:	add	x19, x26, #0x28
     3d0:	stp	xzr, x0, [x26, #48]
     3d4:	add	x0, x26, #0x48
     3d8:	mov	w21, #0x0                   	// #0
     3dc:	str	x22, [x26, #8]
     3e0:	strb	w23, [x26, #24]
     3e4:	str	wzr, [x26, #28]
     3e8:	stp	xzr, xzr, [x26, #32]
     3ec:	str	xzr, [x26, #80]
     3f0:	strb	wzr, [x26, #88]
     3f4:	str	x0, [sp, #112]
     3f8:	add	x0, x26, #0x58
     3fc:	str	x0, [x26, #72]
     400:	cmp	w21, w20
     404:	b.eq	4c0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x170>  // b.none
     408:	add	w22, w21, #0x1
     40c:	mov	x0, x26
     410:	mov	w1, w22
     414:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     418:	ldrb	w0, [x0, #36]
     41c:	cmp	w0, #0x1
     420:	b.ne	470 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x120>  // b.any
     424:	ldr	w0, [x26, #28]
     428:	cbz	w0, 454 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x104>
     42c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     430:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     434:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     438:	add	x3, x3, #0x0
     43c:	add	x1, x1, #0x0
     440:	add	x0, x0, #0x0
     444:	mov	w2, #0x6a                  	// #106
     448:	bl	0 <__assert_fail>
     44c:	mov	x0, #0x0                   	// #0
     450:	b	3ac <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5c>
     454:	mov	w1, w22
     458:	mov	x0, x26
     45c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     460:	ldr	w0, [x0, #32]
     464:	str	w0, [x26, #28]
     468:	mov	w21, w22
     46c:	b	400 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xb0>
     470:	cmp	w0, #0x2
     474:	b.ne	4b8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x168>  // b.any
     478:	ldr	w0, [x26, #32]
     47c:	cbz	w0, 4a0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x150>
     480:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     484:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     488:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     48c:	add	x3, x3, #0x0
     490:	add	x1, x1, #0x0
     494:	add	x0, x0, #0x0
     498:	mov	w2, #0x6d                  	// #109
     49c:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     4a0:	mov	w1, w22
     4a4:	mov	x0, x26
     4a8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4ac:	ldr	w0, [x0, #32]
     4b0:	str	w0, [x26, #32]
     4b4:	b	468 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x118>
     4b8:	cbz	w0, 468 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x118>
     4bc:	str	w21, [x26, #36]
     4c0:	ldr	w21, [x26, #36]
     4c4:	mov	w22, w21
     4c8:	cbnz	w21, 4ec <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x19c>
     4cc:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4d0:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4d4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4d8:	add	x3, x3, #0x0
     4dc:	add	x1, x1, #0x0
     4e0:	add	x0, x0, #0x0
     4e4:	mov	w2, #0x74                  	// #116
     4e8:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     4ec:	cmp	w22, w20
     4f0:	b.eq	530 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1e0>  // b.none
     4f4:	add	w22, w22, #0x1
     4f8:	mov	x0, x26
     4fc:	mov	w1, w22
     500:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     504:	ldrb	w0, [x0, #36]
     508:	cmp	w0, #0x2
     50c:	b.hi	4ec <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x19c>  // b.pmore
     510:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     514:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     518:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     51c:	add	x3, x3, #0x0
     520:	add	x1, x1, #0x0
     524:	add	x0, x0, #0x0
     528:	mov	w2, #0x7b                  	// #123
     52c:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     530:	add	w21, w21, #0x1
     534:	mov	w24, w21
     538:	cmp	w24, w20
     53c:	add	w25, w24, #0x1
     540:	b.eq	67c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x32c>  // b.none
     544:	mov	w1, w24
     548:	mov	x0, x26
     54c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     550:	mov	x22, x0
     554:	mov	w1, w25
     558:	mov	x0, x26
     55c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     560:	mov	x23, x0
     564:	cmp	x22, x0
     568:	b.eq	59c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x24c>  // b.none
     56c:	ldr	x27, [x22, #8]
     570:	ldr	x28, [x23, #8]
     574:	mov	x0, x27
     578:	mov	x1, x28
     57c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     580:	cbnz	w0, 594 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>
     584:	mov	x1, x28
     588:	mov	x0, x27
     58c:	bl	0 <strcmp>
     590:	cbz	w0, 5f0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2a0>
     594:	lsr	w0, w0, #31
     598:	cbnz	w0, 5e8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x298>
     59c:	add	x19, sp, #0xa0
     5a0:	mov	w1, w24
     5a4:	mov	x0, x26
     5a8:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     5ac:	stp	x0, x1, [sp, #160]
     5b0:	mov	x0, x19
     5b4:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     5b8:	mov	w1, w25
     5bc:	mov	x0, x26
     5c0:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     5c4:	stp	x0, x1, [sp, #160]
     5c8:	mov	x0, x19
     5cc:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     5d0:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     5d4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     5d8:	add	x1, x1, #0x0
     5dc:	add	x0, x0, #0x0
     5e0:	mov	w2, #0x85                  	// #133
     5e4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     5e8:	mov	w24, w25
     5ec:	b	538 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1e8>
     5f0:	ldr	x28, [x23]
     5f4:	mov	x27, #0x0                   	// #0
     5f8:	ldr	x0, [x22]
     5fc:	str	x0, [sp, #104]
     600:	ldr	x0, [sp, #104]
     604:	ldr	x3, [x0, x27]
     608:	cbz	x3, 63c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2ec>
     60c:	ldr	x1, [x28, x27]
     610:	cbz	x1, 63c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2ec>
     614:	mov	x0, x3
     618:	stp	x3, x1, [sp, #120]
     61c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     620:	cbnz	w0, 594 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>
     624:	ldp	x3, x1, [sp, #120]
     628:	add	x27, x27, #0x8
     62c:	mov	x0, x3
     630:	bl	0 <strcmp>
     634:	cbz	w0, 600 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2b0>
     638:	b	594 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>
     63c:	ldrb	w0, [x23, #36]
     640:	ldrb	w1, [x22, #36]
     644:	cmp	w0, #0x4
     648:	cset	w0, eq  // eq = none
     64c:	cmp	w1, #0x4
     650:	cset	w1, eq  // eq = none
     654:	cmp	w1, w0
     658:	b.ne	598 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x248>  // b.any
     65c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     660:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     664:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     668:	add	x3, x3, #0x0
     66c:	add	x1, x1, #0x0
     670:	add	x0, x0, #0x0
     674:	mov	w2, #0x51                  	// #81
     678:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     67c:	add	x23, sp, #0x98
     680:	add	x0, sp, #0xa0
     684:	str	x0, [sp, #120]
     688:	cmp	w21, w25
     68c:	b.eq	7ec <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x49c>  // b.none
     690:	mov	w1, w21
     694:	mov	x0, x26
     698:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     69c:	ldr	x20, [x0]
     6a0:	cbz	x20, 7e4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x494>
     6a4:	ldr	x1, [x20]
     6a8:	cbz	x1, 7e4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x494>
     6ac:	ldr	x0, [sp, #120]
     6b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6b4:	ldp	x1, x27, [sp, #160]
     6b8:	cbnz	x27, 6dc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x38c>
     6bc:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6c0:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6c4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6c8:	add	x3, x3, #0x0
     6cc:	add	x1, x1, #0x0
     6d0:	add	x0, x0, #0x0
     6d4:	mov	w2, #0x27                  	// #39
     6d8:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     6dc:	mov	x2, x27
     6e0:	mov	x0, x19
     6e4:	str	x1, [sp, #128]
     6e8:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
     6ec:	str	w0, [sp, #104]
     6f0:	ldr	x22, [x19]
     6f4:	ldr	x0, [sp, #104]
     6f8:	ldr	x1, [sp, #128]
     6fc:	ubfiz	x24, x0, #3, #32
     700:	add	x2, x22, x24
     704:	ldr	x0, [x22, x24]
     708:	cbz	x0, 734 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3e4>
     70c:	cmn	x0, #0x8
     710:	b.eq	728 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3d8>  // b.none
     714:	str	x2, [sp, #152]
     718:	mov	x0, x23
     71c:	add	x20, x20, #0x8
     720:	bl	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
     724:	b	6a4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x354>
     728:	ldr	w0, [x19, #16]
     72c:	sub	w0, w0, #0x1
     730:	str	w0, [x19, #16]
     734:	add	x2, x27, #0x9
     738:	mov	x0, x2
     73c:	stp	x2, x1, [sp, #128]
     740:	bl	0 <malloc>
     744:	mov	x28, x0
     748:	ldp	x2, x1, [sp, #128]
     74c:	cbnz	x0, 770 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x420>
     750:	cbz	x2, 768 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x418>
     754:	mov	w1, #0x1                   	// #1
     758:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     75c:	add	x0, x0, #0x0
     760:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
     764:	brk	#0x3e8
     768:	mov	x2, #0x1                   	// #1
     76c:	b	738 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3e8>
     770:	mov	x3, x0
     774:	mov	x2, x27
     778:	str	x27, [x3], #8
     77c:	mov	x0, x3
     780:	bl	0 <memcpy>
     784:	strb	wzr, [x0, x27]
     788:	ldp	w1, w0, [x19, #12]
     78c:	str	x28, [x22, x24]
     790:	add	w1, w1, #0x1
     794:	str	w1, [x19, #12]
     798:	add	w1, w1, w0
     79c:	ldr	w0, [x19, #8]
     7a0:	cmp	w1, w0
     7a4:	b.ls	7c8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x478>  // b.plast
     7a8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     7ac:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     7b0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     7b4:	add	x3, x3, #0x0
     7b8:	add	x1, x1, #0x0
     7bc:	add	x0, x0, #0x0
     7c0:	mov	w2, #0x1bb                 	// #443
     7c4:	b	448 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xf8>
     7c8:	ldr	w1, [sp, #104]
     7cc:	mov	x0, x19
     7d0:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
     7d4:	ldr	x1, [x19]
     7d8:	add	x0, x1, w0, uxtw #3
     7dc:	str	x0, [sp, #152]
     7e0:	b	718 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3c8>
     7e4:	add	w21, w21, #0x1
     7e8:	b	688 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x338>
     7ec:	ldr	w0, [x19, #8]
     7f0:	ldr	x1, [x26, #40]
     7f4:	str	x1, [sp, #160]
     7f8:	cbz	w0, 804 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4b4>
     7fc:	add	x0, sp, #0xa0
     800:	bl	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
     804:	ldr	x0, [x26, #40]
     808:	add	x21, sp, #0xa0
     80c:	ldr	w20, [x19, #8]
     810:	add	x20, x0, x20, lsl #3
     814:	ldr	x0, [sp, #160]
     818:	cmp	x0, x20
     81c:	b.eq	930 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5e0>  // b.none
     820:	ldr	x19, [x0]
     824:	ldr	x22, [x19], #8
     828:	add	x22, x19, x22
     82c:	cmp	x19, x22
     830:	b.eq	918 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5c8>  // b.none
     834:	ldp	x2, x1, [x26, #72]
     838:	add	x5, x2, x1
     83c:	asr	x1, x1, #2
     840:	mov	x0, x2
     844:	cmp	x1, #0x0
     848:	b.le	8b0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x560>
     84c:	ldrb	w3, [x19]
     850:	ldrb	w2, [x2]
     854:	cmp	w2, w3
     858:	b.eq	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>  // b.none
     85c:	ldrb	w2, [x0, #1]
     860:	cmp	w2, w3
     864:	b.ne	87c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x52c>  // b.any
     868:	add	x0, x0, #0x1
     86c:	cmp	x0, x5
     870:	b.eq	8dc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x58c>  // b.none
     874:	add	x19, x19, #0x1
     878:	b	82c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4dc>
     87c:	ldrb	w2, [x0, #2]
     880:	cmp	w2, w3
     884:	b.ne	890 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x540>  // b.any
     888:	add	x0, x0, #0x2
     88c:	b	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>
     890:	ldrb	w6, [x0, #3]
     894:	add	x2, x0, #0x4
     898:	cmp	w6, w3
     89c:	b.ne	8a8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x558>  // b.any
     8a0:	add	x0, x0, #0x3
     8a4:	b	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>
     8a8:	sub	x1, x1, #0x1
     8ac:	b	840 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f0>
     8b0:	sub	x1, x5, x2
     8b4:	cmp	x1, #0x2
     8b8:	b.eq	900 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5b0>  // b.none
     8bc:	cmp	x1, #0x3
     8c0:	b.eq	8ec <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x59c>  // b.none
     8c4:	cmp	x1, #0x1
     8c8:	b.ne	8dc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x58c>  // b.any
     8cc:	ldrb	w2, [x0]
     8d0:	ldrb	w1, [x19]
     8d4:	cmp	w2, w1
     8d8:	b.eq	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>  // b.none
     8dc:	ldrb	w1, [x19]
     8e0:	ldr	x0, [sp, #112]
     8e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
     8e8:	b	874 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x524>
     8ec:	ldrb	w2, [x2]
     8f0:	ldrb	w1, [x19]
     8f4:	cmp	w2, w1
     8f8:	b.eq	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>  // b.none
     8fc:	add	x0, x0, #0x1
     900:	ldrb	w2, [x0]
     904:	ldrb	w1, [x19]
     908:	cmp	w2, w1
     90c:	b.eq	86c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x51c>  // b.none
     910:	add	x0, x0, #0x1
     914:	b	8cc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x57c>
     918:	ldr	x0, [sp, #160]
     91c:	add	x0, x0, #0x8
     920:	str	x0, [sp, #160]
     924:	mov	x0, x21
     928:	bl	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
     92c:	b	814 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4c4>
     930:	ldp	x19, x20, [sp, #16]
     934:	ldp	x21, x22, [sp, #32]
     938:	ldp	x23, x24, [sp, #48]
     93c:	ldp	x25, x26, [sp, #64]
     940:	ldp	x27, x28, [sp, #80]
     944:	ldp	x29, x30, [sp], #176
     948:	ret

000000000000094c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>:
     94c:	stp	x29, x30, [sp, #-224]!
     950:	mov	x29, sp
     954:	stp	x19, x20, [sp, #16]
     958:	mov	x19, x0
     95c:	ldr	w0, [x2]
     960:	str	w0, [sp, #100]
     964:	ldr	x0, [x1]
     968:	stp	x23, x24, [sp, #48]
     96c:	mov	x24, x1
     970:	mov	x23, x2
     974:	ldr	w1, [sp, #100]
     978:	ldr	x2, [x0]
     97c:	stp	x21, x22, [sp, #32]
     980:	mov	x0, x24
     984:	stp	x25, x26, [sp, #64]
     988:	add	x21, sp, #0xd0
     98c:	add	x26, sp, #0xc0
     990:	stp	x27, x28, [sp, #80]
     994:	stp	w3, w4, [sp, #120]
     998:	blr	x2
     99c:	mov	x22, x0
     9a0:	mov	x1, x22
     9a4:	add	x0, sp, #0xa0
     9a8:	str	x0, [sp, #104]
     9ac:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9b0:	ldp	x0, x1, [sp, #160]
     9b4:	stp	x0, x1, [sp, #176]
     9b8:	mov	x0, x21
     9bc:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9c0:	add	x1, x1, #0x0
     9c4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9c8:	ldp	x0, x1, [sp, #176]
     9cc:	stp	x0, x1, [sp, #192]
     9d0:	ldp	x1, x2, [sp, #208]
     9d4:	mov	x0, x26
     9d8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9dc:	tst	w0, #0xff
     9e0:	b.ne	c34 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2e8>  // b.any
     9e4:	ldr	w0, [x19, #48]
     9e8:	add	x3, x19, #0x28
     9ec:	ldr	x1, [x19, #40]
     9f0:	str	x1, [sp, #208]
     9f4:	cbz	w0, a00 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xb4>
     9f8:	mov	x0, x21
     9fc:	bl	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
     a00:	ldr	x20, [x19, #40]
     a04:	add	x28, sp, #0xb0
     a08:	ldr	w0, [x3, #8]
     a0c:	add	x20, x20, x0, lsl #3
     a10:	ldr	x25, [sp, #208]
     a14:	cmp	x25, x20
     a18:	b.eq	c34 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2e8>  // b.none
     a1c:	ldr	x1, [x25]
     a20:	mov	x0, x28
     a24:	ldr	x2, [x1], #8
     a28:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a2c:	tst	w0, #0xff
     a30:	b.eq	bac <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x260>  // b.none
     a34:	ldp	x0, x25, [x19]
     a38:	mov	x1, x22
     a3c:	ldr	w20, [x19, #36]
     a40:	add	x20, x0, x20, lsl #6
     a44:	mov	x0, x21
     a48:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a4c:	ldp	x1, x2, [x19, #72]
     a50:	mov	x0, x21
     a54:	mov	x3, #0x0                   	// #0
     a58:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
     a5c:	ldr	x1, [sp, #216]
     a60:	sub	x2, x25, x20
     a64:	cmp	x1, x0
     a68:	asr	x27, x2, #6
     a6c:	csel	x1, x1, x0, ls  // ls = plast
     a70:	ldr	x0, [sp, #208]
     a74:	add	x1, x0, x1
     a78:	cmp	x27, #0x0
     a7c:	b.gt	bc8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x27c>
     a80:	add	x0, sp, #0x90
     a84:	str	x0, [sp, #128]
     a88:	cmp	x20, x25
     a8c:	b.eq	c28 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2dc>  // b.none
     a90:	ldr	x0, [sp, #128]
     a94:	mov	x1, x22
     a98:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a9c:	ldrb	w0, [x19, #24]
     aa0:	str	w0, [sp, #112]
     aa4:	ldp	x0, x1, [sp, #144]
     aa8:	ldr	x27, [x20]
     aac:	stp	x0, x1, [sp, #160]
     ab0:	ldr	x1, [x27]
     ab4:	cbz	x1, c1c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2d0>
     ab8:	mov	x0, x28
     abc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ac0:	ldp	x1, x2, [sp, #176]
     ac4:	ldr	x0, [sp, #104]
     ac8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     acc:	tst	w0, #0xff
     ad0:	b.eq	c14 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2c8>  // b.none
     ad4:	ldp	x2, x0, [sp, #160]
     ad8:	ldr	x1, [sp, #184]
     adc:	cmp	x1, x0
     ae0:	csel	x1, x1, x0, ls  // ls = plast
     ae4:	sub	x0, x0, x1
     ae8:	add	x2, x2, x1
     aec:	stp	x2, x0, [sp, #192]
     af0:	ldr	w0, [sp, #112]
     af4:	ldr	x1, [x20, #8]
     af8:	cbz	w0, bfc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2b0>
     afc:	mov	x0, x21
     b00:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b04:	ldp	x1, x2, [sp, #208]
     b08:	mov	x0, x26
     b0c:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
     b10:	and	w0, w0, #0xff
     b14:	cbz	w0, c14 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2c8>
     b18:	ldr	x1, [x20, #8]
     b1c:	mov	x0, x21
     b20:	ldr	x27, [sp, #184]
     b24:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b28:	ldr	x3, [sp, #216]
     b2c:	adds	w27, w3, w27
     b30:	b.eq	c1c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2d0>  // b.none
     b34:	cmp	x25, x20
     b38:	b.eq	c28 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2dc>  // b.none
     b3c:	mov	x1, x20
     b40:	mov	x0, x21
     b44:	mov	x2, x19
     b48:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     b4c:	ldr	w1, [sp, #120]
     b50:	ldr	x0, [sp, #208]
     b54:	cbz	w1, b68 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x21c>
     b58:	ldrh	w1, [x0, #38]
     b5c:	ldr	w2, [sp, #120]
     b60:	tst	w1, w2
     b64:	b.eq	ba4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x258>  // b.none
     b68:	ldrh	w0, [x0, #38]
     b6c:	ldr	w1, [sp, #124]
     b70:	tst	w0, w1
     b74:	b.ne	ba4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x258>  // b.any
     b78:	mov	w3, w27
     b7c:	mov	x2, x23
     b80:	mov	x1, x24
     b84:	mov	x0, x21
     b88:	bl	0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>
     b8c:	mov	x27, x0
     b90:	cbnz	x0, c88 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x33c>
     b94:	ldr	w0, [x23]
     b98:	ldr	w1, [sp, #100]
     b9c:	cmp	w0, w1
     ba0:	b.ne	c88 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x33c>  // b.any
     ba4:	add	x20, x20, #0x40
     ba8:	b	a88 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x13c>
     bac:	add	x25, x25, #0x8
     bb0:	mov	x0, x21
     bb4:	str	x25, [sp, #208]
     bb8:	bl	a8 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv.isra.0>
     bbc:	b	a10 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xc4>
     bc0:	mov	x27, x2
     bc4:	b	a78 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x12c>
     bc8:	asr	x2, x27, #1
     bcc:	stp	x1, x2, [sp, #128]
     bd0:	add	x4, x20, x2, lsl #6
     bd4:	str	x4, [sp, #112]
     bd8:	ldr	x0, [x4, #8]
     bdc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     be0:	ldp	x1, x2, [sp, #128]
     be4:	tbz	w0, #31, bc0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x274>
     be8:	ldr	x4, [sp, #112]
     bec:	sub	x2, x27, x2
     bf0:	sub	x27, x2, #0x1
     bf4:	add	x20, x4, #0x40
     bf8:	b	a78 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x12c>
     bfc:	mov	x0, x21
     c00:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c04:	ldp	x1, x2, [sp, #208]
     c08:	mov	x0, x26
     c0c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c10:	b	b10 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1c4>
     c14:	add	x27, x27, #0x8
     c18:	b	ab0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x164>
     c1c:	add	x20, x20, #0x40
     c20:	cmp	x25, x20
     c24:	b	a8c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x140>
     c28:	ldrb	w0, [x22]
     c2c:	cmp	w0, #0x2f
     c30:	b.ne	ca8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x35c>  // b.any
     c34:	ldr	w1, [x19, #28]
     c38:	mov	x0, x19
     c3c:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     c40:	mov	x20, x0
     c44:	mov	x19, x1
     c48:	mov	x0, x21
     c4c:	mov	x1, x22
     c50:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c54:	ldr	w21, [x23]
     c58:	add	w0, w21, #0x1
     c5c:	str	w0, [x23]
     c60:	mov	x0, #0x58                  	// #88
     c64:	bl	0 <_Znwm>
     c68:	mov	x27, x0
     c6c:	ldp	x3, x4, [sp, #208]
     c70:	mov	x6, x22
     c74:	mov	w5, w21
     c78:	mov	x1, x20
     c7c:	mov	x2, x19
     c80:	mov	x7, #0x0                   	// #0
     c84:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     c88:	mov	x0, x27
     c8c:	ldp	x19, x20, [sp, #16]
     c90:	ldp	x21, x22, [sp, #32]
     c94:	ldp	x23, x24, [sp, #48]
     c98:	ldp	x25, x26, [sp, #64]
     c9c:	ldp	x27, x28, [sp, #80]
     ca0:	ldp	x29, x30, [sp], #224
     ca4:	ret
     ca8:	ldr	w1, [x19, #32]
     cac:	b	c38 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2ec>

0000000000000cb0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>:
     cb0:	stp	x29, x30, [sp, #-176]!
     cb4:	mov	x29, sp
     cb8:	stp	x21, x22, [sp, #32]
     cbc:	mov	x21, x4
     cc0:	mov	x22, x8
     cc4:	stp	x19, x20, [sp, #16]
     cc8:	mov	x20, x3
     ccc:	mov	x19, x2
     cd0:	add	x2, x1, x2, lsl #3
     cd4:	stp	x23, x24, [sp, #48]
     cd8:	mov	w23, w5
     cdc:	mov	w24, w6
     ce0:	stp	x25, x26, [sp, #64]
     ce4:	adrp	x25, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ce8:	add	x26, sp, #0x80
     cec:	add	x25, x25, #0x0
     cf0:	stp	x27, x28, [sp, #80]
     cf4:	add	x27, sp, #0x90
     cf8:	add	x28, sp, #0xa0
     cfc:	str	x0, [sp, #96]
     d00:	mov	x0, x8
     d04:	bl	0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>
     d08:	str	wzr, [x21]
     d0c:	str	wzr, [x20]
     d10:	str	w19, [sp, #104]
     d14:	str	wzr, [sp, #124]
     d18:	ldr	w1, [sp, #104]
     d1c:	ldr	w0, [sp, #124]
     d20:	cmp	w0, w1
     d24:	b.cs	e64 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1b4>  // b.hs, b.nlast
     d28:	ldr	w1, [x22, #192]
     d2c:	mov	w2, w0
     d30:	cmp	x1, w0, uxtw
     d34:	b.hi	d58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa8>  // b.pmore
     d38:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d3c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d40:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d44:	add	x3, x3, #0x0
     d48:	add	x1, x1, #0x0
     d4c:	add	x0, x0, #0x0
     d50:	mov	w2, #0x95                  	// #149
     d54:	bl	0 <__assert_fail>
     d58:	ldr	x1, [x22, #184]
     d5c:	ldr	x1, [x1, x2, lsl #3]
     d60:	cbnz	x1, d70 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xc0>
     d64:	add	w0, w0, #0x1
     d68:	str	w0, [sp, #124]
     d6c:	b	d18 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x68>
     d70:	mov	x0, x26
     d74:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d78:	mov	x1, x25
     d7c:	mov	x0, x27
     d80:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d84:	ldp	x0, x1, [sp, #128]
     d88:	stp	x0, x1, [sp, #160]
     d8c:	ldp	x1, x2, [sp, #144]
     d90:	mov	x0, x28
     d94:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d98:	tst	w0, #0xff
     d9c:	ldr	w5, [sp, #124]
     da0:	b.eq	db0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x100>  // b.none
     da4:	add	w5, w5, #0x1
     da8:	str	w5, [sp, #124]
     dac:	b	d18 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x68>
     db0:	ldr	x0, [sp, #96]
     db4:	add	x2, sp, #0x7c
     db8:	mov	x1, x22
     dbc:	mov	w4, w24
     dc0:	mov	w3, w23
     dc4:	str	w5, [sp, #108]
     dc8:	bl	94c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>
     dcc:	mov	x1, x0
     dd0:	ldr	w5, [sp, #108]
     dd4:	ldr	w2, [sp, #124]
     dd8:	cmp	w2, w5
     ddc:	b.hi	e00 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x150>  // b.pmore
     de0:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     de4:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     de8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     dec:	add	x3, x3, #0x0
     df0:	add	x1, x1, #0x0
     df4:	add	x0, x0, #0x0
     df8:	mov	w2, #0x1a2                 	// #418
     dfc:	b	d54 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa4>
     e00:	cbnz	x0, e84 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1d4>
     e04:	cmp	w2, w19
     e08:	b.cs	e2c <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x17c>  // b.hs, b.nlast
     e0c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e10:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e14:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e18:	add	x3, x3, #0x0
     e1c:	add	x1, x1, #0x0
     e20:	add	x0, x0, #0x0
     e24:	mov	w2, #0x1a6                 	// #422
     e28:	b	d54 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa4>
     e2c:	sub	w2, w2, w5
     e30:	cmp	w2, #0x1
     e34:	b.ne	e58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1a8>  // b.any
     e38:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e3c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e40:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e44:	add	x3, x3, #0x0
     e48:	add	x1, x1, #0x0
     e4c:	add	x0, x0, #0x0
     e50:	mov	w2, #0x1a7                 	// #423
     e54:	b	d54 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa4>
     e58:	str	w5, [x20]
     e5c:	sub	w2, w2, #0x1
     e60:	str	w2, [x21]
     e64:	mov	x0, x22
     e68:	ldp	x19, x20, [sp, #16]
     e6c:	ldp	x21, x22, [sp, #32]
     e70:	ldp	x23, x24, [sp, #48]
     e74:	ldp	x25, x26, [sp, #64]
     e78:	ldp	x27, x28, [sp, #80]
     e7c:	ldp	x29, x30, [sp], #176
     e80:	ret
     e84:	mov	x0, x22
     e88:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e8c:	b	d18 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x68>

0000000000000e90 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>:
     e90:	stp	x29, x30, [sp, #-48]!
     e94:	mov	x29, sp
     e98:	stp	x21, x22, [sp, #32]
     e9c:	mov	x22, x1
     ea0:	mov	x21, x0
     ea4:	stp	x19, x20, [sp, #16]
     ea8:	add	x19, x0, #0x8
     eac:	ldr	x20, [x0, #16]
     eb0:	mov	w0, #0x1                   	// #1
     eb4:	cbz	x20, ee4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x54>
     eb8:	add	x1, x20, #0x20
     ebc:	mov	x0, x22
     ec0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ec4:	ands	w0, w0, #0xff
     ec8:	b.eq	edc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x4c>  // b.none
     ecc:	ldr	x1, [x20, #16]
     ed0:	mov	x19, x20
     ed4:	mov	x20, x1
     ed8:	b	eb4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x24>
     edc:	ldr	x1, [x20, #24]
     ee0:	b	ed0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x40>
     ee4:	cbz	w0, f38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xa8>
     ee8:	ldr	x0, [x21, #24]
     eec:	cmp	x0, x19
     ef0:	b.ne	f0c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x7c>  // b.any
     ef4:	mov	x1, x19
     ef8:	mov	x0, #0x0                   	// #0
     efc:	ldp	x19, x20, [sp, #16]
     f00:	ldp	x21, x22, [sp, #32]
     f04:	ldp	x29, x30, [sp], #48
     f08:	ret
     f0c:	mov	x0, x19
     f10:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
     f14:	mov	x20, x0
     f18:	mov	x1, x22
     f1c:	add	x0, x20, #0x20
     f20:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f24:	ands	w1, w0, #0xff
     f28:	csel	x0, x20, xzr, eq  // eq = none
     f2c:	cmp	w1, #0x0
     f30:	csel	x1, x19, xzr, ne  // ne = any
     f34:	b	efc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x6c>
     f38:	mov	x20, x19
     f3c:	b	f18 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x88>

0000000000000f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>:
     f40:	stp	x29, x30, [sp, #-32]!
     f44:	mov	x29, sp
     f48:	stp	x19, x20, [sp, #16]
     f4c:	mov	x20, x0
     f50:	add	x0, x0, #0x10
     f54:	mov	x19, x1
     f58:	str	x0, [x20]
     f5c:	cbz	x1, f84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x44>
     f60:	mov	x0, x1
     f64:	bl	0 <strlen>
     f68:	add	x2, x19, x0
     f6c:	mov	x1, x19
     f70:	mov	x0, x20
     f74:	ldp	x19, x20, [sp, #16]
     f78:	mov	w3, #0x0                   	// #0
     f7c:	ldp	x29, x30, [sp], #32
     f80:	b	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f84:	mov	x2, #0xffffffffffffffff    	// #-1
     f88:	b	f6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x2c>

0000000000000f8c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>:
     f8c:	stp	x29, x30, [sp, #-160]!
     f90:	mov	x29, sp
     f94:	stp	x19, x20, [sp, #16]
     f98:	mov	x20, x0
     f9c:	ldr	x0, [x0]
     fa0:	stp	x21, x22, [sp, #32]
     fa4:	stp	x23, x24, [sp, #48]
     fa8:	stp	x25, x26, [sp, #64]
     fac:	cbz	x0, 103c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xb0>
     fb0:	mov	x24, x1
     fb4:	mov	x23, x2
     fb8:	add	x22, sp, #0x60
     fbc:	add	x25, sp, #0x80
     fc0:	add	x26, sp, #0x50
     fc4:	mov	x21, #0x0                   	// #0
     fc8:	ldr	x0, [x20]
     fcc:	ldr	x1, [x0, x21]
     fd0:	cbz	x1, 103c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xb0>
     fd4:	mov	x0, x22
     fd8:	bl	f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
     fdc:	ldr	x1, [x20, #8]
     fe0:	mov	x0, x22
     fe4:	add	x21, x21, #0x8
     fe8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     fec:	mov	x1, x0
     ff0:	mov	x0, x25
     ff4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
     ff8:	ldp	x1, x2, [sp, #128]
     ffc:	mov	x0, x26
    1000:	stp	x24, x23, [sp, #80]
    1004:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1008:	and	w19, w0, #0xff
    100c:	mov	x0, x25
    1010:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1014:	mov	x0, x22
    1018:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    101c:	cbz	w19, fc8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x3c>
    1020:	mov	w0, w19
    1024:	ldp	x19, x20, [sp, #16]
    1028:	ldp	x21, x22, [sp, #32]
    102c:	ldp	x23, x24, [sp, #48]
    1030:	ldp	x25, x26, [sp, #64]
    1034:	ldp	x29, x30, [sp], #160
    1038:	ret
    103c:	mov	w19, #0x0                   	// #0
    1040:	b	1020 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x94>

0000000000001044 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_>:
    1044:	stp	x29, x30, [sp, #-96]!
    1048:	mov	x29, sp
    104c:	stp	x19, x20, [sp, #16]
    1050:	mov	x19, x0
    1054:	stp	x21, x22, [sp, #32]
    1058:	ldr	w21, [x0, #36]
    105c:	ldp	x0, x20, [x0]
    1060:	stp	x23, x24, [sp, #48]
    1064:	mov	x23, x1
    1068:	mov	x24, x2
    106c:	str	x25, [sp, #64]
    1070:	add	x25, sp, #0x50
    1074:	sub	x20, x20, x0
    1078:	asr	x20, x20, #6
    107c:	cmp	x21, x20
    1080:	b.cs	10d0 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x8c>  // b.hs, b.nlast
    1084:	mov	x1, x23
    1088:	mov	x0, x25
    108c:	ldr	x22, [x19]
    1090:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1094:	ldp	x1, x2, [sp, #80]
    1098:	add	x22, x22, x21, lsl #6
    109c:	mov	x0, x22
    10a0:	bl	f8c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
    10a4:	ands	w0, w0, #0xff
    10a8:	b.eq	10c8 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x84>  // b.none
    10ac:	str	x24, [x22, #56]
    10b0:	ldp	x19, x20, [sp, #16]
    10b4:	ldp	x21, x22, [sp, #32]
    10b8:	ldp	x23, x24, [sp, #48]
    10bc:	ldr	x25, [sp, #64]
    10c0:	ldp	x29, x30, [sp], #96
    10c4:	ret
    10c8:	add	x21, x21, #0x1
    10cc:	b	107c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x38>
    10d0:	mov	w0, #0x0                   	// #0
    10d4:	b	10b0 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x6c>

00000000000010d8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj>:
    10d8:	stp	x29, x30, [sp, #-400]!
    10dc:	mov	x29, sp
    10e0:	stp	x1, x2, [sp, #144]
    10e4:	ldr	x1, [sp, #152]
    10e8:	stp	x19, x20, [sp, #16]
    10ec:	stp	x21, x22, [sp, #32]
    10f0:	stp	x23, x24, [sp, #48]
    10f4:	stp	x25, x26, [sp, #64]
    10f8:	stp	x27, x28, [sp, #80]
    10fc:	str	x3, [sp, #120]
    1100:	stp	w4, w5, [sp, #128]
    1104:	str	w6, [sp, #136]
    1108:	cbnz	x1, 112c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x54>
    110c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1110:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1114:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1118:	add	x3, x3, #0x0
    111c:	add	x1, x1, #0x0
    1120:	add	x0, x0, #0x0
    1124:	mov	w2, #0xfc                  	// #252
    1128:	bl	0 <__assert_fail>
    112c:	ldp	x19, x1, [x0]
    1130:	ldr	w0, [x0, #36]
    1134:	sub	x1, x1, x19
    1138:	asr	x2, x1, #6
    113c:	cmp	x0, x1, asr #6
    1140:	b.ls	1164 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x8c>  // b.plast
    1144:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1148:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    114c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1150:	add	x3, x3, #0x0
    1154:	add	x1, x1, #0x0
    1158:	add	x0, x0, #0x0
    115c:	mov	w2, #0xc6                  	// #198
    1160:	b	1128 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x50>
    1164:	add	x19, x19, x0, lsl #6
    1168:	sub	x0, x2, x0
    116c:	add	x28, sp, #0xa8
    1170:	mov	w21, #0xffffffff            	// #-1
    1174:	add	x0, x19, x0, lsl #6
    1178:	str	x0, [sp, #112]
    117c:	add	x0, sp, #0xc8
    1180:	str	x0, [sp, #104]
    1184:	ldr	x0, [sp, #112]
    1188:	cmp	x0, x19
    118c:	b.eq	14a8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d0>  // b.none
    1190:	ldr	x1, [x19, #8]
    1194:	mov	x0, x28
    1198:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    119c:	ldr	x1, [sp, #176]
    11a0:	cbz	x1, 14a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>
    11a4:	ldr	w0, [sp, #136]
    11a8:	cmp	x1, w0, uxtw
    11ac:	b.cc	14a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>  // b.lo, b.ul, b.last
    11b0:	ldr	w2, [sp, #128]
    11b4:	ldrh	w0, [x19, #38]
    11b8:	cbz	w2, 11c4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xec>
    11bc:	tst	w2, w0
    11c0:	b.eq	14a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>  // b.none
    11c4:	ldr	w2, [sp, #132]
    11c8:	tst	w2, w0
    11cc:	b.ne	14a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>  // b.any
    11d0:	ldr	x0, [x19]
    11d4:	cbz	x0, 14a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>
    11d8:	ldr	x0, [sp, #168]
    11dc:	stp	xzr, xzr, [sp, #184]
    11e0:	add	x23, sp, #0x90
    11e4:	add	x0, x0, x1
    11e8:	stp	xzr, xzr, [sp, #200]
    11ec:	add	x24, sp, #0x130
    11f0:	mov	x8, x24
    11f4:	ldurb	w20, [x0, #-1]
    11f8:	mov	x0, x23
    11fc:	cmp	w20, #0x3d
    1200:	cset	w26, eq  // eq = none
    1204:	cmp	w20, #0x3a
    1208:	csinc	w26, w26, wzr, ne  // ne = any
    120c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1210:	cbz	w26, 12b4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1dc>
    1214:	add	x1, sp, #0x150
    1218:	mov	x0, x23
    121c:	mov	x3, #0x0                   	// #0
    1220:	mov	x2, #0x1                   	// #1
    1224:	strb	w20, [sp, #336]
    1228:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
    122c:	mov	x22, x0
    1230:	cmn	x0, #0x1
    1234:	b.ne	1308 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x230>  // b.any
    1238:	ldp	x0, x1, [sp, #144]
    123c:	stp	x0, x1, [sp, #368]
    1240:	mov	x1, #0x0                   	// #0
    1244:	mov	x0, #0x0                   	// #0
    1248:	ldp	x2, x3, [sp, #368]
    124c:	add	x22, sp, #0x170
    1250:	mov	x8, x22
    1254:	stp	x2, x3, [sp, #184]
    1258:	stp	x0, x1, [sp, #200]
    125c:	add	x0, sp, #0xb8
    1260:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1264:	mov	x1, x22
    1268:	mov	x0, x24
    126c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    1270:	mov	x0, x22
    1274:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1278:	ldr	x2, [sp, #152]
    127c:	cbz	x2, 1338 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x260>
    1280:	ldr	x22, [sp, #144]
    1284:	mov	w1, w20
    1288:	mov	x0, x22
    128c:	bl	0 <memchr>
    1290:	sub	x22, x0, x22
    1294:	cmp	x0, #0x0
    1298:	csinv	x22, x22, xzr, ne  // ne = any
    129c:	ldr	x0, [sp, #192]
    12a0:	cmp	x0, x22
    12a4:	b.ne	12b4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1dc>  // b.any
    12a8:	mov	w1, w20
    12ac:	mov	x0, x24
    12b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
    12b4:	add	x23, sp, #0x170
    12b8:	add	x25, sp, #0x150
    12bc:	mov	x27, #0x0                   	// #0
    12c0:	ldr	x0, [x19]
    12c4:	ldr	x0, [x0, x27]
    12c8:	cbz	x0, 1498 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c0>
    12cc:	mov	w1, #0x503                 	// #1283
    12d0:	stp	x0, x28, [sp, #368]
    12d4:	mov	x0, x23
    12d8:	strh	w1, [sp, #384]
    12dc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12e0:	tst	w0, #0xff
    12e4:	b.ne	1340 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x268>  // b.any
    12e8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12ec:	add	x3, x3, #0x0
    12f0:	mov	w2, #0x169                 	// #361
    12f4:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12f8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12fc:	add	x1, x1, #0x0
    1300:	add	x0, x0, #0x0
    1304:	b	1128 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x50>
    1308:	mov	x2, x0
    130c:	mov	x1, #0x0                   	// #0
    1310:	mov	x0, x23
    1314:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1318:	mov	x2, #0xffffffffffffffff    	// #-1
    131c:	mov	x27, x0
    1320:	mov	x25, x1
    1324:	mov	x0, x23
    1328:	add	x1, x22, #0x1
    132c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1330:	stp	x27, x25, [sp, #368]
    1334:	b	1248 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x170>
    1338:	mov	x22, #0xffffffffffffffff    	// #-1
    133c:	b	129c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1c4>
    1340:	mov	x8, x25
    1344:	mov	x0, x23
    1348:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    134c:	ldp	x1, x2, [sp, #304]
    1350:	mov	w4, w21
    1354:	ldr	x0, [sp, #336]
    1358:	str	x0, [sp, #216]
    135c:	ldr	x0, [sp, #344]
    1360:	mov	w3, #0x1                   	// #1
    1364:	str	x0, [sp, #224]
    1368:	add	x0, sp, #0xd8
    136c:	bl	0 <_ZNK4llvm9StringRef13edit_distanceES0_bj>
    1370:	mov	w20, w0
    1374:	ldr	x0, [sp, #208]
    1378:	cbnz	x0, 1380 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2a8>
    137c:	add	w20, w20, w26
    1380:	cmp	w21, w20
    1384:	b.ls	1488 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b0>  // b.plast
    1388:	mov	w0, #0x104                 	// #260
    138c:	add	x22, sp, #0xe8
    1390:	stp	x25, xzr, [sp, #232]
    1394:	strh	w0, [sp, #248]
    1398:	mov	x0, x22
    139c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13a0:	tst	w0, #0xff
    13a4:	b.ne	13b8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2e0>  // b.any
    13a8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13ac:	mov	w2, #0x11b                 	// #283
    13b0:	add	x3, x3, #0x0
    13b4:	b	12f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x21c>
    13b8:	mov	w0, #0x105                 	// #261
    13bc:	add	x21, sp, #0x100
    13c0:	strh	w0, [sp, #272]
    13c4:	ldr	x0, [sp, #104]
    13c8:	stp	x0, xzr, [sp, #256]
    13cc:	mov	x0, x21
    13d0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13d4:	tst	w0, #0xff
    13d8:	b.ne	13ec <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x314>  // b.any
    13dc:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13e0:	mov	w2, #0x121                 	// #289
    13e4:	add	x3, x3, #0x0
    13e8:	b	12f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x21c>
    13ec:	mov	x0, x22
    13f0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13f4:	tst	w0, #0xff
    13f8:	b.eq	1454 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x37c>  // b.none
    13fc:	mov	x22, x25
    1400:	mov	w1, #0x4                   	// #4
    1404:	mov	x0, x21
    1408:	str	w1, [sp, #140]
    140c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1410:	tst	w0, #0xff
    1414:	ldr	w1, [sp, #140]
    1418:	b.eq	145c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x384>  // b.none
    141c:	ldr	x21, [sp, #104]
    1420:	mov	w0, #0x5                   	// #5
    1424:	stp	x22, x21, [sp, #280]
    1428:	add	x21, sp, #0x118
    142c:	strb	w1, [sp, #296]
    1430:	strb	w0, [sp, #297]
    1434:	mov	x0, x21
    1438:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    143c:	tst	w0, #0xff
    1440:	b.ne	1464 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x38c>  // b.any
    1444:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1448:	mov	w2, #0xb8                  	// #184
    144c:	add	x3, x3, #0x0
    1450:	b	12f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x21c>
    1454:	mov	w1, #0x2                   	// #2
    1458:	b	1404 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x32c>
    145c:	mov	w0, #0x2                   	// #2
    1460:	b	1424 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x34c>
    1464:	mov	x0, x21
    1468:	mov	x8, x23
    146c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1470:	mov	w21, w20
    1474:	ldr	x0, [sp, #120]
    1478:	mov	x1, x23
    147c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    1480:	mov	x0, x23
    1484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1488:	mov	x0, x25
    148c:	add	x27, x27, #0x8
    1490:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1494:	b	12c0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1e8>
    1498:	mov	x0, x24
    149c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    14a0:	add	x19, x19, #0x40
    14a4:	b	1184 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xac>
    14a8:	mov	w0, w21
    14ac:	ldp	x19, x20, [sp, #16]
    14b0:	ldp	x21, x22, [sp, #32]
    14b4:	ldp	x23, x24, [sp, #48]
    14b8:	ldp	x25, x26, [sp, #64]
    14bc:	ldp	x27, x28, [sp, #80]
    14c0:	ldp	x29, x30, [sp], #400
    14c4:	ret

00000000000014c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>:
    14c8:	stp	x29, x30, [sp, #-336]!
    14cc:	mov	x29, sp
    14d0:	stp	x19, x20, [sp, #16]
    14d4:	mov	x20, x0
    14d8:	and	w0, w6, #0xff
    14dc:	stp	x21, x22, [sp, #32]
    14e0:	mov	x21, x1
    14e4:	mov	x22, x2
    14e8:	mov	x19, x3
    14ec:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    14f0:	add	x1, x1, #0x0
    14f4:	stp	x23, x24, [sp, #48]
    14f8:	add	x24, sp, #0xf0
    14fc:	stp	x25, x26, [sp, #64]
    1500:	add	x25, sp, #0xb0
    1504:	stp	x27, x28, [sp, #80]
    1508:	add	x27, sp, #0x120
    150c:	str	w4, [sp, #128]
    1510:	stp	w5, w0, [sp, #136]
    1514:	mov	x0, x21
    1518:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    151c:	mov	x1, x19
    1520:	adrp	x19, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1524:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1528:	add	x19, x19, #0x0
    152c:	mov	x1, x19
    1530:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1534:	mov	x0, x21
    1538:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    153c:	add	x1, x1, #0x0
    1540:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1544:	mov	x1, x22
    1548:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    154c:	mov	x1, x19
    1550:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1554:	add	x0, x24, #0x8
    1558:	stp	xzr, x0, [sp, #256]
    155c:	mov	w22, #0x1                   	// #1
    1560:	stp	x0, xzr, [sp, #272]
    1564:	ldr	x1, [x20]
    1568:	str	wzr, [sp, #248]
    156c:	ldr	x0, [x20, #8]
    1570:	sub	x0, x0, x1
    1574:	asr	x0, x0, #6
    1578:	add	w0, w0, #0x1
    157c:	str	w0, [sp, #132]
    1580:	add	x0, x27, #0x20
    1584:	str	x0, [sp, #144]
    1588:	ldr	w0, [sp, #132]
    158c:	cmp	w22, w0
    1590:	b.eq	1b84 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6bc>  // b.none
    1594:	mov	w1, w22
    1598:	mov	x0, x20
    159c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    15a0:	ldrb	w0, [x0, #36]
    15a4:	cbz	w0, 1924 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x45c>
    15a8:	mov	w1, w22
    15ac:	mov	x0, x20
    15b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    15b4:	ldrh	w19, [x0, #38]
    15b8:	ldr	w0, [sp, #128]
    15bc:	cbz	w0, 15c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x100>
    15c0:	tst	w19, w0
    15c4:	b.eq	1924 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x45c>  // b.none
    15c8:	ldr	w0, [sp, #136]
    15cc:	ands	w19, w19, w0
    15d0:	b.ne	1924 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x45c>  // b.any
    15d4:	mov	w1, w22
    15d8:	mov	x0, x20
    15dc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    15e0:	ldr	x0, [x0, #16]
    15e4:	str	x0, [sp, #120]
    15e8:	cmp	x0, #0x0
    15ec:	ldr	w0, [sp, #140]
    15f0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
    15f4:	b.eq	1674 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1ac>  // b.none
    15f8:	mov	w1, w22
    15fc:	mov	x0, x20
    1600:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1604:	mov	x2, x0
    1608:	mov	x0, x1
    160c:	cbnz	x2, 1630 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x168>
    1610:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1614:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1618:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    161c:	add	x3, x3, #0x0
    1620:	add	x1, x1, #0x0
    1624:	add	x0, x0, #0x0
    1628:	mov	w2, #0x6e                  	// #110
    162c:	bl	0 <__assert_fail>
    1630:	cbnz	x1, 1654 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x18c>
    1634:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1638:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    163c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1640:	add	x3, x3, #0x0
    1644:	add	x1, x1, #0x0
    1648:	add	x0, x0, #0x0
    164c:	mov	w2, #0x6f                  	// #111
    1650:	b	162c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x164>
    1654:	ldrh	w1, [x2, #42]
    1658:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    165c:	cbz	x0, 1924 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x45c>
    1660:	ldr	w1, [x0, #32]
    1664:	mov	x0, x20
    1668:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    166c:	ldr	x0, [x0, #16]
    1670:	str	x0, [sp, #120]
    1674:	ldr	x0, [sp, #120]
    1678:	cbz	x0, 1924 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x45c>
    167c:	mov	w1, w22
    1680:	mov	x0, x20
    1684:	bl	1d0 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    1688:	mov	x23, x0
    168c:	mov	w1, w22
    1690:	mov	x0, x20
    1694:	bl	2d0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1698:	mov	x26, x0
    169c:	ldr	x0, [x0]
    16a0:	ldr	x1, [x0]
    16a4:	cbz	x1, 1708 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x240>
    16a8:	add	x0, sp, #0xa0
    16ac:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    16b0:	ldr	x0, [sp, #160]
    16b4:	str	x0, [sp, #288]
    16b8:	ldr	x0, [sp, #168]
    16bc:	mov	x8, x25
    16c0:	str	x0, [sp, #296]
    16c4:	mov	x0, x27
    16c8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    16cc:	ldr	x1, [x26, #8]
    16d0:	mov	x0, x27
    16d4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    16d8:	ldp	x1, x2, [sp, #288]
    16dc:	mov	x0, x25
    16e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
    16e4:	ldrb	w1, [x26, #36]
    16e8:	cmp	w1, #0xc
    16ec:	b.hi	1754 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x28c>  // b.pmore
    16f0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    16f4:	add	x0, x0, #0x0
    16f8:	ldrb	w0, [x0, w1, uxtw]
    16fc:	adr	x1, 1708 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x240>
    1700:	add	x0, x1, w0, sxtb #2
    1704:	br	x0
    1708:	stp	xzr, xzr, [sp, #160]
    170c:	b	16b0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1e8>
    1710:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1714:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1718:	add	x1, x1, #0x0
    171c:	add	x0, x0, #0x0
    1720:	mov	w2, #0x1ba                 	// #442
    1724:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1728:	mov	w1, w22
    172c:	mov	x0, x20
    1730:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1734:	ldr	x28, [x0, #24]
    1738:	cbz	x28, 1790 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2c8>
    173c:	mov	w1, #0x20                  	// #32
    1740:	mov	x0, x25
    1744:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
    1748:	mov	x1, x28
    174c:	mov	x0, x25
    1750:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    1754:	add	x0, sp, #0xd0
    1758:	mov	x1, x23
    175c:	str	x0, [sp, #104]
    1760:	bl	f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1764:	ldr	x19, [sp, #256]
    1768:	add	x26, x24, #0x8
    176c:	cbz	x19, 17ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x324>
    1770:	ldr	x1, [sp, #104]
    1774:	add	x0, x19, #0x20
    1778:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    177c:	tst	w0, #0xff
    1780:	b.ne	17e4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x31c>  // b.any
    1784:	mov	x26, x19
    1788:	ldr	x19, [x19, #16]
    178c:	b	176c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>
    1790:	ldrb	w28, [x26, #37]
    1794:	adrp	x26, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1798:	add	x26, x26, #0x0
    179c:	cmp	w28, w19
    17a0:	b.ls	1754 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x28c>  // b.plast
    17a4:	mov	x1, x26
    17a8:	mov	x0, x25
    17ac:	add	w19, w19, #0x1
    17b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    17b4:	b	179c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2d4>
    17b8:	mov	x0, x25
    17bc:	mov	w1, #0x20                  	// #32
    17c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
    17c4:	mov	w1, w22
    17c8:	mov	x0, x20
    17cc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17d0:	ldr	x1, [x0, #24]
    17d4:	cbnz	x1, 174c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x284>
    17d8:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17dc:	add	x1, x1, #0x0
    17e0:	b	174c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x284>
    17e4:	ldr	x19, [x19, #24]
    17e8:	b	176c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>
    17ec:	add	x0, x24, #0x8
    17f0:	cmp	x26, x0
    17f4:	b.eq	180c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x344>  // b.none
    17f8:	ldr	x0, [sp, #104]
    17fc:	add	x1, x26, #0x20
    1800:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1804:	tst	w0, #0xff
    1808:	b.eq	18c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3fc>  // b.none
    180c:	mov	x0, #0x58                  	// #88
    1810:	bl	0 <_Znwm>
    1814:	ldr	x1, [sp, #104]
    1818:	add	x23, x0, #0x20
    181c:	str	x0, [sp, #96]
    1820:	mov	x0, x23
    1824:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    1828:	ldr	x0, [sp, #96]
    182c:	add	x0, x0, #0x40
    1830:	str	x0, [sp, #112]
    1834:	ldr	x0, [sp, #96]
    1838:	str	xzr, [x0, #64]
    183c:	ldr	x0, [sp, #112]
    1840:	stp	xzr, xzr, [x0, #8]
    1844:	add	x0, x24, #0x8
    1848:	cmp	x26, x0
    184c:	b.ne	192c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x464>  // b.any
    1850:	ldr	x0, [sp, #280]
    1854:	cbz	x0, 1870 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3a8>
    1858:	ldr	x26, [sp, #272]
    185c:	mov	x1, x23
    1860:	add	x0, x26, #0x20
    1864:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1868:	tst	w0, #0xff
    186c:	b.ne	1d48 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x880>  // b.any
    1870:	mov	x1, x23
    1874:	mov	x0, x24
    1878:	bl	e90 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    187c:	mov	x26, x1
    1880:	cbz	x26, 1a04 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x53c>
    1884:	cbnz	x0, 19fc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x534>
    1888:	add	x0, x24, #0x8
    188c:	cmp	x26, x0
    1890:	b.eq	19fc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x534>  // b.none
    1894:	add	x1, x26, #0x20
    1898:	mov	x0, x23
    189c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    18a0:	and	w0, w0, #0xff
    18a4:	ldr	x1, [sp, #96]
    18a8:	add	x3, x24, #0x8
    18ac:	mov	x2, x26
    18b0:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
    18b4:	ldr	x0, [sp, #280]
    18b8:	add	x0, x0, #0x1
    18bc:	str	x0, [sp, #280]
    18c0:	ldr	x26, [sp, #96]
    18c4:	mov	x1, x25
    18c8:	mov	x0, x27
    18cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    18d0:	ldr	x1, [sp, #120]
    18d4:	add	x28, x26, #0x40
    18d8:	ldr	x0, [sp, #144]
    18dc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    18e0:	ldp	x23, x0, [x28, #8]
    18e4:	cmp	x23, x0
    18e8:	b.eq	1a58 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x590>  // b.none
    18ec:	mov	x1, x27
    18f0:	mov	x0, x23
    18f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    18f8:	ldp	x0, x1, [sp, #320]
    18fc:	stp	x0, x1, [x23, #32]
    1900:	ldr	x0, [x28, #8]
    1904:	add	x0, x0, #0x30
    1908:	str	x0, [x28, #8]
    190c:	mov	x0, x27
    1910:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1914:	ldr	x0, [sp, #104]
    1918:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    191c:	mov	x0, x25
    1920:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1924:	add	w22, w22, #0x1
    1928:	b	1588 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc0>
    192c:	add	x28, x26, #0x20
    1930:	mov	x0, x23
    1934:	mov	x1, x28
    1938:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    193c:	tst	w0, #0xff
    1940:	b.eq	1990 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c8>  // b.none
    1944:	ldr	x0, [sp, #264]
    1948:	cmp	x26, x0
    194c:	b.eq	1984 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4bc>  // b.none
    1950:	mov	x0, x26
    1954:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    1958:	mov	x1, x23
    195c:	mov	x28, x0
    1960:	add	x0, x0, #0x20
    1964:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1968:	tst	w0, #0xff
    196c:	b.eq	19e0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x518>  // b.none
    1970:	ldr	x0, [x28, #24]
    1974:	cbz	x0, 1988 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c0>
    1978:	mov	x28, x26
    197c:	mov	x0, x28
    1980:	b	1988 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c0>
    1984:	mov	x28, x0
    1988:	mov	x26, x28
    198c:	b	1880 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3b8>
    1990:	mov	x1, x23
    1994:	mov	x0, x28
    1998:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    199c:	tst	w0, #0xff
    19a0:	b.eq	1a08 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x540>  // b.none
    19a4:	ldr	x28, [sp, #272]
    19a8:	cmp	x26, x28
    19ac:	b.eq	19f4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x52c>  // b.none
    19b0:	mov	x0, x26
    19b4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    19b8:	add	x1, x0, #0x20
    19bc:	mov	x28, x0
    19c0:	mov	x0, x23
    19c4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    19c8:	tst	w0, #0xff
    19cc:	b.eq	19e0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x518>  // b.none
    19d0:	ldr	x0, [x26, #24]
    19d4:	cbnz	x0, 197c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4b4>
    19d8:	mov	x28, x26
    19dc:	b	1988 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c0>
    19e0:	mov	x1, x23
    19e4:	mov	x0, x24
    19e8:	bl	e90 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    19ec:	mov	x28, x1
    19f0:	b	1988 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c0>
    19f4:	mov	x0, #0x0                   	// #0
    19f8:	b	1988 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c0>
    19fc:	mov	w0, #0x1                   	// #1
    1a00:	b	18a4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3dc>
    1a04:	mov	x26, x0
    1a08:	ldr	x0, [sp, #112]
    1a0c:	ldp	x28, x1, [x0]
    1a10:	str	x1, [sp, #152]
    1a14:	cmp	x1, x28
    1a18:	b.eq	1a30 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x568>  // b.none
    1a1c:	mov	x0, x28
    1a20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1a24:	add	x28, x28, #0x30
    1a28:	ldr	x1, [sp, #152]
    1a2c:	b	1a10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x548>
    1a30:	ldr	x0, [sp, #112]
    1a34:	ldr	x0, [x0]
    1a38:	cbz	x0, 1a40 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x578>
    1a3c:	bl	0 <_ZdlPv>
    1a40:	mov	x0, x23
    1a44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1a48:	ldr	x0, [sp, #96]
    1a4c:	bl	0 <_ZdlPv>
    1a50:	str	x26, [sp, #96]
    1a54:	b	18c0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3f8>
    1a58:	ldr	x0, [x26, #64]
    1a5c:	str	x0, [sp, #96]
    1a60:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1a64:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1a68:	sub	x0, x23, x0
    1a6c:	str	x0, [sp, #112]
    1a70:	movk	x2, #0xaaab
    1a74:	movk	x1, #0x2aa, lsl #48
    1a78:	asr	x0, x0, #4
    1a7c:	mul	x0, x0, x2
    1a80:	cmp	x0, x1
    1a84:	b.ne	1a94 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5cc>  // b.any
    1a88:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a8c:	add	x0, x0, #0x0
    1a90:	bl	0 <_ZSt20__throw_length_errorPKc>
    1a94:	cmp	x0, #0x0
    1a98:	csinc	x2, x0, xzr, ne  // ne = any
    1a9c:	adds	x2, x2, x0
    1aa0:	mov	x26, x2
    1aa4:	b.cs	1d40 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x878>  // b.hs, b.nlast
    1aa8:	cbz	x2, 1ac4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5fc>
    1aac:	cmp	x2, x1
    1ab0:	csel	x26, x2, x1, ls  // ls = plast
    1ab4:	mov	x0, #0x30                  	// #48
    1ab8:	mul	x0, x26, x0
    1abc:	bl	0 <_Znwm>
    1ac0:	mov	x19, x0
    1ac4:	ldr	x0, [sp, #112]
    1ac8:	mov	x1, x27
    1acc:	add	x0, x19, x0
    1ad0:	str	x0, [sp, #120]
    1ad4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    1ad8:	ldr	x0, [sp, #120]
    1adc:	ldp	x4, x5, [sp, #320]
    1ae0:	ldr	x1, [sp, #96]
    1ae4:	stp	x4, x5, [x0, #32]
    1ae8:	mov	x4, x19
    1aec:	cmp	x23, x1
    1af0:	b.eq	1b38 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x670>  // b.none
    1af4:	mov	x0, x4
    1af8:	str	x4, [sp, #120]
    1afc:	str	x1, [sp, #152]
    1b00:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    1b04:	ldr	x1, [sp, #152]
    1b08:	ldr	x4, [sp, #120]
    1b0c:	mov	x0, x1
    1b10:	ldp	x6, x7, [x1, #32]
    1b14:	str	x1, [sp, #120]
    1b18:	stp	x6, x7, [x4, #32]
    1b1c:	str	x4, [sp, #152]
    1b20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1b24:	ldr	x1, [sp, #120]
    1b28:	ldr	x4, [sp, #152]
    1b2c:	add	x1, x1, #0x30
    1b30:	add	x4, x4, #0x30
    1b34:	b	1aec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x624>
    1b38:	ldr	x0, [sp, #112]
    1b3c:	mov	x1, #0xaaab                	// #43691
    1b40:	movk	x1, #0xaaaa, lsl #16
    1b44:	movk	x1, #0xaaaa, lsl #32
    1b48:	lsr	x0, x0, #4
    1b4c:	movk	x1, #0xaaa, lsl #48
    1b50:	mul	x0, x0, x1
    1b54:	and	x23, x0, #0xfffffffffffffff
    1b58:	mov	x0, #0x30                  	// #48
    1b5c:	madd	x0, x23, x0, x0
    1b60:	add	x23, x19, x0
    1b64:	ldr	x0, [sp, #96]
    1b68:	cbz	x0, 1b70 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a8>
    1b6c:	bl	0 <_ZdlPv>
    1b70:	mov	x0, #0x30                  	// #48
    1b74:	stp	x19, x23, [x28]
    1b78:	madd	x19, x26, x0, x19
    1b7c:	str	x19, [x28, #16]
    1b80:	b	190c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x444>
    1b84:	ldr	x19, [sp, #264]
    1b88:	adrp	x23, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1b8c:	adrp	x26, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1b90:	add	x23, x23, #0x0
    1b94:	add	x26, x26, #0x0
    1b98:	add	x0, x24, #0x8
    1b9c:	cmp	x19, x0
    1ba0:	b.eq	1d00 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x838>  // b.none
    1ba4:	ldr	x0, [sp, #264]
    1ba8:	ldr	x2, [x19, #40]
    1bac:	ldr	x1, [x0, #40]
    1bb0:	cmp	x2, x1
    1bb4:	b.ne	1bcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x704>  // b.any
    1bb8:	cbz	x2, 1bd8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x710>
    1bbc:	ldr	x1, [x0, #32]
    1bc0:	ldr	x0, [x19, #32]
    1bc4:	bl	0 <memcmp>
    1bc8:	cbz	w0, 1bd8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x710>
    1bcc:	mov	x1, x23
    1bd0:	mov	x0, x21
    1bd4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1bd8:	ldp	x1, x2, [x19, #32]
    1bdc:	mov	x0, x21
    1be0:	mov	w22, #0x0                   	// #0
    1be4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1be8:	mov	x1, x26
    1bec:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1bf0:	ldp	x1, x20, [x19, #64]
    1bf4:	mov	w0, #0xaaab                	// #43691
    1bf8:	movk	w0, #0xaaaa, lsl #16
    1bfc:	mov	x3, #0x30                  	// #48
    1c00:	sub	x20, x20, x1
    1c04:	add	x1, x1, #0x8
    1c08:	asr	x20, x20, #4
    1c0c:	mul	w20, w20, w0
    1c10:	mov	x0, #0x0                   	// #0
    1c14:	cmp	w20, w0
    1c18:	b.eq	1c3c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x774>  // b.none
    1c1c:	mul	x2, x0, x3
    1c20:	ldr	x2, [x1, x2]
    1c24:	cmp	w2, #0x17
    1c28:	b.hi	1c34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x76c>  // b.pmore
    1c2c:	cmp	w22, w2
    1c30:	csel	w22, w22, w2, cs  // cs = hs, nlast
    1c34:	add	x0, x0, #0x1
    1c38:	b	1c14 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x74c>
    1c3c:	add	w28, w22, #0x2
    1c40:	mov	x25, #0x0                   	// #0
    1c44:	cmp	w20, w25
    1c48:	b.eq	1cf0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x828>  // b.none
    1c4c:	mov	x0, #0x30                  	// #48
    1c50:	mov	w1, #0x2                   	// #2
    1c54:	ldr	x4, [x19, #64]
    1c58:	mul	x27, x25, x0
    1c5c:	mov	x0, x21
    1c60:	add	x2, x4, x27
    1c64:	stp	x2, x4, [sp, #104]
    1c68:	ldr	x3, [x2, #8]
    1c6c:	sub	w3, w22, w3
    1c70:	str	w3, [sp, #96]
    1c74:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1c78:	ldp	x2, x4, [sp, #104]
    1c7c:	ldr	x1, [x4, x27]
    1c80:	ldr	x2, [x2, #8]
    1c84:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c88:	ldr	w3, [sp, #96]
    1c8c:	tbz	w3, #31, 1ca0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7d8>
    1c90:	mov	x1, x23
    1c94:	mov	x0, x21
    1c98:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c9c:	mov	w3, w28
    1ca0:	add	w1, w3, #0x1
    1ca4:	mov	x0, x21
    1ca8:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1cac:	ldr	x1, [x19, #64]
    1cb0:	add	x27, x1, x27
    1cb4:	ldp	x1, x2, [x27, #32]
    1cb8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1cbc:	mov	x1, x0
    1cc0:	ldp	x3, x2, [x0, #16]
    1cc4:	cmp	x2, x3
    1cc8:	b.cc	1cdc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x814>  // b.lo, b.ul, b.last
    1ccc:	mov	w1, #0xa                   	// #10
    1cd0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1cd4:	add	x25, x25, #0x1
    1cd8:	b	1c44 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x77c>
    1cdc:	add	x0, x2, #0x1
    1ce0:	str	x0, [x1, #24]
    1ce4:	mov	w0, #0xa                   	// #10
    1ce8:	strb	w0, [x2]
    1cec:	b	1cd4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x80c>
    1cf0:	mov	x0, x19
    1cf4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    1cf8:	mov	x19, x0
    1cfc:	b	1b98 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6d0>
    1d00:	ldr	x0, [x21, #8]
    1d04:	ldr	x1, [x21, #24]
    1d08:	cmp	x1, x0
    1d0c:	b.eq	1d18 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x850>  // b.none
    1d10:	mov	x0, x21
    1d14:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    1d18:	ldr	x1, [sp, #256]
    1d1c:	mov	x0, x24
    1d20:	bl	138 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    1d24:	ldp	x19, x20, [sp, #16]
    1d28:	ldp	x21, x22, [sp, #32]
    1d2c:	ldp	x23, x24, [sp, #48]
    1d30:	ldp	x25, x26, [sp, #64]
    1d34:	ldp	x27, x28, [sp, #80]
    1d38:	ldp	x29, x30, [sp], #336
    1d3c:	ret
    1d40:	mov	x26, x1
    1d44:	b	1ab4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5ec>
    1d48:	cbnz	x26, 1888 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3c0>
    1d4c:	b	1a08 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x540>

0000000000001d50 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>:
    1d50:	and	w4, w4, #0xff
    1d54:	mov	w6, w5
    1d58:	eor	w5, w4, #0x1
    1d5c:	mov	w4, #0x0                   	// #0
    1d60:	b	14c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>

0000000000001d64 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_>:
    1d64:	stp	x29, x30, [sp, #-368]!
    1d68:	mov	x29, sp
    1d6c:	stp	x19, x20, [sp, #16]
    1d70:	mov	x20, x0
    1d74:	mov	x19, x8
    1d78:	stp	x21, x22, [sp, #32]
    1d7c:	mov	x21, x4
    1d80:	stp	x25, x26, [sp, #64]
    1d84:	mov	x26, x2
    1d88:	ldr	w25, [x0, #36]
    1d8c:	ldp	x0, x22, [x0]
    1d90:	stp	x27, x28, [sp, #80]
    1d94:	mov	x27, x1
    1d98:	stp	x23, x24, [sp, #48]
    1d9c:	str	x3, [sp, #104]
    1da0:	sub	x22, x22, x0
    1da4:	asr	x22, x22, #6
    1da8:	cmp	x25, x22
    1dac:	b.cs	1fe4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x280>  // b.hs, b.nlast
    1db0:	ldr	x23, [x20]
    1db4:	add	x23, x23, x25, lsl #6
    1db8:	ldr	x0, [x23, #56]
    1dbc:	cbnz	x0, 1dc8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x64>
    1dc0:	add	x25, x25, #0x1
    1dc4:	b	1da8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x44>
    1dc8:	mov	x1, x27
    1dcc:	mov	x2, x26
    1dd0:	mov	x0, x23
    1dd4:	bl	f8c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
    1dd8:	tst	w0, #0xff
    1ddc:	b.eq	1dc0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x5c>  // b.none
    1de0:	ldr	x1, [x23, #56]
    1de4:	add	x22, sp, #0xe0
    1de8:	add	x0, x22, #0x10
    1dec:	add	x25, sp, #0xa8
    1df0:	str	x0, [sp, #224]
    1df4:	mov	x0, #0x800000000           	// #34359738368
    1df8:	add	x23, sp, #0xc0
    1dfc:	str	x0, [sp, #232]
    1e00:	mov	x0, x25
    1e04:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e08:	mov	x0, x23
    1e0c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e10:	add	x1, x1, #0x0
    1e14:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e18:	ldp	x2, x3, [sp, #192]
    1e1c:	mov	x0, x25
    1e20:	mov	x1, x22
    1e24:	mov	w5, #0x0                   	// #0
    1e28:	mov	w4, #0xffffffff            	// #-1
    1e2c:	add	x27, sp, #0x98
    1e30:	adrp	x26, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e34:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
    1e38:	stp	xzr, xzr, [sp, #168]
    1e3c:	ldr	w0, [sp, #232]
    1e40:	ldr	x20, [sp, #224]
    1e44:	str	xzr, [sp, #184]
    1e48:	add	x0, x20, x0, lsl #4
    1e4c:	str	x0, [sp, #120]
    1e50:	add	x0, x26, #0x0
    1e54:	str	x0, [sp, #128]
    1e58:	ldr	x0, [sp, #120]
    1e5c:	cmp	x0, x20
    1e60:	b.eq	1f98 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x234>  // b.none
    1e64:	ldp	x0, x1, [x20]
    1e68:	stp	x0, x1, [sp, #152]
    1e6c:	mov	x2, x21
    1e70:	ldr	x1, [sp, #104]
    1e74:	mov	x0, x27
    1e78:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e7c:	tst	w0, #0xff
    1e80:	b.eq	1ee8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x184>  // b.none
    1e84:	ldr	x28, [sp, #160]
    1e88:	cmp	x21, x28
    1e8c:	b.hi	1ff0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x28c>  // b.pmore
    1e90:	cbz	x21, 1ea8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x144>
    1e94:	mov	x2, x21
    1e98:	ldr	x0, [sp, #104]
    1e9c:	ldr	x1, [sp, #152]
    1ea0:	bl	0 <memcmp>
    1ea4:	cbnz	w0, 1eb0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x14c>
    1ea8:	cmp	x21, x28
    1eac:	b.eq	1ee8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x184>  // b.none
    1eb0:	mov	x0, x27
    1eb4:	mov	x8, x23
    1eb8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1ebc:	ldp	x24, x0, [sp, #176]
    1ec0:	cmp	x24, x0
    1ec4:	b.eq	1ef0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x18c>  // b.none
    1ec8:	mov	x0, x24
    1ecc:	mov	x1, x23
    1ed0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    1ed4:	ldr	x0, [sp, #176]
    1ed8:	add	x0, x0, #0x20
    1edc:	str	x0, [sp, #176]
    1ee0:	mov	x0, x23
    1ee4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    1ee8:	add	x20, x20, #0x10
    1eec:	b	1e58 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xf4>
    1ef0:	ldr	x2, [sp, #128]
    1ef4:	mov	x1, #0x1                   	// #1
    1ef8:	mov	x0, x25
    1efc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1f00:	lsl	x1, x0, #5
    1f04:	ldr	x28, [sp, #168]
    1f08:	str	x1, [sp, #112]
    1f0c:	sub	x2, x24, x28
    1f10:	cbz	x0, 1f90 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x22c>
    1f14:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
    1f18:	cmp	x0, x1
    1f1c:	b.ls	1f24 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1c0>  // b.plast
    1f20:	bl	0 <_ZSt17__throw_bad_allocv>
    1f24:	ldr	x0, [sp, #112]
    1f28:	str	x2, [sp, #136]
    1f2c:	bl	0 <_Znwm>
    1f30:	mov	x26, x0
    1f34:	ldr	x2, [sp, #136]
    1f38:	add	x0, x26, x2
    1f3c:	mov	x1, x23
    1f40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    1f44:	mov	x2, x26
    1f48:	mov	x1, x24
    1f4c:	mov	x0, x28
    1f50:	bl	cc <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0>
    1f54:	mov	x1, x24
    1f58:	add	x2, x0, #0x20
    1f5c:	mov	x0, x24
    1f60:	bl	cc <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0>
    1f64:	mov	x1, x0
    1f68:	cbz	x28, 1f7c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x218>
    1f6c:	mov	x0, x28
    1f70:	str	x1, [sp, #136]
    1f74:	bl	0 <_ZdlPv>
    1f78:	ldr	x1, [sp, #136]
    1f7c:	stp	x26, x1, [sp, #168]
    1f80:	ldr	x0, [sp, #112]
    1f84:	add	x28, x26, x0
    1f88:	str	x28, [sp, #184]
    1f8c:	b	1ee0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x17c>
    1f90:	mov	x26, #0x0                   	// #0
    1f94:	b	1f38 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1d4>
    1f98:	ldr	x0, [sp, #168]
    1f9c:	str	x0, [x19]
    1fa0:	ldr	x0, [sp, #176]
    1fa4:	str	x0, [x19, #8]
    1fa8:	ldr	x0, [sp, #184]
    1fac:	str	x0, [x19, #16]
    1fb0:	ldr	x0, [sp, #224]
    1fb4:	add	x22, x22, #0x10
    1fb8:	cmp	x0, x22
    1fbc:	b.eq	1fc4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x260>  // b.none
    1fc0:	bl	0 <free>
    1fc4:	mov	x0, x19
    1fc8:	ldp	x19, x20, [sp, #16]
    1fcc:	ldp	x21, x22, [sp, #32]
    1fd0:	ldp	x23, x24, [sp, #48]
    1fd4:	ldp	x25, x26, [sp, #64]
    1fd8:	ldp	x27, x28, [sp, #80]
    1fdc:	ldp	x29, x30, [sp], #368
    1fe0:	ret
    1fe4:	stp	xzr, xzr, [x19]
    1fe8:	str	xzr, [x19, #16]
    1fec:	b	1fc4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x260>
    1ff0:	cbz	x28, 1eb0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x14c>
    1ff4:	mov	x2, x28
    1ff8:	b	1e98 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x134>

0000000000001ffc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt>:
    1ffc:	stp	x29, x30, [sp, #-304]!
    2000:	mov	x29, sp
    2004:	stp	x21, x22, [sp, #32]
    2008:	mov	x21, x0
    200c:	and	w0, w3, #0xffff
    2010:	str	w0, [sp, #132]
    2014:	add	x22, sp, #0xd0
    2018:	stp	x1, x2, [sp, #160]
    201c:	ldr	x1, [x21]
    2020:	stp	x19, x20, [sp, #16]
    2024:	add	x20, sp, #0xf0
    2028:	ldr	x0, [x21, #8]
    202c:	mov	x19, x8
    2030:	stp	x23, x24, [sp, #48]
    2034:	sub	x0, x0, x1
    2038:	stp	x25, x26, [sp, #64]
    203c:	asr	x0, x0, #6
    2040:	stp	x27, x28, [sp, #80]
    2044:	ldr	w26, [x21, #36]
    2048:	stp	xzr, xzr, [x8]
    204c:	str	xzr, [x8, #16]
    2050:	str	x0, [sp, #120]
    2054:	add	x0, x20, #0x10
    2058:	str	x0, [sp, #144]
    205c:	ldr	x0, [sp, #120]
    2060:	cmp	x26, x0
    2064:	b.cs	22e8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2ec>  // b.hs, b.nlast
    2068:	ldr	x1, [x21]
    206c:	lsl	x0, x26, #6
    2070:	ldr	x0, [x1, x0]
    2074:	add	x24, x1, x26, lsl #6
    2078:	cbz	x0, 22e0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e4>
    207c:	ldr	x0, [x24, #16]
    2080:	cbnz	x0, 208c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x90>
    2084:	ldrh	w0, [x24, #40]
    2088:	cbz	w0, 22e0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e4>
    208c:	ldrh	w0, [x24, #38]
    2090:	ldr	w1, [sp, #132]
    2094:	tst	w1, w0
    2098:	b.ne	22e0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e4>  // b.any
    209c:	add	x0, x22, #0x10
    20a0:	str	xzr, [sp, #104]
    20a4:	str	x0, [sp, #136]
    20a8:	ldr	x0, [x24]
    20ac:	ldr	x1, [sp, #104]
    20b0:	ldr	x1, [x0, x1]
    20b4:	cbz	x1, 22e0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e4>
    20b8:	mov	x0, x22
    20bc:	bl	f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    20c0:	ldr	x1, [x24, #8]
    20c4:	mov	x0, x20
    20c8:	bl	f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    20cc:	ldr	x0, [sp, #216]
    20d0:	mov	x3, #0xf                   	// #15
    20d4:	ldr	x1, [sp, #248]
    20d8:	ldr	x2, [sp, #136]
    20dc:	add	x0, x0, x1
    20e0:	ldr	x1, [sp, #208]
    20e4:	cmp	x1, x2
    20e8:	ldr	x2, [sp, #224]
    20ec:	csel	x2, x2, x3, ne  // ne = any
    20f0:	cmp	x0, x2
    20f4:	b.ls	2224 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x228>  // b.plast
    20f8:	ldr	x2, [sp, #144]
    20fc:	ldr	x1, [sp, #240]
    2100:	cmp	x1, x2
    2104:	ldr	x1, [sp, #256]
    2108:	csel	x1, x1, x3, ne  // ne = any
    210c:	cmp	x0, x1
    2110:	b.hi	2224 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x228>  // b.pmore
    2114:	mov	x2, x22
    2118:	mov	x0, x20
    211c:	mov	x1, #0x0                   	// #0
    2120:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmRKS4_>
    2124:	add	x25, sp, #0x110
    2128:	mov	x1, x0
    212c:	mov	x0, x25
    2130:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    2134:	adrp	x27, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2138:	add	x1, x27, #0x0
    213c:	mov	x0, x25
    2140:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
    2144:	mov	x1, x0
    2148:	add	x23, sp, #0xb0
    214c:	mov	x0, x23
    2150:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    2154:	mov	x0, x25
    2158:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    215c:	mov	x0, x20
    2160:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    2164:	mov	x0, x22
    2168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    216c:	ldr	x1, [x24, #16]
    2170:	cbz	x1, 217c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x180>
    2174:	mov	x0, x23
    2178:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    217c:	ldp	x1, x2, [sp, #160]
    2180:	ldr	x0, [sp, #176]
    2184:	str	x0, [sp, #208]
    2188:	ldr	x0, [sp, #184]
    218c:	str	x0, [sp, #216]
    2190:	mov	x0, x22
    2194:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2198:	tst	w0, #0xff
    219c:	b.eq	220c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x210>  // b.none
    21a0:	mov	x8, x20
    21a4:	add	x0, sp, #0xa0
    21a8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    21ac:	add	x1, x27, #0x0
    21b0:	mov	x0, x20
    21b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
    21b8:	mov	x1, x0
    21bc:	mov	x0, x25
    21c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    21c4:	mov	x1, x25
    21c8:	mov	x0, x23
    21cc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    21d0:	mov	w27, w0
    21d4:	mov	x0, x25
    21d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    21dc:	mov	x0, x20
    21e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    21e4:	cbz	w27, 220c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x210>
    21e8:	ldp	x28, x0, [x19, #8]
    21ec:	cmp	x28, x0
    21f0:	b.eq	2234 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x238>  // b.none
    21f4:	mov	x0, x28
    21f8:	mov	x1, x23
    21fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2200:	ldr	x0, [x19, #8]
    2204:	add	x0, x0, #0x20
    2208:	str	x0, [x19, #8]
    220c:	mov	x0, x23
    2210:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    2214:	ldr	x0, [sp, #104]
    2218:	add	x0, x0, #0x8
    221c:	str	x0, [sp, #104]
    2220:	b	20a8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xac>
    2224:	mov	x1, x20
    2228:	mov	x0, x22
    222c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
    2230:	b	2124 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x128>
    2234:	mov	x1, #0x1                   	// #1
    2238:	mov	x0, x19
    223c:	adrp	x2, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2240:	add	x2, x2, #0x0
    2244:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2248:	lsl	x1, x0, #5
    224c:	ldr	x25, [x19]
    2250:	str	x1, [sp, #112]
    2254:	sub	x2, x28, x25
    2258:	cbz	x0, 22d8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2dc>
    225c:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
    2260:	cmp	x0, x1
    2264:	b.ls	226c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x270>  // b.plast
    2268:	bl	0 <_ZSt17__throw_bad_allocv>
    226c:	ldr	x0, [sp, #112]
    2270:	str	x2, [sp, #152]
    2274:	bl	0 <_Znwm>
    2278:	mov	x27, x0
    227c:	ldr	x2, [sp, #152]
    2280:	add	x0, x27, x2
    2284:	mov	x1, x23
    2288:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    228c:	mov	x2, x27
    2290:	mov	x1, x28
    2294:	mov	x0, x25
    2298:	bl	cc <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0>
    229c:	mov	x1, x28
    22a0:	add	x2, x0, #0x20
    22a4:	mov	x0, x28
    22a8:	bl	cc <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_.isra.0>
    22ac:	mov	x1, x0
    22b0:	cbz	x25, 22c4 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2c8>
    22b4:	mov	x0, x25
    22b8:	str	x1, [sp, #152]
    22bc:	bl	0 <_ZdlPv>
    22c0:	ldr	x1, [sp, #152]
    22c4:	stp	x27, x1, [x19]
    22c8:	ldr	x0, [sp, #112]
    22cc:	add	x25, x27, x0
    22d0:	str	x25, [x19, #16]
    22d4:	b	220c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x210>
    22d8:	mov	x27, #0x0                   	// #0
    22dc:	b	2280 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x284>
    22e0:	add	x26, x26, #0x1
    22e4:	b	205c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x60>
    22e8:	mov	x0, x19
    22ec:	ldp	x19, x20, [sp, #16]
    22f0:	ldp	x21, x22, [sp, #32]
    22f4:	ldp	x23, x24, [sp, #48]
    22f8:	ldp	x25, x26, [sp, #64]
    22fc:	ldp	x27, x28, [sp, #80]
    2300:	ldp	x29, x30, [sp], #304
    2304:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	ldr	x3, [x0, #8]
   4:	cmp	x3, x2
   8:	b.ne	30 <_ZNK4llvm9StringRef6equalsES0_+0x30>  // b.any
   c:	cbz	x3, 38 <_ZNK4llvm9StringRef6equalsES0_+0x38>
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	ldr	x0, [x0]
  1c:	bl	0 <memcmp>
  20:	cmp	w0, #0x0
  24:	cset	w0, eq  // eq = none
  28:	ldp	x29, x30, [sp], #16
  2c:	ret
  30:	mov	w0, #0x0                   	// #0
  34:	ret
  38:	mov	w0, #0x1                   	// #1
  3c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	ldr	x4, [x0, #8]
   4:	cmp	x4, x2
   8:	b.cc	30 <_ZNK4llvm9StringRef10startswithES0_+0x30>  // b.lo, b.ul, b.last
   c:	cbz	x2, 38 <_ZNK4llvm9StringRef10startswithES0_+0x38>
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	ldr	x0, [x0]
  1c:	bl	0 <memcmp>
  20:	cmp	w0, #0x0
  24:	cset	w0, eq  // eq = none
  28:	ldp	x29, x30, [sp], #16
  2c:	ret
  30:	mov	w0, #0x0                   	// #0
  34:	ret
  38:	mov	w0, #0x1                   	// #1
  3c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5sliceEmm:

0000000000000000 <_ZNK4llvm9StringRef5sliceEmm>:
   0:	ldr	x4, [x0, #8]
   4:	ldr	x0, [x0]
   8:	cmp	x1, x4
   c:	csel	x3, x1, x4, ls  // ls = plast
  10:	cmp	x2, x3
  14:	add	x0, x0, x3
  18:	csel	x1, x2, x3, cs  // cs = hs, nlast
  1c:	cmp	x1, x4
  20:	csel	x1, x1, x4, ls  // ls = plast
  24:	sub	x1, x1, x3
  28:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>:
   0:	cbz	w1, 1c <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x1c>
   4:	ldp	x3, x2, [x0]
   8:	sub	w1, w1, #0x1
   c:	sub	x2, x2, x3
  10:	asr	x2, x2, #6
  14:	cmp	w1, w2
  18:	b.cc	44 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x44>  // b.lo, b.ul, b.last
  1c:	stp	x29, x30, [sp, #-16]!
  20:	adrp	x3, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  24:	adrp	x1, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  28:	mov	x29, sp
  2c:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  30:	add	x3, x3, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x0, x0, #0x0
  3c:	mov	w2, #0x4e                  	// #78
  40:	bl	0 <__assert_fail>
  44:	ubfiz	x1, x1, #6, #32
  48:	add	x0, x3, x1
  4c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cs	14 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x14>  // b.hs, b.nlast
  10:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	mov	x20, x2
  28:	cbz	x2, 40 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x40>
  2c:	mov	x0, x4
  30:	bl	0 <memcpy>
  34:	ldr	x2, [x19, #24]
  38:	add	x20, x2, x20
  3c:	str	x20, [x19, #24]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  18:	ldp	x1, x2, [sp, #32]
  1c:	mov	x0, x19
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	mov	x3, x0
   4:	mov	x0, x2
   8:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   c:	ldp	x2, x5, [x3]
  10:	sub	x5, x5, x2
  14:	asr	x3, x5, #5
  18:	sub	x5, x4, x5, asr #5
  1c:	cmp	x5, x1
  20:	b.cs	30 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x30>  // b.hs, b.nlast
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	bl	0 <_ZSt20__throw_length_errorPKc>
  30:	cmp	x1, x3
  34:	csel	x1, x1, x3, cs  // cs = hs, nlast
  38:	adds	x3, x3, x1
  3c:	b.cs	4c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x4c>  // b.hs, b.nlast
  40:	cmp	x3, x4
  44:	csel	x0, x3, x4, ls  // ls = plast
  48:	ret
  4c:	mov	x0, x4
  50:	ret

Disassembly of section .text._ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_:

0000000000000000 <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
   c:	lsr	w0, w0, #31
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x3, x8, #0x10
   8:	mov	x29, sp
   c:	ldr	x1, [x0]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x8
  18:	cbnz	x1, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  1c:	stp	x3, xzr, [x8]
  20:	strb	wzr, [x8, #16]
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret
  34:	ldr	x2, [x0, #8]
  38:	str	x3, [x8]
  3c:	mov	x0, x8
  40:	mov	w3, #0x0                   	// #0
  44:	add	x2, x1, x2
  48:	bl	0 <_ZNK4llvm9StringRef3strB5cxx11Ev>
  4c:	b	24 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x24>
