<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<meta name="Generator" content="Kate, the KDE Advanced Text Editor" />
<title>light52_muldiv.vhdl</title>
</head>
<body>
<pre style='color:#1f1c1b;background-color:#ffffff;'>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>
<span style='color:#898887;'>-- light52_muldiv.vhdl -- Simple multiplier/divider module.</span>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>
<span style='color:#898887;'>-- The 8051 mul and div instructions are both unsigned and operands are 8 bit.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>-- This module implements the division as a sequential state machine which takes</span>
<span style='color:#898887;'>-- 8 cycles to complete. </span>
<span style='color:#898887;'>-- The multiplier can be implemented as sequential or as combinational, in which</span>
<span style='color:#898887;'>-- case it will use a DSP block in those architectures that support it.</span>
<span style='color:#898887;'>-- No attempt has been made to make this module generic or reusable.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>-- If you want a combinational multiplier but don't want to waste a DSP block </span>
<span style='color:#898887;'>-- in this module, you need to modify this file adding whatever synthesis </span>
<span style='color:#898887;'>-- pragmas your tool of choice needs.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>-- Note that unlike the division state machine, the combinational product logic</span>
<span style='color:#898887;'>-- is always operating: when SEQUENTIAL_MULTIPLIER=true, prod_out equals </span>
<span style='color:#898887;'>-- data_a * data_b with a latency of 1 clock cycle, and mul_ready is hardwired</span>
<span style='color:#898887;'>-- to '1'.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>-- FIXME explain division algorithm.</span>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>
<span style='color:#898887;'>-- GENERICS:</span>
<span style='color:#898887;'>-- </span>
<span style='color:#898887;'>-- SEQUENTIAL_MULTIPLIER        -- Sequential vs. combinational multiplier.</span>
<span style='color:#898887;'>--  When true, a sequential implementation will be used for the multiplier, </span>
<span style='color:#898887;'>--  which will usually save a lot of logic or a dedicated multiplier.</span>
<span style='color:#898887;'>--  When false, a combinational registered multiplier will be used.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>
<span style='color:#898887;'>-- INTERFACE SIGNALS:</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>-- clk :            Clock, active rising edge.</span>
<span style='color:#898887;'>-- reset :          Synchronous reset. Clears only the control registers not</span>
<span style='color:#898887;'>--                  visible to the programmer -- not the output registers.</span>
<span style='color:#898887;'>-- </span>
<span style='color:#898887;'>-- data_a :         Numerator input, should be connected to the ACC register.</span>
<span style='color:#898887;'>-- data_b :         Denominator input, should be connected to the B register.</span>
<span style='color:#898887;'>-- start :          Assert for 1 cycle to start the division state machine</span>
<span style='color:#898887;'>--                  (and the product if SEQUENTIAL_MULTIPLIER=true);</span>
<span style='color:#898887;'>-- </span>
<span style='color:#898887;'>-- prod_out :       Product output, valid only when mul_ready='1'.</span>
<span style='color:#898887;'>-- quot_out :       Quotient output, valid only when div_ready='1'.</span>
<span style='color:#898887;'>-- rem_out :        Remainder output, valid only when div_ready='1'.</span>
<span style='color:#898887;'>-- div_ov_out :     Division overflow flag, valid only when div_ready='1'.</span>
<span style='color:#898887;'>-- mul_ov_out :     Product overflow flag, valid only when mul_ready='1'.</span>
<span style='color:#898887;'>-- </span>
<span style='color:#898887;'>-- mul_ready :      Asserted permanently if SEQUENTIAL_MULTIPLIER=false.</span>
<span style='color:#898887;'>-- div_ready :      Deasserted the cycle after start is asserted.</span>
<span style='color:#898887;'>--                  Asserted when the division has completed.</span>
<span style='color:#898887;'>--</span>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>
<span style='color:#898887;'>-- Copyright (C) 2012 Jose A. Ruiz</span>
<span style='color:#898887;'>--                                                              </span>
<span style='color:#898887;'>-- This source file may be used and distributed without         </span>
<span style='color:#898887;'>-- restriction provided that this copyright statement is not    </span>
<span style='color:#898887;'>-- removed from the file and that any derivative work contains  </span>
<span style='color:#898887;'>-- the original copyright notice and the associated disclaimer. </span>
<span style='color:#898887;'>--                                                              </span>
<span style='color:#898887;'>-- This source file is free software; you can redistribute it   </span>
<span style='color:#898887;'>-- and/or modify it under the terms of the GNU Lesser General   </span>
<span style='color:#898887;'>-- Public License as published by the Free Software Foundation; </span>
<span style='color:#898887;'>-- either version 2.1 of the License, or (at your option) any   </span>
<span style='color:#898887;'>-- later version.                                               </span>
<span style='color:#898887;'>--                                                              </span>
<span style='color:#898887;'>-- This source is distributed in the hope that it will be       </span>
<span style='color:#898887;'>-- useful, but WITHOUT ANY WARRANTY; without even the implied   </span>
<span style='color:#898887;'>-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      </span>
<span style='color:#898887;'>-- PURPOSE.  See the GNU Lesser General Public License for more </span>
<span style='color:#898887;'>-- details.                                                     </span>
<span style='color:#898887;'>--                                                              </span>
<span style='color:#898887;'>-- You should have received a copy of the GNU Lesser General    </span>
<span style='color:#898887;'>-- Public License along with this source; if not, download it   </span>
<span style='color:#898887;'>-- from http://www.opencores.org/lgpl.shtml</span>
<span style='color:#898887;'>--------------------------------------------------------------------------------</span>

<b>library</b> ieee;
<b>use</b> ieee<span style='color:#006e28;'>.</span>std_logic_1164<span style='color:#006e28;'>.</span>all;
<b>use</b> ieee<span style='color:#006e28;'>.</span>numeric_std<span style='color:#006e28;'>.</span>all;

<b>use</b> work<span style='color:#006e28;'>.</span>light52_pkg<span style='color:#006e28;'>.</span>all;
<b>use</b> work<span style='color:#006e28;'>.</span>light52_ucode_pkg<span style='color:#006e28;'>.</span>all;

<b><span style='color:#223388;'>entity</span></b> <b><span style='color:#bb6600;'>light52_muldiv</span></b> <b>is</b>
    <b><span style='color:#223388;'>generic</span></b> (
        SEQUENTIAL_MULTIPLIER <span style='color:#006e28;'>:</span> <span style='color:#0057ae;'>boolean</span> <span style='color:#006e28;'>:=</span> false
    );
    <b><span style='color:#223388;'>port</span></b>(
        clk <span style='color:#006e28;'>:</span>                   <b>in</b> <span style='color:#0057ae;'>std_logic</span>;
        reset <span style='color:#006e28;'>:</span>                 <b>in</b> <span style='color:#0057ae;'>std_logic</span>;
        
        data_a <span style='color:#006e28;'>:</span>                <b>in</b> t_byte;
        data_b <span style='color:#006e28;'>:</span>                <b>in</b> t_byte;
        start <span style='color:#006e28;'>:</span>                 <b>in</b> <span style='color:#0057ae;'>std_logic</span>;
        
        prod_out <span style='color:#006e28;'>:</span>              <b>out</b> t_word;
        quot_out <span style='color:#006e28;'>:</span>              <b>out</b> t_byte;
        rem_out <span style='color:#006e28;'>:</span>               <b>out</b> t_byte;
        div_ov_out <span style='color:#006e28;'>:</span>            <b>out</b> <span style='color:#0057ae;'>std_logic</span>;
        mul_ov_out <span style='color:#006e28;'>:</span>            <b>out</b> <span style='color:#0057ae;'>std_logic</span>;
        
        mul_ready <span style='color:#006e28;'>:</span>             <b>out</b> <span style='color:#0057ae;'>std_logic</span>;
        div_ready <span style='color:#006e28;'>:</span>             <b>out</b> <span style='color:#0057ae;'>std_logic</span>
    );
<b><span style='color:#223388;'>end entity light52_muldiv;</span></b>

<b><span style='color:#223388;'>architecture</span></b> <b><span style='color:#bb6600;'>sequential</span></b> <b>of</b> <span style='color:#644a9b;'>light52_muldiv</span> <b>is</b>

<span style='color:#006e28;'>signal</span> bit_ctr <span style='color:#006e28;'>:</span>            <span style='color:#0057ae;'>integer</span> <b>range</b> <span style='color:#b08000;'>0</span> <span style='color:#006e28;'>to</span> <span style='color:#b08000;'>8</span>;

<span style='color:#006e28;'>signal</span> b_shift_reg <span style='color:#006e28;'>:</span>        t_word;

<span style='color:#006e28;'>signal</span> den_ge_256 <span style='color:#006e28;'>:</span>         <span style='color:#0057ae;'>std_logic</span>;
<span style='color:#006e28;'>signal</span> num_ge_den <span style='color:#006e28;'>:</span>         <span style='color:#0057ae;'>std_logic</span>;
<span style='color:#006e28;'>signal</span> sub_num <span style='color:#006e28;'>:</span>            <span style='color:#0057ae;'>std_logic</span>;

<span style='color:#006e28;'>signal</span> denominator <span style='color:#006e28;'>:</span>        t_byte;
<span style='color:#006e28;'>signal</span> rem_reg <span style='color:#006e28;'>:</span>            t_byte;
<span style='color:#006e28;'>signal</span> quot_reg <span style='color:#006e28;'>:</span>           t_byte;
<span style='color:#006e28;'>signal</span> prod_reg <span style='color:#006e28;'>:</span>           t_word;
<span style='color:#006e28;'>signal</span> ready <span style='color:#006e28;'>:</span>              <span style='color:#0057ae;'>std_logic</span>;

<span style='color:#006e28;'>signal</span> load_regs <span style='color:#006e28;'>:</span>          <span style='color:#0057ae;'>std_logic</span>;

<b><span style='color:#223388;'>begin</span></b>

<span style='color:#898887;'>-- Control logic ---------------------------------------------------------------</span>

control_counter<span style='color:#006e28;'>:</span>
<b><span style='color:#0099aa;'>process</span></b>(clk)
<b><span style='color:#0099aa;'>begin</span></b>
    <b><span style='color:#223388;'>if</span></b> clk<span style='color:#b08000;'>'event</span> <b>and</b> clk<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
        <b><span style='color:#223388;'>if</span></b> reset<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
            bit_ctr <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>8</span>;
        <b><span style='color:#223388;'>else</span></b>
            <b><span style='color:#223388;'>if</span></b> load_regs<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
                bit_ctr <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>0</span>;
            <b><span style='color:#223388;'>elsif</span></b> bit_ctr <span style='color:#006e28;'>/=</span> <span style='color:#b08000;'>8</span> <b><span style='color:#223388;'>then</span></b>
                bit_ctr <span style='color:#006e28;'>&lt;=</span> bit_ctr <span style='color:#006e28;'>+</span> <span style='color:#b08000;'>1</span>;
            <b><span style='color:#223388;'>end if;</span></b>
        <b><span style='color:#223388;'>end if;</span></b>
    <b><span style='color:#223388;'>end if;</span></b>
<b><span style='color:#0099aa;'>end process </span></b>control_counter;

<span style='color:#898887;'>-- Internal signal ready is asserted after 8 cycles.</span>
<span style='color:#898887;'>-- The sequential multiplier will use this signal too, IF it takes 8 cycles.</span>

ready <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span> <b>when</b> bit_ctr <span style='color:#006e28;'>&gt;=</span> <span style='color:#b08000;'>8</span> else <span style='color:#b08000;'>'0'</span>;


<span style='color:#898887;'>---- Divider logic -------------------------------------------------------------</span>

<span style='color:#898887;'>-- What we do is a simple base-2 'shift-and-subtract' algorithm that takes</span>
<span style='color:#898887;'>-- 8 cycles to complete. We can get away with this because we deal with unsigned</span>
<span style='color:#898887;'>-- numbers only.</span>

divider_registers<span style='color:#006e28;'>:</span>
<b><span style='color:#0099aa;'>process</span></b>(clk)
<b><span style='color:#0099aa;'>begin</span></b>
    <b><span style='color:#223388;'>if</span></b> clk<span style='color:#b08000;'>'event</span> <b>and</b> clk<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
        <span style='color:#898887;'>-- denominator shift register</span>
        <b><span style='color:#223388;'>if</span></b> load_regs<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
            b_shift_reg <span style='color:#006e28;'>&lt;=</span> <span style='color:#bf0303;'>&quot;0&quot;</span> <span style='color:#006e28;'>&amp;</span> data_b <span style='color:#006e28;'>&amp;</span> <span style='color:#bf0303;'>&quot;0000000&quot;</span>;
            <span style='color:#898887;'>-- Division overflow can be determined upon loading B reg data.</span>
            <span style='color:#898887;'>-- OV will be raised only on div-by-zero.</span>
            <b><span style='color:#223388;'>if</span></b> data_b<span style='color:#006e28;'>=</span>X<span style='color:#bf0303;'>&quot;00&quot;</span> <b><span style='color:#223388;'>then</span></b>
                div_ov_out <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span>;
            <b><span style='color:#223388;'>else</span></b>
                div_ov_out <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'0'</span>;
            <b><span style='color:#223388;'>end if;</span></b>
        <b><span style='color:#223388;'>else</span></b>
            b_shift_reg <span style='color:#006e28;'>&lt;=</span> <span style='color:#bf0303;'>&quot;0&quot;</span> <span style='color:#006e28;'>&amp;</span> b_shift_reg(b_shift_reg<span style='color:#b08000;'>'high</span> <span style='color:#006e28;'>downto</span> <span style='color:#b08000;'>1</span>);
        <b><span style='color:#223388;'>end if;</span></b>
        
        <span style='color:#898887;'>-- numerator register</span>
        <b><span style='color:#223388;'>if</span></b> load_regs<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b> 
            rem_reg <span style='color:#006e28;'>&lt;=</span> data_a;
        <b><span style='color:#223388;'>elsif</span></b> bit_ctr<span style='color:#006e28;'>/=</span><span style='color:#b08000;'>8</span> <b>and</b> sub_num<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b> 
            rem_reg <span style='color:#006e28;'>&lt;=</span> rem_reg <span style='color:#006e28;'>-</span> denominator;
        <b><span style='color:#223388;'>end if;</span></b>

        <span style='color:#898887;'>--- quotient register</span>
        <b><span style='color:#223388;'>if</span></b> load_regs<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
            quot_reg <span style='color:#006e28;'>&lt;=</span> (<span style='color:#006e28;'>others</span> <span style='color:#006e28;'>=&gt;</span> <span style='color:#b08000;'>'0'</span>);
        <b><span style='color:#223388;'>elsif</span></b> bit_ctr<span style='color:#006e28;'>/=</span><span style='color:#b08000;'>8</span> <b><span style='color:#223388;'>then</span></b>
            quot_reg <span style='color:#006e28;'>&lt;=</span> quot_reg(quot_reg<span style='color:#b08000;'>'high-1</span> <span style='color:#006e28;'>downto</span> <span style='color:#b08000;'>0</span>) <span style='color:#006e28;'>&amp;</span> sub_num;
        <b><span style='color:#223388;'>end if;</span></b>
        
        load_regs <span style='color:#006e28;'>&lt;=</span> start;
    <b><span style='color:#223388;'>end if;</span></b>
<b><span style='color:#0099aa;'>end process </span></b>divider_registers;

denominator <span style='color:#006e28;'>&lt;=</span> b_shift_reg(<span style='color:#b08000;'>7</span> <span style='color:#006e28;'>downto</span> <span style='color:#b08000;'>0</span>);

<span style='color:#898887;'>-- The 16-bit comparison between b_shift_reg (denominator) and the zero-extended </span>
<span style='color:#898887;'>-- rem_reg (numerator) can be simplified by splitting it in 2: </span>
<span style='color:#898887;'>-- If the shifted denominator high byte is not zero, it is &gt;=256...</span>
den_ge_256 <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span> <b>when</b> b_shift_reg(<span style='color:#b08000;'>15</span> <span style='color:#006e28;'>downto</span> <span style='color:#b08000;'>8</span>) <span style='color:#006e28;'>/=</span> X<span style='color:#bf0303;'>&quot;00&quot;</span> else <span style='color:#b08000;'>'0'</span>;
<span style='color:#898887;'>-- ...otherwise we need to compare the low bytes.</span>
num_ge_den <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span> <b>when</b> rem_reg <span style='color:#006e28;'>&gt;=</span> denominator else <span style='color:#b08000;'>'0'</span>;
sub_num <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span> <b>when</b> den_ge_256<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'0'</span> <b>and</b> num_ge_den<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> else <span style='color:#b08000;'>'0'</span>;


quot_out <span style='color:#006e28;'>&lt;=</span> quot_reg;
prod_out <span style='color:#006e28;'>&lt;=</span> prod_reg;
rem_out <span style='color:#006e28;'>&lt;=</span> rem_reg;

div_ready <span style='color:#006e28;'>&lt;=</span> ready;

<span style='color:#898887;'>---- Multiplier logic ----------------------------------------------------------</span>

<span style='color:#898887;'>---- Combinational multiplier -----------------------------</span>
multiplier_combinational<span style='color:#006e28;'>:</span>
if <b>not</b> SEQUENTIAL_MULTIPLIER <b>generate</b>

registered_combinational_multiplier<span style='color:#006e28;'>:</span>
<b><span style='color:#0099aa;'>process</span></b>(clk)
<b><span style='color:#0099aa;'>begin</span></b>
    <b><span style='color:#223388;'>if</span></b> clk<span style='color:#b08000;'>'event</span> <b>and</b> clk<span style='color:#006e28;'>=</span><span style='color:#b08000;'>'1'</span> <b><span style='color:#223388;'>then</span></b>
        prod_reg <span style='color:#006e28;'>&lt;=</span> data_a <span style='color:#006e28;'>*</span> data_b; <span style='color:#898887;'>-- t_byte is unsigned</span>
    <b><span style='color:#223388;'>end if;</span></b>
<b><span style='color:#0099aa;'>end process </span></b>registered_combinational_multiplier;

<span style='color:#898887;'>-- The multiplier output is valid in the cycle after the operands are loaded,</span>
<span style='color:#898887;'>-- so by the time MUL is executed it's already done.</span>
mul_ready <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span>;

mul_ov_out <span style='color:#006e28;'>&lt;=</span> <span style='color:#b08000;'>'1'</span> <b>when</b> prod_reg(<span style='color:#b08000;'>15</span> <span style='color:#006e28;'>downto</span> <span style='color:#b08000;'>8</span>)<span style='color:#006e28;'>/=</span>X<span style='color:#bf0303;'>&quot;00&quot;</span> else <span style='color:#b08000;'>'0'</span>;
prod_out <span style='color:#006e28;'>&lt;=</span> prod_reg;

<b>end</b> <b>generate</b> multiplier_combinational;

<span style='color:#898887;'>---- Sequential multiplier --------------------------------</span>
multiplier_sequential<span style='color:#006e28;'>:</span>
if SEQUENTIAL_MULTIPLIER <b>generate</b>

<b>assert</b> false
<b>report</b> <span style='color:#bf0303;'>&quot;Sequential multiplier implementation not done yet.&quot;</span><span style='color:#006e28;'>&amp;</span>
       <span style='color:#bf0303;'>&quot; Use combinational implementation.&quot;</span>
<b>severity</b> <b>failure</b>;

<b>end</b> <b>generate</b> multiplier_sequential;

<b><span style='color:#223388;'>end sequential;</span></b>
</pre>
</body>
</html>
