// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_runTest (
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        inputAOV,
        startCopy,
        p_ZL9n_regions_0,
        p_ZL9n_regions_1,
        p_ZL9n_regions_2,
        p_ZL9n_regions_3,
        p_ZL9n_regions_4,
        p_ZL9n_regions_5,
        p_ZL9n_regions_6,
        p_ZL9n_regions_7,
        p_ZL9n_regions_8,
        p_ZL9n_regions_9,
        p_ZL9n_regions_10,
        p_ZL9n_regions_11,
        p_ZL9n_regions_12,
        p_ZL9n_regions_13,
        p_ZL9n_regions_14,
        p_ZL9n_regions_15,
        p_ZL9n_regions_16,
        p_ZL9n_regions_17,
        p_ZL9n_regions_18,
        p_ZL9n_regions_19,
        p_ZL9n_regions_20,
        p_ZL9n_regions_21,
        p_ZL9n_regions_22,
        p_ZL9n_regions_23,
        p_ZL9n_regions_24,
        p_ZL9n_regions_25,
        p_ZL9n_regions_26,
        p_ZL9n_regions_27,
        p_ZL9n_regions_28,
        p_ZL9n_regions_29,
        p_ZL9n_regions_30,
        p_ZL9n_regions_31,
        p_ZL9n_regions_32,
        p_ZL9n_regions_33,
        p_ZL9n_regions_34,
        p_ZL9n_regions_35,
        p_ZL9n_regions_36,
        p_ZL9n_regions_37,
        p_ZL9n_regions_38,
        p_ZL9n_regions_39,
        p_ZL9n_regions_40,
        p_ZL9n_regions_41,
        p_ZL9n_regions_42,
        p_ZL9n_regions_43,
        p_ZL9n_regions_44,
        p_ZL9n_regions_45,
        p_ZL9n_regions_46,
        p_ZL9n_regions_47,
        p_ZL9n_regions_48,
        p_ZL9n_regions_49,
        p_ZL9n_regions_50,
        p_ZL9n_regions_51,
        p_ZL9n_regions_52,
        p_ZL9n_regions_53,
        p_ZL9n_regions_54,
        p_ZL9n_regions_55,
        p_ZL9n_regions_56,
        p_ZL9n_regions_57,
        p_ZL9n_regions_58,
        p_ZL9n_regions_59,
        p_ZL9n_regions_60,
        p_ZL9n_regions_61,
        p_ZL9n_regions_62,
        p_ZL9n_regions_63,
        regions_address0,
        regions_ce0,
        regions_d0,
        regions_q0,
        regions_we0,
        regions_address1,
        regions_ce1,
        regions_d1,
        regions_q1,
        regions_we1,
        regions_1_address0,
        regions_1_ce0,
        regions_1_d0,
        regions_1_q0,
        regions_1_we0,
        regions_1_address1,
        regions_1_ce1,
        regions_1_d1,
        regions_1_q1,
        regions_1_we1,
        regions_2_address0,
        regions_2_ce0,
        regions_2_d0,
        regions_2_q0,
        regions_2_we0,
        regions_2_address1,
        regions_2_ce1,
        regions_2_d1,
        regions_2_q1,
        regions_2_we1,
        regions_3_address0,
        regions_3_ce0,
        regions_3_d0,
        regions_3_q0,
        regions_3_we0,
        regions_3_address1,
        regions_3_ce1,
        regions_3_d1,
        regions_3_q1,
        regions_3_we1,
        ap_clk,
        ap_rst,
        inputAOV_ap_vld,
        startCopy_ap_vld,
        ap_start,
        p_ZL9n_regions_0_ap_vld,
        p_ZL9n_regions_1_ap_vld,
        p_ZL9n_regions_2_ap_vld,
        p_ZL9n_regions_3_ap_vld,
        p_ZL9n_regions_4_ap_vld,
        p_ZL9n_regions_5_ap_vld,
        p_ZL9n_regions_6_ap_vld,
        p_ZL9n_regions_7_ap_vld,
        p_ZL9n_regions_8_ap_vld,
        p_ZL9n_regions_9_ap_vld,
        p_ZL9n_regions_10_ap_vld,
        p_ZL9n_regions_11_ap_vld,
        p_ZL9n_regions_12_ap_vld,
        p_ZL9n_regions_13_ap_vld,
        p_ZL9n_regions_14_ap_vld,
        p_ZL9n_regions_15_ap_vld,
        p_ZL9n_regions_16_ap_vld,
        p_ZL9n_regions_17_ap_vld,
        p_ZL9n_regions_18_ap_vld,
        p_ZL9n_regions_19_ap_vld,
        p_ZL9n_regions_20_ap_vld,
        p_ZL9n_regions_21_ap_vld,
        p_ZL9n_regions_22_ap_vld,
        p_ZL9n_regions_23_ap_vld,
        p_ZL9n_regions_24_ap_vld,
        p_ZL9n_regions_25_ap_vld,
        p_ZL9n_regions_26_ap_vld,
        p_ZL9n_regions_27_ap_vld,
        p_ZL9n_regions_28_ap_vld,
        p_ZL9n_regions_29_ap_vld,
        p_ZL9n_regions_30_ap_vld,
        p_ZL9n_regions_31_ap_vld,
        p_ZL9n_regions_32_ap_vld,
        p_ZL9n_regions_33_ap_vld,
        p_ZL9n_regions_34_ap_vld,
        p_ZL9n_regions_35_ap_vld,
        p_ZL9n_regions_36_ap_vld,
        p_ZL9n_regions_37_ap_vld,
        p_ZL9n_regions_38_ap_vld,
        p_ZL9n_regions_39_ap_vld,
        p_ZL9n_regions_40_ap_vld,
        p_ZL9n_regions_41_ap_vld,
        p_ZL9n_regions_42_ap_vld,
        p_ZL9n_regions_43_ap_vld,
        p_ZL9n_regions_44_ap_vld,
        p_ZL9n_regions_45_ap_vld,
        p_ZL9n_regions_46_ap_vld,
        p_ZL9n_regions_47_ap_vld,
        p_ZL9n_regions_48_ap_vld,
        p_ZL9n_regions_49_ap_vld,
        p_ZL9n_regions_50_ap_vld,
        p_ZL9n_regions_51_ap_vld,
        p_ZL9n_regions_52_ap_vld,
        p_ZL9n_regions_53_ap_vld,
        p_ZL9n_regions_54_ap_vld,
        p_ZL9n_regions_55_ap_vld,
        p_ZL9n_regions_56_ap_vld,
        p_ZL9n_regions_57_ap_vld,
        p_ZL9n_regions_58_ap_vld,
        p_ZL9n_regions_59_ap_vld,
        p_ZL9n_regions_60_ap_vld,
        p_ZL9n_regions_61_ap_vld,
        p_ZL9n_regions_62_ap_vld,
        p_ZL9n_regions_63_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] inputAOV;
input  [63:0] startCopy;
input  [7:0] p_ZL9n_regions_0;
input  [7:0] p_ZL9n_regions_1;
input  [7:0] p_ZL9n_regions_2;
input  [7:0] p_ZL9n_regions_3;
input  [7:0] p_ZL9n_regions_4;
input  [7:0] p_ZL9n_regions_5;
input  [7:0] p_ZL9n_regions_6;
input  [7:0] p_ZL9n_regions_7;
input  [7:0] p_ZL9n_regions_8;
input  [7:0] p_ZL9n_regions_9;
input  [7:0] p_ZL9n_regions_10;
input  [7:0] p_ZL9n_regions_11;
input  [7:0] p_ZL9n_regions_12;
input  [7:0] p_ZL9n_regions_13;
input  [7:0] p_ZL9n_regions_14;
input  [7:0] p_ZL9n_regions_15;
input  [7:0] p_ZL9n_regions_16;
input  [7:0] p_ZL9n_regions_17;
input  [7:0] p_ZL9n_regions_18;
input  [7:0] p_ZL9n_regions_19;
input  [7:0] p_ZL9n_regions_20;
input  [7:0] p_ZL9n_regions_21;
input  [7:0] p_ZL9n_regions_22;
input  [7:0] p_ZL9n_regions_23;
input  [7:0] p_ZL9n_regions_24;
input  [7:0] p_ZL9n_regions_25;
input  [7:0] p_ZL9n_regions_26;
input  [7:0] p_ZL9n_regions_27;
input  [7:0] p_ZL9n_regions_28;
input  [7:0] p_ZL9n_regions_29;
input  [7:0] p_ZL9n_regions_30;
input  [7:0] p_ZL9n_regions_31;
input  [7:0] p_ZL9n_regions_32;
input  [7:0] p_ZL9n_regions_33;
input  [7:0] p_ZL9n_regions_34;
input  [7:0] p_ZL9n_regions_35;
input  [7:0] p_ZL9n_regions_36;
input  [7:0] p_ZL9n_regions_37;
input  [7:0] p_ZL9n_regions_38;
input  [7:0] p_ZL9n_regions_39;
input  [7:0] p_ZL9n_regions_40;
input  [7:0] p_ZL9n_regions_41;
input  [7:0] p_ZL9n_regions_42;
input  [7:0] p_ZL9n_regions_43;
input  [7:0] p_ZL9n_regions_44;
input  [7:0] p_ZL9n_regions_45;
input  [7:0] p_ZL9n_regions_46;
input  [7:0] p_ZL9n_regions_47;
input  [7:0] p_ZL9n_regions_48;
input  [7:0] p_ZL9n_regions_49;
input  [7:0] p_ZL9n_regions_50;
input  [7:0] p_ZL9n_regions_51;
input  [7:0] p_ZL9n_regions_52;
input  [7:0] p_ZL9n_regions_53;
input  [7:0] p_ZL9n_regions_54;
input  [7:0] p_ZL9n_regions_55;
input  [7:0] p_ZL9n_regions_56;
input  [7:0] p_ZL9n_regions_57;
input  [7:0] p_ZL9n_regions_58;
input  [7:0] p_ZL9n_regions_59;
input  [7:0] p_ZL9n_regions_60;
input  [7:0] p_ZL9n_regions_61;
input  [7:0] p_ZL9n_regions_62;
input  [7:0] p_ZL9n_regions_63;
output  [11:0] regions_address0;
output   regions_ce0;
output  [31:0] regions_d0;
input  [31:0] regions_q0;
output   regions_we0;
output  [11:0] regions_address1;
output   regions_ce1;
output  [31:0] regions_d1;
input  [31:0] regions_q1;
output   regions_we1;
output  [11:0] regions_1_address0;
output   regions_1_ce0;
output  [31:0] regions_1_d0;
input  [31:0] regions_1_q0;
output   regions_1_we0;
output  [11:0] regions_1_address1;
output   regions_1_ce1;
output  [31:0] regions_1_d1;
input  [31:0] regions_1_q1;
output   regions_1_we1;
output  [11:0] regions_2_address0;
output   regions_2_ce0;
output  [31:0] regions_2_d0;
input  [31:0] regions_2_q0;
output   regions_2_we0;
output  [11:0] regions_2_address1;
output   regions_2_ce1;
output  [31:0] regions_2_d1;
input  [31:0] regions_2_q1;
output   regions_2_we1;
output  [11:0] regions_3_address0;
output   regions_3_ce0;
output  [31:0] regions_3_d0;
input  [31:0] regions_3_q0;
output   regions_3_we0;
output  [11:0] regions_3_address1;
output   regions_3_ce1;
output  [31:0] regions_3_d1;
input  [31:0] regions_3_q1;
output   regions_3_we1;
input   ap_clk;
input   ap_rst;
input   inputAOV_ap_vld;
input   startCopy_ap_vld;
input   ap_start;
input   p_ZL9n_regions_0_ap_vld;
input   p_ZL9n_regions_1_ap_vld;
input   p_ZL9n_regions_2_ap_vld;
input   p_ZL9n_regions_3_ap_vld;
input   p_ZL9n_regions_4_ap_vld;
input   p_ZL9n_regions_5_ap_vld;
input   p_ZL9n_regions_6_ap_vld;
input   p_ZL9n_regions_7_ap_vld;
input   p_ZL9n_regions_8_ap_vld;
input   p_ZL9n_regions_9_ap_vld;
input   p_ZL9n_regions_10_ap_vld;
input   p_ZL9n_regions_11_ap_vld;
input   p_ZL9n_regions_12_ap_vld;
input   p_ZL9n_regions_13_ap_vld;
input   p_ZL9n_regions_14_ap_vld;
input   p_ZL9n_regions_15_ap_vld;
input   p_ZL9n_regions_16_ap_vld;
input   p_ZL9n_regions_17_ap_vld;
input   p_ZL9n_regions_18_ap_vld;
input   p_ZL9n_regions_19_ap_vld;
input   p_ZL9n_regions_20_ap_vld;
input   p_ZL9n_regions_21_ap_vld;
input   p_ZL9n_regions_22_ap_vld;
input   p_ZL9n_regions_23_ap_vld;
input   p_ZL9n_regions_24_ap_vld;
input   p_ZL9n_regions_25_ap_vld;
input   p_ZL9n_regions_26_ap_vld;
input   p_ZL9n_regions_27_ap_vld;
input   p_ZL9n_regions_28_ap_vld;
input   p_ZL9n_regions_29_ap_vld;
input   p_ZL9n_regions_30_ap_vld;
input   p_ZL9n_regions_31_ap_vld;
input   p_ZL9n_regions_32_ap_vld;
input   p_ZL9n_regions_33_ap_vld;
input   p_ZL9n_regions_34_ap_vld;
input   p_ZL9n_regions_35_ap_vld;
input   p_ZL9n_regions_36_ap_vld;
input   p_ZL9n_regions_37_ap_vld;
input   p_ZL9n_regions_38_ap_vld;
input   p_ZL9n_regions_39_ap_vld;
input   p_ZL9n_regions_40_ap_vld;
input   p_ZL9n_regions_41_ap_vld;
input   p_ZL9n_regions_42_ap_vld;
input   p_ZL9n_regions_43_ap_vld;
input   p_ZL9n_regions_44_ap_vld;
input   p_ZL9n_regions_45_ap_vld;
input   p_ZL9n_regions_46_ap_vld;
input   p_ZL9n_regions_47_ap_vld;
input   p_ZL9n_regions_48_ap_vld;
input   p_ZL9n_regions_49_ap_vld;
input   p_ZL9n_regions_50_ap_vld;
input   p_ZL9n_regions_51_ap_vld;
input   p_ZL9n_regions_52_ap_vld;
input   p_ZL9n_regions_53_ap_vld;
input   p_ZL9n_regions_54_ap_vld;
input   p_ZL9n_regions_55_ap_vld;
input   p_ZL9n_regions_56_ap_vld;
input   p_ZL9n_regions_57_ap_vld;
input   p_ZL9n_regions_58_ap_vld;
input   p_ZL9n_regions_59_ap_vld;
input   p_ZL9n_regions_60_ap_vld;
input   p_ZL9n_regions_61_ap_vld;
input   p_ZL9n_regions_62_ap_vld;
input   p_ZL9n_regions_63_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    read_data_U0_ap_start;
wire    read_data_U0_ap_done;
wire    read_data_U0_ap_continue;
wire    read_data_U0_ap_idle;
wire    read_data_U0_ap_ready;
wire   [319:0] read_data_U0_copyDest_din;
wire    read_data_U0_copyDest_write;
wire    read_data_U0_m_axi_gmem_AWVALID;
wire   [63:0] read_data_U0_m_axi_gmem_AWADDR;
wire   [0:0] read_data_U0_m_axi_gmem_AWID;
wire   [31:0] read_data_U0_m_axi_gmem_AWLEN;
wire   [2:0] read_data_U0_m_axi_gmem_AWSIZE;
wire   [1:0] read_data_U0_m_axi_gmem_AWBURST;
wire   [1:0] read_data_U0_m_axi_gmem_AWLOCK;
wire   [3:0] read_data_U0_m_axi_gmem_AWCACHE;
wire   [2:0] read_data_U0_m_axi_gmem_AWPROT;
wire   [3:0] read_data_U0_m_axi_gmem_AWQOS;
wire   [3:0] read_data_U0_m_axi_gmem_AWREGION;
wire   [0:0] read_data_U0_m_axi_gmem_AWUSER;
wire    read_data_U0_m_axi_gmem_WVALID;
wire   [511:0] read_data_U0_m_axi_gmem_WDATA;
wire   [63:0] read_data_U0_m_axi_gmem_WSTRB;
wire    read_data_U0_m_axi_gmem_WLAST;
wire   [0:0] read_data_U0_m_axi_gmem_WID;
wire   [0:0] read_data_U0_m_axi_gmem_WUSER;
wire    read_data_U0_m_axi_gmem_ARVALID;
wire   [63:0] read_data_U0_m_axi_gmem_ARADDR;
wire   [0:0] read_data_U0_m_axi_gmem_ARID;
wire   [31:0] read_data_U0_m_axi_gmem_ARLEN;
wire   [2:0] read_data_U0_m_axi_gmem_ARSIZE;
wire   [1:0] read_data_U0_m_axi_gmem_ARBURST;
wire   [1:0] read_data_U0_m_axi_gmem_ARLOCK;
wire   [3:0] read_data_U0_m_axi_gmem_ARCACHE;
wire   [2:0] read_data_U0_m_axi_gmem_ARPROT;
wire   [3:0] read_data_U0_m_axi_gmem_ARQOS;
wire   [3:0] read_data_U0_m_axi_gmem_ARREGION;
wire   [0:0] read_data_U0_m_axi_gmem_ARUSER;
wire    read_data_U0_m_axi_gmem_RREADY;
wire    read_data_U0_m_axi_gmem_BREADY;
wire    run_test_U0_ap_start;
wire    run_test_U0_ap_done;
wire    run_test_U0_ap_continue;
wire    run_test_U0_ap_idle;
wire    run_test_U0_ap_ready;
wire    run_test_U0_copyDest_read;
wire   [287:0] run_test_U0_outcomeStream_din;
wire    run_test_U0_outcomeStream_write;
wire   [11:0] run_test_U0_regions_address0;
wire    run_test_U0_regions_ce0;
wire   [11:0] run_test_U0_regions_1_address0;
wire    run_test_U0_regions_1_ce0;
wire   [11:0] run_test_U0_regions_2_address0;
wire    run_test_U0_regions_2_ce0;
wire   [11:0] run_test_U0_regions_3_address0;
wire    run_test_U0_regions_3_ce0;
reg    ap_sync_reg_run_test_U0_ap_start;
wire    writeOutcome_U0_ap_start;
wire    writeOutcome_U0_ap_done;
wire    writeOutcome_U0_ap_continue;
wire    writeOutcome_U0_ap_idle;
wire    writeOutcome_U0_ap_ready;
wire    writeOutcome_U0_outcomeStream_read;
reg    ap_sync_reg_writeOutcome_U0_ap_start;
wire    copyDest_full_n;
wire   [319:0] copyDest_dout;
wire   [1:0] copyDest_num_data_valid;
wire   [1:0] copyDest_fifo_cap;
wire    copyDest_empty_n;
wire    outcomeStream_full_n;
wire   [287:0] outcomeStream_dout;
wire   [1:0] outcomeStream_num_data_valid;
wire   [1:0] outcomeStream_fifo_cap;
wire    outcomeStream_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_run_test_U0_ap_start = 1'b0;
#0 ap_sync_reg_writeOutcome_U0_ap_start = 1'b0;
end

run_read_data read_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_data_U0_ap_start),
    .ap_done(read_data_U0_ap_done),
    .ap_continue(read_data_U0_ap_continue),
    .ap_idle(read_data_U0_ap_idle),
    .ap_ready(read_data_U0_ap_ready),
    .copyDest_din(read_data_U0_copyDest_din),
    .copyDest_num_data_valid(copyDest_num_data_valid),
    .copyDest_fifo_cap(copyDest_fifo_cap),
    .copyDest_full_n(copyDest_full_n),
    .copyDest_write(read_data_U0_copyDest_write),
    .m_axi_gmem_AWVALID(read_data_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(read_data_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(read_data_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(read_data_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(read_data_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(read_data_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(read_data_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(read_data_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(read_data_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(read_data_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(read_data_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(read_data_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(read_data_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(read_data_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(read_data_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(read_data_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(read_data_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(read_data_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(read_data_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(read_data_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(read_data_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(read_data_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(read_data_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(read_data_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(read_data_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(read_data_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(read_data_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(read_data_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(read_data_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(read_data_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(read_data_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(read_data_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .inputAOV(inputAOV),
    .startCopy(startCopy)
);

run_run_test run_test_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(run_test_U0_ap_start),
    .ap_done(run_test_U0_ap_done),
    .ap_continue(run_test_U0_ap_continue),
    .ap_idle(run_test_U0_ap_idle),
    .ap_ready(run_test_U0_ap_ready),
    .copyDest_dout(copyDest_dout),
    .copyDest_num_data_valid(copyDest_num_data_valid),
    .copyDest_fifo_cap(copyDest_fifo_cap),
    .copyDest_empty_n(copyDest_empty_n),
    .copyDest_read(run_test_U0_copyDest_read),
    .outcomeStream_din(run_test_U0_outcomeStream_din),
    .outcomeStream_num_data_valid(outcomeStream_num_data_valid),
    .outcomeStream_fifo_cap(outcomeStream_fifo_cap),
    .outcomeStream_full_n(outcomeStream_full_n),
    .outcomeStream_write(run_test_U0_outcomeStream_write),
    .p_ZL9n_regions_0(p_ZL9n_regions_0),
    .p_ZL9n_regions_1(p_ZL9n_regions_1),
    .p_ZL9n_regions_2(p_ZL9n_regions_2),
    .p_ZL9n_regions_3(p_ZL9n_regions_3),
    .p_ZL9n_regions_4(p_ZL9n_regions_4),
    .p_ZL9n_regions_5(p_ZL9n_regions_5),
    .p_ZL9n_regions_6(p_ZL9n_regions_6),
    .p_ZL9n_regions_7(p_ZL9n_regions_7),
    .p_ZL9n_regions_8(p_ZL9n_regions_8),
    .p_ZL9n_regions_9(p_ZL9n_regions_9),
    .p_ZL9n_regions_10(p_ZL9n_regions_10),
    .p_ZL9n_regions_11(p_ZL9n_regions_11),
    .p_ZL9n_regions_12(p_ZL9n_regions_12),
    .p_ZL9n_regions_13(p_ZL9n_regions_13),
    .p_ZL9n_regions_14(p_ZL9n_regions_14),
    .p_ZL9n_regions_15(p_ZL9n_regions_15),
    .p_ZL9n_regions_16(p_ZL9n_regions_16),
    .p_ZL9n_regions_17(p_ZL9n_regions_17),
    .p_ZL9n_regions_18(p_ZL9n_regions_18),
    .p_ZL9n_regions_19(p_ZL9n_regions_19),
    .p_ZL9n_regions_20(p_ZL9n_regions_20),
    .p_ZL9n_regions_21(p_ZL9n_regions_21),
    .p_ZL9n_regions_22(p_ZL9n_regions_22),
    .p_ZL9n_regions_23(p_ZL9n_regions_23),
    .p_ZL9n_regions_24(p_ZL9n_regions_24),
    .p_ZL9n_regions_25(p_ZL9n_regions_25),
    .p_ZL9n_regions_26(p_ZL9n_regions_26),
    .p_ZL9n_regions_27(p_ZL9n_regions_27),
    .p_ZL9n_regions_28(p_ZL9n_regions_28),
    .p_ZL9n_regions_29(p_ZL9n_regions_29),
    .p_ZL9n_regions_30(p_ZL9n_regions_30),
    .p_ZL9n_regions_31(p_ZL9n_regions_31),
    .p_ZL9n_regions_32(p_ZL9n_regions_32),
    .p_ZL9n_regions_33(p_ZL9n_regions_33),
    .p_ZL9n_regions_34(p_ZL9n_regions_34),
    .p_ZL9n_regions_35(p_ZL9n_regions_35),
    .p_ZL9n_regions_36(p_ZL9n_regions_36),
    .p_ZL9n_regions_37(p_ZL9n_regions_37),
    .p_ZL9n_regions_38(p_ZL9n_regions_38),
    .p_ZL9n_regions_39(p_ZL9n_regions_39),
    .p_ZL9n_regions_40(p_ZL9n_regions_40),
    .p_ZL9n_regions_41(p_ZL9n_regions_41),
    .p_ZL9n_regions_42(p_ZL9n_regions_42),
    .p_ZL9n_regions_43(p_ZL9n_regions_43),
    .p_ZL9n_regions_44(p_ZL9n_regions_44),
    .p_ZL9n_regions_45(p_ZL9n_regions_45),
    .p_ZL9n_regions_46(p_ZL9n_regions_46),
    .p_ZL9n_regions_47(p_ZL9n_regions_47),
    .p_ZL9n_regions_48(p_ZL9n_regions_48),
    .p_ZL9n_regions_49(p_ZL9n_regions_49),
    .p_ZL9n_regions_50(p_ZL9n_regions_50),
    .p_ZL9n_regions_51(p_ZL9n_regions_51),
    .p_ZL9n_regions_52(p_ZL9n_regions_52),
    .p_ZL9n_regions_53(p_ZL9n_regions_53),
    .p_ZL9n_regions_54(p_ZL9n_regions_54),
    .p_ZL9n_regions_55(p_ZL9n_regions_55),
    .p_ZL9n_regions_56(p_ZL9n_regions_56),
    .p_ZL9n_regions_57(p_ZL9n_regions_57),
    .p_ZL9n_regions_58(p_ZL9n_regions_58),
    .p_ZL9n_regions_59(p_ZL9n_regions_59),
    .p_ZL9n_regions_60(p_ZL9n_regions_60),
    .p_ZL9n_regions_61(p_ZL9n_regions_61),
    .p_ZL9n_regions_62(p_ZL9n_regions_62),
    .p_ZL9n_regions_63(p_ZL9n_regions_63),
    .regions_address0(run_test_U0_regions_address0),
    .regions_ce0(run_test_U0_regions_ce0),
    .regions_q0(regions_q0),
    .regions_1_address0(run_test_U0_regions_1_address0),
    .regions_1_ce0(run_test_U0_regions_1_ce0),
    .regions_1_q0(regions_1_q0),
    .regions_2_address0(run_test_U0_regions_2_address0),
    .regions_2_ce0(run_test_U0_regions_2_ce0),
    .regions_2_q0(regions_2_q0),
    .regions_3_address0(run_test_U0_regions_3_address0),
    .regions_3_ce0(run_test_U0_regions_3_ce0),
    .regions_3_q0(regions_3_q0)
);

run_writeOutcome writeOutcome_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(writeOutcome_U0_ap_start),
    .ap_done(writeOutcome_U0_ap_done),
    .ap_continue(writeOutcome_U0_ap_continue),
    .ap_idle(writeOutcome_U0_ap_idle),
    .ap_ready(writeOutcome_U0_ap_ready),
    .outcomeStream_dout(outcomeStream_dout),
    .outcomeStream_num_data_valid(outcomeStream_num_data_valid),
    .outcomeStream_fifo_cap(outcomeStream_fifo_cap),
    .outcomeStream_empty_n(outcomeStream_empty_n),
    .outcomeStream_read(writeOutcome_U0_outcomeStream_read)
);

run_fifo_w320_d1_S copyDest_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_copyDest_din),
    .if_full_n(copyDest_full_n),
    .if_write(read_data_U0_copyDest_write),
    .if_dout(copyDest_dout),
    .if_num_data_valid(copyDest_num_data_valid),
    .if_fifo_cap(copyDest_fifo_cap),
    .if_empty_n(copyDest_empty_n),
    .if_read(run_test_U0_copyDest_read)
);

run_fifo_w288_d1_S outcomeStream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_test_U0_outcomeStream_din),
    .if_full_n(outcomeStream_full_n),
    .if_write(run_test_U0_outcomeStream_write),
    .if_dout(outcomeStream_dout),
    .if_num_data_valid(outcomeStream_num_data_valid),
    .if_fifo_cap(outcomeStream_fifo_cap),
    .if_empty_n(outcomeStream_empty_n),
    .if_read(writeOutcome_U0_outcomeStream_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_run_test_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_run_test_U0_ap_start <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_writeOutcome_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_writeOutcome_U0_ap_start <= 1'b1;
        end
    end
end

assign ap_done = writeOutcome_U0_ap_done;

assign ap_idle = (writeOutcome_U0_ap_idle & run_test_U0_ap_idle & read_data_U0_ap_idle);

assign ap_ready = read_data_U0_ap_ready;

assign m_axi_gmem_ARADDR = read_data_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = read_data_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = read_data_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = read_data_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = read_data_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = read_data_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = read_data_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = read_data_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = read_data_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = read_data_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = read_data_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = read_data_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_RREADY = read_data_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign read_data_U0_ap_continue = 1'b1;

assign read_data_U0_ap_start = ap_start;

assign regions_1_address0 = run_test_U0_regions_1_address0;

assign regions_1_address1 = 12'd0;

assign regions_1_ce0 = run_test_U0_regions_1_ce0;

assign regions_1_ce1 = 1'b0;

assign regions_1_d0 = 32'd0;

assign regions_1_d1 = 32'd0;

assign regions_1_we0 = 1'b0;

assign regions_1_we1 = 1'b0;

assign regions_2_address0 = run_test_U0_regions_2_address0;

assign regions_2_address1 = 12'd0;

assign regions_2_ce0 = run_test_U0_regions_2_ce0;

assign regions_2_ce1 = 1'b0;

assign regions_2_d0 = 32'd0;

assign regions_2_d1 = 32'd0;

assign regions_2_we0 = 1'b0;

assign regions_2_we1 = 1'b0;

assign regions_3_address0 = run_test_U0_regions_3_address0;

assign regions_3_address1 = 12'd0;

assign regions_3_ce0 = run_test_U0_regions_3_ce0;

assign regions_3_ce1 = 1'b0;

assign regions_3_d0 = 32'd0;

assign regions_3_d1 = 32'd0;

assign regions_3_we0 = 1'b0;

assign regions_3_we1 = 1'b0;

assign regions_address0 = run_test_U0_regions_address0;

assign regions_address1 = 12'd0;

assign regions_ce0 = run_test_U0_regions_ce0;

assign regions_ce1 = 1'b0;

assign regions_d0 = 32'd0;

assign regions_d1 = 32'd0;

assign regions_we0 = 1'b0;

assign regions_we1 = 1'b0;

assign run_test_U0_ap_continue = 1'b1;

assign run_test_U0_ap_start = (ap_sync_reg_run_test_U0_ap_start | ap_start);

assign writeOutcome_U0_ap_continue = ap_continue;

assign writeOutcome_U0_ap_start = (ap_sync_reg_writeOutcome_U0_ap_start | ap_start);

endmodule //run_runTest
