

================================================================
== Vivado HLS Report for 'ld_weights3'
================================================================
* Date:           Sun Oct 30 16:23:37 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9345|  9345|  9345|  9345|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  9344|  9344|       584|          -|          -|    16|    no    |
        | + Loop 1.1          |   582|   582|        97|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1      |    95|    95|        19|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |    10|    10|         2|          -|          -|     5|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    475|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     336|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     336|    588|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln155_1_fu_228_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln155_2_fu_250_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln155_3_fu_261_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln155_4_fu_294_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln155_5_fu_267_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln155_fu_207_p2    |     +    |      0|  0|  14|          10|          10|
    |i_fu_151_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_197_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_240_p2            |     +    |      0|  0|  12|           3|           1|
    |l_fu_284_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln155_fu_181_p2    |     -    |      0|  0|  15|           9|           9|
    |ap_block_state12       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_145_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln152_fu_191_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln153_fu_234_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln154_fu_278_p2   |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 475|         368|         359|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         14|    1|         14|
    |i_0_reg_97         |   9|          2|    5|         10|
    |j_0_reg_108        |   9|          2|    3|          6|
    |k_0_reg_119        |   9|          2|    3|          6|
    |l_0_reg_130        |   9|          2|    3|          6|
    |weights3_blk_n_AR  |   9|          2|    1|          2|
    |weights3_blk_n_R   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 113|         26|   17|         46|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln155_1_reg_325         |  64|   0|   64|          0|
    |add_ln155_3_reg_338         |  64|   0|   64|          0|
    |add_ln155_4_reg_357         |  64|   0|   64|          0|
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |i_0_reg_97                  |   5|   0|    5|          0|
    |i_reg_307                   |   5|   0|    5|          0|
    |j_0_reg_108                 |   3|   0|    3|          0|
    |j_reg_320                   |   3|   0|    3|          0|
    |k_0_reg_119                 |   3|   0|    3|          0|
    |k_reg_333                   |   3|   0|    3|          0|
    |l_0_reg_130                 |   3|   0|    3|          0|
    |l_reg_352                   |   3|   0|    3|          0|
    |sext_ln155_reg_312          |   9|   0|   10|          1|
    |weights3_addr_read_reg_362  |  32|   0|   32|          0|
    |weights3_addr_reg_343       |  32|   0|   32|          0|
    |zext_ln155_reg_299          |  30|   0|   64|         34|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 336|   0|  371|         35|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   ld_weights3   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   ld_weights3   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   ld_weights3   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   ld_weights3   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   ld_weights3   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   ld_weights3   | return value |
|m_axi_weights3_AWVALID   | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWREADY   |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWADDR    | out |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWID      | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWLEN     | out |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWSIZE    | out |    3|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWBURST   | out |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWLOCK    | out |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWCACHE   | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWPROT    | out |    3|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWQOS     | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWREGION  | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_AWUSER    | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WVALID    | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WREADY    |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WDATA     | out |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WSTRB     | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WLAST     | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WID       | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_WUSER     | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARVALID   | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARREADY   |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARADDR    | out |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARID      | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARLEN     | out |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARSIZE    | out |    3|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARBURST   | out |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARLOCK    | out |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARCACHE   | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARPROT    | out |    3|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARQOS     | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARREGION  | out |    4|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_ARUSER    | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RVALID    |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RREADY    | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RDATA     |  in |   32|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RLAST     |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RID       |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RUSER     |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_RRESP     |  in |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_BVALID    |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_BREADY    | out |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_BRESP     |  in |    2|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_BID       |  in |    1|    m_axi   |     weights3    |    pointer   |
|m_axi_weights3_BUSER     |  in |    1|    m_axi   |     weights3    |    pointer   |
|weights3_offset          |  in |   30|   ap_none  | weights3_offset |    scalar    |
|weights3_buf_address0    | out |   12|  ap_memory |   weights3_buf  |     array    |
|weights3_buf_ce0         | out |    1|  ap_memory |   weights3_buf  |     array    |
|weights3_buf_we0         | out |    1|  ap_memory |   weights3_buf  |     array    |
|weights3_buf_d0          | out |   32|  ap_memory |   weights3_buf  |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 4 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights3_offset)"   --->   Operation 14 'read' 'weights3_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights3, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2400, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i30 %weights3_offset_read to i64" [lenet/lenet_hls.cpp:155]   --->   Operation 16 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:151]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln151 = icmp eq i5 %i_0, -16" [lenet/lenet_hls.cpp:151]   --->   Operation 19 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [lenet/lenet_hls.cpp:151]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %2, label %.preheader2.preheader" [lenet/lenet_hls.cpp:151]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [lenet/lenet_hls.cpp:155]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i8 %tmp to i9" [lenet/lenet_hls.cpp:155]   --->   Operation 24 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [lenet/lenet_hls.cpp:155]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln155_4 = zext i6 %tmp_3 to i9" [lenet/lenet_hls.cpp:155]   --->   Operation 26 'zext' 'zext_ln155_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%sub_ln155 = sub i9 %zext_ln155_1, %zext_ln155_4" [lenet/lenet_hls.cpp:155]   --->   Operation 27 'sub' 'sub_ln155' <Predicate = (!icmp_ln151)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i9 %sub_ln155 to i10" [lenet/lenet_hls.cpp:155]   --->   Operation 28 'sext' 'sext_ln155' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:152]   --->   Operation 29 'br' <Predicate = (!icmp_ln151)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:160]   --->   Operation 30 'ret' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 31 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln152 = icmp eq i3 %j_0, -2" [lenet/lenet_hls.cpp:152]   --->   Operation 32 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 33 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [lenet/lenet_hls.cpp:152]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %.loopexit.loopexit, label %.preheader1.preheader" [lenet/lenet_hls.cpp:152]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln155_5 = zext i3 %j_0 to i10" [lenet/lenet_hls.cpp:155]   --->   Operation 36 'zext' 'zext_ln155_5' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln155 = add i10 %sext_ln155, %zext_ln155_5" [lenet/lenet_hls.cpp:155]   --->   Operation 37 'add' 'add_ln155' <Predicate = (!icmp_ln152)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i10 %add_ln155 to i64" [lenet/lenet_hls.cpp:155]   --->   Operation 38 'sext' 'sext_ln155_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln155, i2 0)" [lenet/lenet_hls.cpp:155]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln155_2 = sext i12 %tmp_2 to i64" [lenet/lenet_hls.cpp:155]   --->   Operation 40 'sext' 'sext_ln155_2' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln155_1 = add i64 %sext_ln155_1, %sext_ln155_2" [lenet/lenet_hls.cpp:155]   --->   Operation 41 'add' 'add_ln155_1' <Predicate = (!icmp_ln152)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:153]   --->   Operation 42 'br' <Predicate = (!icmp_ln152)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %.preheader1.preheader ], [ %k, %.preheader1.loopexit ]"   --->   Operation 44 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln153 = icmp eq i3 %k_0, -3" [lenet/lenet_hls.cpp:153]   --->   Operation 45 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 46 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [lenet/lenet_hls.cpp:153]   --->   Operation 47 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:153]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i3 %k_0 to i64" [lenet/lenet_hls.cpp:155]   --->   Operation 49 'zext' 'zext_ln155_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln155_2 = add i64 %add_ln155_1, %zext_ln155_2" [lenet/lenet_hls.cpp:155]   --->   Operation 50 'add' 'add_ln155_2' <Predicate = (!icmp_ln153)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln155_3)   --->   "%shl_ln155 = shl i64 %add_ln155_2, 2" [lenet/lenet_hls.cpp:155]   --->   Operation 51 'shl' 'shl_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln155_3 = add i64 %add_ln155_2, %shl_ln155" [lenet/lenet_hls.cpp:155]   --->   Operation 52 'add' 'add_ln155_3' <Predicate = (!icmp_ln153)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.49ns)   --->   "%add_ln155_5 = add i64 %zext_ln155, %add_ln155_3" [lenet/lenet_hls.cpp:155]   --->   Operation 53 'add' 'add_ln155_5' <Predicate = (!icmp_ln153)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr float* %weights3, i64 %add_ln155_5" [lenet/lenet_hls.cpp:155]   --->   Operation 54 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 55 'br' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 56 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 56 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 57 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 57 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 58 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 58 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 59 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 59 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 60 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 60 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 61 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 61 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 62 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights3_addr, i32 5)" [lenet/lenet_hls.cpp:155]   --->   Operation 62 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:154]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln154 = icmp eq i3 %l_0, -3" [lenet/lenet_hls.cpp:154]   --->   Operation 65 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 66 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.65ns)   --->   "%l = add i3 %l_0, 1" [lenet/lenet_hls.cpp:154]   --->   Operation 67 'add' 'l' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:154]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln155_3 = zext i3 %l_0 to i64" [lenet/lenet_hls.cpp:155]   --->   Operation 69 'zext' 'zext_ln155_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (2.13ns)   --->   "%add_ln155_4 = add i64 %zext_ln155_3, %add_ln155_3" [lenet/lenet_hls.cpp:155]   --->   Operation 70 'add' 'add_ln155_4' <Predicate = (!icmp_ln154)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (8.75ns)   --->   "%weights3_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights3_addr)" [lenet/lenet_hls.cpp:155]   --->   Operation 71 'read' 'weights3_addr_read' <Predicate = (!icmp_ln154)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 72 'br' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%weights3_buf_addr = getelementptr [2400 x float]* %weights3_buf, i64 0, i64 %add_ln155_4" [lenet/lenet_hls.cpp:155]   --->   Operation 73 'getelementptr' 'weights3_buf_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (3.25ns)   --->   "store float %weights3_addr_read, float* %weights3_buf_addr, align 4" [lenet/lenet_hls.cpp:155]   --->   Operation 74 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:154]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights3_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights3_offset_read (read             ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
zext_ln155           (zext             ) [ 00111111111111]
br_ln151             (br               ) [ 01111111111111]
i_0                  (phi              ) [ 00100000000000]
icmp_ln151           (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
i                    (add              ) [ 01111111111111]
br_ln151             (br               ) [ 00000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000]
zext_ln155_1         (zext             ) [ 00000000000000]
tmp_3                (bitconcatenate   ) [ 00000000000000]
zext_ln155_4         (zext             ) [ 00000000000000]
sub_ln155            (sub              ) [ 00000000000000]
sext_ln155           (sext             ) [ 00011111111111]
br_ln152             (br               ) [ 00111111111111]
ret_ln160            (ret              ) [ 00000000000000]
j_0                  (phi              ) [ 00010000000000]
icmp_ln152           (icmp             ) [ 00111111111111]
empty_8              (speclooptripcount) [ 00000000000000]
j                    (add              ) [ 00111111111111]
br_ln152             (br               ) [ 00000000000000]
zext_ln155_5         (zext             ) [ 00000000000000]
add_ln155            (add              ) [ 00000000000000]
sext_ln155_1         (sext             ) [ 00000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000]
sext_ln155_2         (sext             ) [ 00000000000000]
add_ln155_1          (add              ) [ 00001111111111]
br_ln153             (br               ) [ 00111111111111]
br_ln0               (br               ) [ 01111111111111]
k_0                  (phi              ) [ 00001000000000]
icmp_ln153           (icmp             ) [ 00111111111111]
empty_9              (speclooptripcount) [ 00000000000000]
k                    (add              ) [ 00111111111111]
br_ln153             (br               ) [ 00000000000000]
zext_ln155_2         (zext             ) [ 00000000000000]
add_ln155_2          (add              ) [ 00000000000000]
shl_ln155            (shl              ) [ 00000000000000]
add_ln155_3          (add              ) [ 00000111111111]
add_ln155_5          (add              ) [ 00000000000000]
weights3_addr        (getelementptr    ) [ 00000111111111]
br_ln0               (br               ) [ 00111111111111]
p_rd_req             (readreq          ) [ 00000000000000]
br_ln154             (br               ) [ 00111111111111]
l_0                  (phi              ) [ 00000000000010]
icmp_ln154           (icmp             ) [ 00111111111111]
empty_10             (speclooptripcount) [ 00000000000000]
l                    (add              ) [ 00111111111111]
br_ln154             (br               ) [ 00000000000000]
zext_ln155_3         (zext             ) [ 00000000000000]
add_ln155_4          (add              ) [ 00000000000001]
weights3_addr_read   (read             ) [ 00000000000001]
br_ln0               (br               ) [ 00111111111111]
weights3_buf_addr    (getelementptr    ) [ 00000000000000]
store_ln155          (store            ) [ 00000000000000]
br_ln154             (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights3_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights3_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="weights3_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="30" slack="0"/>
<pin id="68" dir="0" index="1" bw="30" slack="0"/>
<pin id="69" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights3_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="weights3_addr_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="8"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights3_addr_read/12 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weights3_buf_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="1"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_buf_addr/13 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln155_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/13 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="j_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="k_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="k_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="l_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="l_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln155_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="30" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln151_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln155_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln155_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sub_ln155_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln155/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln155_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln152_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln155_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_5/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln155_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="1"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln155_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln155_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln155_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln153_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="k_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln155_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_2/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln155_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="1"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_2/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln155_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln155_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="0" index="1" bw="17" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_3/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln155_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="30" slack="3"/>
<pin id="269" dir="0" index="1" bw="18" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_5/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weights3_addr_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln154_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="l_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln155_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_3/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln155_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="18" slack="8"/>
<pin id="297" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_4/12 "/>
</bind>
</comp>

<comp id="299" class="1005" name="zext_ln155_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="3"/>
<pin id="301" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln155 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="sext_ln155_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln155 "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln155_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln155_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="k_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln155_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="8"/>
<pin id="340" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln155_3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="weights3_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="l_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln155_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln155_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="weights3_addr_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="60" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="62" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="64" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="66" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="101" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="101" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="101" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="101" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="112" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="112" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="112" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="207" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="123" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="123" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="123" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="250" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="134" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="134" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="134" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="141" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="310"><net_src comp="151" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="315"><net_src comp="187" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="323"><net_src comp="197" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="328"><net_src comp="228" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="336"><net_src comp="240" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="341"><net_src comp="261" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="346"><net_src comp="272" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="355"><net_src comp="284" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="360"><net_src comp="294" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="365"><net_src comp="79" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights3 | {}
	Port: weights3_buf | {13 }
 - Input state : 
	Port: ld_weights3 : weights3 | {5 6 7 8 9 10 11 12 }
	Port: ld_weights3 : weights3_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln151 : 1
		i : 1
		br_ln151 : 2
		tmp : 1
		zext_ln155_1 : 2
		tmp_3 : 1
		zext_ln155_4 : 2
		sub_ln155 : 3
		sext_ln155 : 4
	State 3
		icmp_ln152 : 1
		j : 1
		br_ln152 : 2
		zext_ln155_5 : 1
		add_ln155 : 2
		sext_ln155_1 : 3
		tmp_2 : 3
		sext_ln155_2 : 4
		add_ln155_1 : 5
	State 4
		icmp_ln153 : 1
		k : 1
		br_ln153 : 2
		zext_ln155_2 : 1
		add_ln155_2 : 2
		shl_ln155 : 3
		add_ln155_3 : 3
		add_ln155_5 : 4
		weights3_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln154 : 1
		l : 1
		br_ln154 : 2
		zext_ln155_3 : 1
		add_ln155_4 : 2
	State 13
		store_ln155 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |             i_fu_151            |    0    |    15   |
|          |             j_fu_197            |    0    |    12   |
|          |         add_ln155_fu_207        |    0    |    15   |
|          |        add_ln155_1_fu_228       |    0    |    12   |
|    add   |             k_fu_240            |    0    |    12   |
|          |        add_ln155_2_fu_250       |    0    |    17   |
|          |        add_ln155_3_fu_261       |    0    |    24   |
|          |        add_ln155_5_fu_267       |    0    |    37   |
|          |             l_fu_284            |    0    |    12   |
|          |        add_ln155_4_fu_294       |    0    |    25   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln151_fu_145        |    0    |    11   |
|   icmp   |        icmp_ln152_fu_191        |    0    |    9    |
|          |        icmp_ln153_fu_234        |    0    |    9    |
|          |        icmp_ln154_fu_278        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln155_fu_181        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | weights3_offset_read_read_fu_66 |    0    |    0    |
|          |  weights3_addr_read_read_fu_79  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_72        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln155_fu_141        |    0    |    0    |
|          |       zext_ln155_1_fu_165       |    0    |    0    |
|   zext   |       zext_ln155_4_fu_177       |    0    |    0    |
|          |       zext_ln155_5_fu_203       |    0    |    0    |
|          |       zext_ln155_2_fu_246       |    0    |    0    |
|          |       zext_ln155_3_fu_290       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_157           |    0    |    0    |
|bitconcatenate|           tmp_3_fu_169          |    0    |    0    |
|          |           tmp_2_fu_216          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln155_fu_187        |    0    |    0    |
|   sext   |       sext_ln155_1_fu_212       |    0    |    0    |
|          |       sext_ln155_2_fu_224       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|    shl   |         shl_ln155_fu_255        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   234   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln155_1_reg_325   |   64   |
|    add_ln155_3_reg_338   |   64   |
|    add_ln155_4_reg_357   |   64   |
|        i_0_reg_97        |    5   |
|         i_reg_307        |    5   |
|        j_0_reg_108       |    3   |
|         j_reg_320        |    3   |
|        k_0_reg_119       |    3   |
|         k_reg_333        |    3   |
|        l_0_reg_130       |    3   |
|         l_reg_352        |    3   |
|    sext_ln155_reg_312    |   10   |
|weights3_addr_read_reg_362|   32   |
|   weights3_addr_reg_343  |   32   |
|    zext_ln155_reg_299    |   64   |
+--------------------------+--------+
|           Total          |   358  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   234  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   358  |    -   |
+-----------+--------+--------+
|   Total   |   358  |   234  |
+-----------+--------+--------+
