Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 10:06:25 2024
| Host         : DESKTOP-N297RR6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    53          
TIMING-16  Warning           Large setup violation          1           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.958       -3.958                      1                  126        0.153        0.000                      0                  126        3.000        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.685        0.000                      0                   45        0.265        0.000                      0                   45        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0        8.224        0.000                      0                   81        0.153        0.000                      0                   81       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.958       -3.958                      1                    1        0.196        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.662ns (27.923%)  route 4.290ns (72.077%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     9.436    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     9.560 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     9.560    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.332 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.859    11.191    batpos_reg[10]_i_2_n_7
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    clk_in_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)       -0.284    14.875    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.774ns (31.192%)  route 3.913ns (68.808%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     9.436    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     9.560 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     9.560    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.444 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.482    10.926    batpos_reg[10]_i_2_n_6
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)       -0.207    14.952    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.622ns (28.522%)  route 4.065ns (71.478%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.927 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.664    10.926    batpos_reg[7]_i_1_n_6
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.207    14.952    batpos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.601ns (28.334%)  route 4.049ns (71.666%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.927 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.240 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.649    10.889    batpos_reg[7]_i_1_n_4
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.940    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)       -0.263    14.918    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.622ns (28.753%)  route 4.019ns (71.247%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.927 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.618    10.880    batpos_reg[7]_i_1_n_6
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.937    clk_in_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)       -0.210    14.950    batpos_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.527ns (27.449%)  route 4.036ns (72.551%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.927 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.166 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.635    10.802    batpos_reg[7]_i_1_n_5
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.516    14.939    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)       -0.259    14.919    batpos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.679ns (30.876%)  route 3.759ns (69.124%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     9.436    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     9.560 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     9.560    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.327    10.677    batpos_reg[10]_i_2_n_5
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y80         FDRE (Setup_fdre_C_D)       -0.209    14.950    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.510ns (27.842%)  route 3.913ns (72.158%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.927 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.149 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.513    10.662    batpos_reg[7]_i_1_n_7
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.516    14.939    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)       -0.236    14.942    batpos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.138ns (21.604%)  route 4.129ns (78.396%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.777 r  batpos_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.729    10.506    batpos_reg[3]_i_1_n_5
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.940    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)       -0.236    14.945    batpos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 batpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.242ns (24.000%)  route 3.933ns (76.000%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.636     5.239    clk_in_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  batpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  batpos_reg[0]/Q
                         net (fo=11, routed)          1.293     7.049    batpos_reg[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.173 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.991     8.164    batpos[10]_i_12_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     9.405    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     9.529 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     9.529    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.881 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.532    10.414    batpos_reg[3]_i_1_n_4
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.227    14.932    batpos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.811    count_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    count_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.812    count_reg[14]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    count_reg[12]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.520    clk_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.811    count_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    count_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    clk_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[18]/Q
                         net (fo=10, routed)          0.127     1.813    dig[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    count_reg[16]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    clk_in_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.810    count_reg[2]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    count_reg[0]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    clk_in_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.811    count_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    count_reg[8]_i_1_n_4
    SLICE_X2Y88          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.812    count_reg[14]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    count_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    clk_in_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.810    count_reg[2]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.956 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    count_reg[0]_i_1_n_4
    SLICE_X2Y86          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    clk_in_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.601     1.520    clk_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.811    count_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    count_reg[4]_i_1_n_4
    SLICE_X2Y87          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.038    clk_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[18]/Q
                         net (fo=10, routed)          0.127     1.813    dig[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.959 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    count_reg[16]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y81     batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y80     batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y82     batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y81     batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y80      batpos_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y80     batpos_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y80      batpos_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y81     batpos_reg[5]_replica/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y81     batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y81     batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y80     batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y80     batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y82     batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y82     batpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y81     batpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y81     batpos_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y81     batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y81     batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y80     batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y80     batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y82     batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y82     batpos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y81     batpos_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y81     batpos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.694ns  (logic 9.448ns (56.597%)  route 7.246ns (43.403%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 29.957 - 24.938 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.639     5.244    vga_driver/CLK
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=19, routed)          2.101     7.863    vga_driver/Q[4]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.987 r  vga_driver/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.987    add_bb/leqOp_inferred__13/i__carry__0_1[1]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.367 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.367    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.524 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.250     9.774    add_bb/leqOp_inferred__13/i__carry__0_n_2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.358    10.132 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    10.132    add_bb/i__carry_i_4__4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.603 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.603    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.720 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.720    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.043 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.672    11.715    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.933 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.935    add_bb/multOp_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    17.453 f  add_bb/plusOp/P[9]
                         net (fo=1, routed)           1.017    18.470    add_bb/plusOp_n_96
    SLICE_X13Y83         LUT2 (Prop_lut2_I1_O)        0.124    18.594 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    18.594    add_bb/ltOp_carry_i_4_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.144 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.144    add_bb/ltOp_carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.258 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.374    20.633    add_bb/ltOp
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150    20.783 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.829    21.611    vga_driver/blue_out_reg[3]_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.326    21.937 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.937    vga_driver/green_out[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.593    29.957    vga_driver/CLK
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.259    30.216    
                         clock uncertainty           -0.084    30.132    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.029    30.161    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.161    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.311ns  (logic 9.122ns (55.926%)  route 7.189ns (44.074%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 29.884 - 24.938 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.639     5.244    vga_driver/CLK
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=19, routed)          2.101     7.863    vga_driver/Q[4]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.987 r  vga_driver/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.987    add_bb/leqOp_inferred__13/i__carry__0_1[1]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.367 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.367    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.524 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.250     9.774    add_bb/leqOp_inferred__13/i__carry__0_n_2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.358    10.132 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    10.132    add_bb/i__carry_i_4__4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.603 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.603    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.720 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.720    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.043 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.672    11.715    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.933 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.935    add_bb/multOp_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    17.453 f  add_bb/plusOp/P[9]
                         net (fo=1, routed)           1.017    18.470    add_bb/plusOp_n_96
    SLICE_X13Y83         LUT2 (Prop_lut2_I1_O)        0.124    18.594 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    18.594    add_bb/ltOp_carry_i_4_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.144 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.144    add_bb/ltOp_carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.258 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.374    20.633    add_bb/ltOp
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150    20.783 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.772    21.555    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.520    29.884    vga_driver/CLK
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.277    30.161    
                         clock uncertainty           -0.084    30.077    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.233    29.844    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.844    
                         arrival time                         -21.555    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             19.457ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.126ns (23.322%)  route 3.702ns (76.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 29.879 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.826    10.073    vga_driver/v_cnt0
    SLICE_X14Y84         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.879    vga_driver/CLK
    SLICE_X14Y84         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.259    30.138    
                         clock uncertainty           -0.084    30.054    
    SLICE_X14Y84         FDRE (Setup_fdre_C_R)       -0.524    29.530    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 19.457    

Slack (MET) :             19.457ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.126ns (23.322%)  route 3.702ns (76.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 29.879 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.826    10.073    vga_driver/v_cnt0
    SLICE_X14Y84         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.879    vga_driver/CLK
    SLICE_X14Y84         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.259    30.138    
                         clock uncertainty           -0.084    30.054    
    SLICE_X14Y84         FDRE (Setup_fdre_C_R)       -0.524    29.530    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 19.457    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.126ns (24.235%)  route 3.520ns (75.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.644     9.891    vga_driver/v_cnt0
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 19.640    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.126ns (24.235%)  route 3.520ns (75.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.644     9.891    vga_driver/v_cnt0
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 19.640    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.126ns (24.235%)  route 3.520ns (75.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.644     9.891    vga_driver/v_cnt0
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 19.640    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.126ns (24.235%)  route 3.520ns (75.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.644     9.891    vga_driver/v_cnt0
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 19.640    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.126ns (24.235%)  route 3.520ns (75.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.644     9.891    vga_driver/v_cnt0
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 19.640    

Slack (MET) :             19.932ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.126ns (25.859%)  route 3.228ns (74.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.640     5.245    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.829     6.592    vga_driver/h_cnt_reg[4]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.153     6.745 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.818     7.563    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.331     7.894 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.229     9.123    vga_driver/eqOp
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.352     9.599    vga_driver/v_cnt0
    SLICE_X12Y86         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X12Y86         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.524    29.531    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.531    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 19.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X9Y87          FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.110     1.743    vga_driver/h_cnt_reg[3]
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.048     1.791 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_driver/plusOp[4]
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.133     1.637    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X13Y85         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.135     1.766    vga_driver/v_cnt_reg[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I3_O)        0.048     1.814 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga_driver/plusOp__0[4]
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.133     1.636    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.690%)  route 0.139ns (42.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X13Y85         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.139     1.770    vga_driver/v_cnt_reg[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I1_O)        0.048     1.818 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga_driver/plusOp__0[3]
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.131     1.634    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X13Y85         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.139     1.770    vga_driver/v_cnt_reg[0]
    SLICE_X12Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.815 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga_driver/plusOp__0[2]
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X12Y85         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.121     1.624    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.409%)  route 0.137ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X8Y86          FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.137     1.792    vga_driver/h_cnt_reg[10]
    SLICE_X9Y84          FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.838     2.005    vga_driver/CLK
    SLICE_X9Y84          FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.070     1.574    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.657%)  route 0.160ns (49.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X10Y85         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.160     1.814    vga_driver/h_cnt_reg[9]
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.063     1.589    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.802%)  route 0.153ns (42.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.153     1.808    vga_driver/h_cnt_reg[4]
    SLICE_X8Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_driver/plusOp[5]
    SLICE_X8Y86          FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X8Y86          FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.121     1.626    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.857%)  route 0.141ns (46.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X8Y87          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.141     1.796    vga_driver/h_cnt_reg[4]
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X8Y85          FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.059     1.564    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.154%)  route 0.163ns (49.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X14Y84         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.163     1.817    vga_driver/v_cnt_reg[5]
    SLICE_X15Y85         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X15Y85         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.066     1.571    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.196%)  route 0.199ns (48.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X8Y86          FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.199     1.854    vga_driver/h_cnt_reg[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.899    vga_driver/plusOp[9]
    SLICE_X10Y85         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X10Y85         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.121     1.647    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y91      vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y83      vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y87      vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y86      vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y87      vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y87      vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X9Y87      vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y87      vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y91      vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y91      vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y83      vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y83      vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y86      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y86      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y91      vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y91      vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y83      vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y83      vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y86      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y86      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y87      vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.958ns,  Total Violation       -3.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.958ns  (required time - arrival time)
  Source:                 batpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        3.811ns  (logic 1.710ns (44.866%)  route 2.101ns (55.134%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 1975.062 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 1975.237 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634  1975.237    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518  1975.755 r  batpos_reg[5]/Q
                         net (fo=19, routed)          0.481  1976.235    add_bb/i__carry__0_i_3__1_0[5]
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124  1976.359 r  add_bb/geqOp_carry_i_9/O
                         net (fo=8, routed)           0.496  1976.856    vga_driver/i__carry__0_i_1__1
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.124  1976.980 r  vga_driver/geqOp_carry__0_i_5/O
                         net (fo=4, routed)           0.419  1977.399    vga_driver/minusOp[0]
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.124  1977.523 r  vga_driver/geqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000  1977.523    add_bb/red_out_reg[3]_0[1]
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  1978.014 f  add_bb/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.705  1978.719    vga_driver/CO[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.329  1979.048 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000  1979.048    vga_driver/red_out[3]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.513  1975.062    vga_driver/CLK
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1975.242    
                         clock uncertainty           -0.181  1975.061    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.029  1975.090    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.090    
                         arrival time                       -1979.048    
  -------------------------------------------------------------------
                         slack                                 -3.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.231ns (31.226%)  route 0.509ns (68.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  batpos_reg[6]/Q
                         net (fo=18, routed)          0.228     1.855    vga_driver/red_out_reg[3]_0[6]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.900 f  vga_driver/red_out[3]_i_6/O
                         net (fo=2, routed)           0.281     2.181    vga_driver/batpos_reg[6]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045     2.226 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.226    vga_driver/red_out[3]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.836     2.003    vga_driver/CLK
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.757    
                         clock uncertainty            0.181     1.939    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.091     2.030    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.196    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/disp_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.511ns (48.972%)  route 4.700ns (51.028%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[10]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.813     1.269    add_bb/display[10]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     1.393 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.962     2.355    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.152     2.507 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.925     5.432    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.211 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.211    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.626ns (52.326%)  route 4.215ns (47.674%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.812     1.231    add_bb/display[5]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.299     1.530 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.734     2.264    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.150     2.414 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     5.083    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     8.841 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.841    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.259ns (48.286%)  route 4.562ns (51.714%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[10]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.813     1.269    add_bb/display[10]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     1.393 f  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.962     2.355    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.787     5.266    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.821 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.821    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 2.126ns (24.151%)  route 6.677ns (75.849%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          1.644     2.100    add_bb/Q[2]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.152     2.252 r  add_bb/i__carry_i_9__0/O
                         net (fo=8, routed)           1.090     3.342    add_bb/i__carry_i_9__0_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.326     3.668 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.644     4.312    add_bb/i__carry__0_i_5_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  add_bb/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     4.436    add_bb/i__carry__0_i_3__2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.927 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.882     5.809    add_bb/geqOp4_in
    SLICE_X13Y80         LUT6 (Prop_lut6_I4_O)        0.329     6.138 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224     7.363    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.487 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813     8.300    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379     8.803    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 2.126ns (24.151%)  route 6.677ns (75.849%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          1.644     2.100    add_bb/Q[2]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.152     2.252 r  add_bb/i__carry_i_9__0/O
                         net (fo=8, routed)           1.090     3.342    add_bb/i__carry_i_9__0_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.326     3.668 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.644     4.312    add_bb/i__carry__0_i_5_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  add_bb/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     4.436    add_bb/i__carry__0_i_3__2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.927 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.882     5.809    add_bb/geqOp4_in
    SLICE_X13Y80         LUT6 (Prop_lut6_I4_O)        0.329     6.138 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224     7.363    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.487 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813     8.300    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379     8.803    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 2.126ns (24.151%)  route 6.677ns (75.849%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          1.644     2.100    add_bb/Q[2]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.152     2.252 r  add_bb/i__carry_i_9__0/O
                         net (fo=8, routed)           1.090     3.342    add_bb/i__carry_i_9__0_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.326     3.668 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.644     4.312    add_bb/i__carry__0_i_5_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  add_bb/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     4.436    add_bb/i__carry__0_i_3__2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.927 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.882     5.809    add_bb/geqOp4_in
    SLICE_X13Y80         LUT6 (Prop_lut6_I4_O)        0.329     6.138 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224     7.363    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.487 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813     8.300    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379     8.803    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 2.126ns (24.151%)  route 6.677ns (75.849%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          1.644     2.100    add_bb/Q[2]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.152     2.252 r  add_bb/i__carry_i_9__0/O
                         net (fo=8, routed)           1.090     3.342    add_bb/i__carry_i_9__0_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.326     3.668 r  add_bb/i__carry__0_i_5/O
                         net (fo=2, routed)           0.644     4.312    add_bb/i__carry__0_i_5_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  add_bb/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     4.436    add_bb/i__carry__0_i_3__2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.927 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.882     5.809    add_bb/geqOp4_in
    SLICE_X13Y80         LUT6 (Prop_lut6_I4_O)        0.329     6.138 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224     7.363    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.487 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813     8.300    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379     8.803    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.403ns (50.951%)  route 4.238ns (49.049%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.812     1.231    add_bb/display[5]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.299     1.530 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.745     2.276    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     2.400 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.681     5.080    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.641 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.641    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.376ns (54.309%)  route 3.681ns (45.691%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.812     1.231    add_bb/display[5]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.299     1.530 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.734     2.264    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135     4.523    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.057 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.057    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.197ns (52.889%)  route 3.738ns (47.111%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[10]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.813     1.269    add_bb/display[10]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     1.393 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     2.219    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     2.343 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     4.442    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.936 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.936    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[6]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[6]/Q
                         net (fo=30, routed)          0.082     0.223    add_bb/Q[6]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  add_bb/ball_x_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.350    add_bb/ball_x_reg[7]_i_1_n_4
    SLICE_X4Y76          FDRE                                         r  add_bb/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick14present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick14present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  add_bb/brick14present_reg/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick14present_reg/Q
                         net (fo=4, routed)           0.167     0.308    add_bb/brick14present
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.045     0.353 r  add_bb/brick14present_i_1/O
                         net (fo=1, routed)           0.000     0.353    add_bb/brick14present_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  add_bb/brick14present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[0]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[0]/Q
                         net (fo=18, routed)          0.089     0.230    add_bb/Q[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  add_bb/ball_x_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_x_reg[3]_i_1_n_6
    SLICE_X4Y75          FDRE                                         r  add_bb/ball_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[4]/Q
                         net (fo=30, routed)          0.089     0.230    add_bb/Q[4]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  add_bb/ball_x_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_x_reg[7]_i_1_n_6
    SLICE_X4Y76          FDRE                                         r  add_bb/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick13present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick13present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  add_bb/brick13present_reg/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick13present_reg/Q
                         net (fo=4, routed)           0.168     0.309    add_bb/brick13present
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.045     0.354 r  add_bb/brick13present_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_bb/brick13present_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  add_bb/brick13present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick6present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick6present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  add_bb/brick6present_reg/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick6present_reg/Q
                         net (fo=8, routed)           0.180     0.321    add_bb/brick6present
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.042     0.363 r  add_bb/brick6present_i_1/O
                         net (fo=1, routed)           0.000     0.363    add_bb/brick6present_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  add_bb/brick6present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.268ns (73.722%)  route 0.096ns (26.278%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          0.096     0.237    add_bb/Q[2]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.364 r  add_bb/ball_x_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    add_bb/ball_x_reg[3]_i_1_n_4
    SLICE_X4Y75          FDRE                                         r  add_bb/ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.265ns (72.438%)  route 0.101ns (27.562%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[8]/Q
                         net (fo=28, routed)          0.101     0.242    add_bb/Q[8]
    SLICE_X4Y77          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.366 r  add_bb/ball_x_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.366    add_bb/ball_x_reg[10]_i_1_n_6
    SLICE_X4Y77          FDRE                                         r  add_bb/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[1]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[1]/Q
                         net (fo=20, routed)          0.081     0.222    add_bb/Q[1]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.368 r  add_bb/ball_x_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    add_bb/ball_x_reg[3]_i_1_n_5
    SLICE_X4Y75          FDRE                                         r  add_bb/ball_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[5]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[5]/Q
                         net (fo=30, routed)          0.081     0.222    add_bb/Q[5]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.368 r  add_bb/ball_x_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    add_bb/ball_x_reg[7]_i_1_n_5
    SLICE_X4Y76          FDRE                                         r  add_bb/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 4.002ns (40.637%)  route 5.847ns (59.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.714     5.319    vga_driver/CLK
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           5.847    11.622    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.168 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.168    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 4.070ns (42.531%)  route 5.499ns (57.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.643     5.248    vga_driver/CLK
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           5.499    11.265    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.816 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.816    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.008ns (42.751%)  route 5.367ns (57.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.635     5.240    vga_driver/CLK
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           5.367    11.062    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.614 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.614    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.179ns (46.792%)  route 4.752ns (53.208%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.639     5.244    vga_driver/CLK
    SLICE_X14Y85         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.738     7.499    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.595 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.015    10.610    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.175 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.175    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.021ns (57.064%)  route 3.025ns (42.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.719     5.324    vga_driver/CLK
    SLICE_X4Y88          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           3.025     8.805    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.369 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.369    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.406ns (62.074%)  route 0.859ns (37.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.599     1.520    vga_driver/CLK
    SLICE_X4Y88          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.859     2.520    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.785 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.456ns (49.152%)  route 1.506ns (50.848%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X14Y85         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.752     2.406    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.432 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=54, routed)          0.754     3.186    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.452 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.452    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.393ns (39.661%)  route 2.120ns (60.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.567     1.488    vga_driver/CLK
    SLICE_X9Y82          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           2.120     3.749    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.001 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.001    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.584ns  (logic 1.416ns (39.514%)  route 2.168ns (60.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           2.168     3.825    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.077 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.077    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.762ns  (logic 1.388ns (36.900%)  route 2.374ns (63.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           2.374     4.032    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.279 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.279    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 4.573ns (46.258%)  route 5.313ns (53.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[19]/Q
                         net (fo=10, routed)          1.426     7.269    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.393 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.962     8.355    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.152     8.507 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.925    11.433    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.212 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.212    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 4.321ns (45.509%)  route 5.174ns (54.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[19]/Q
                         net (fo=10, routed)          1.426     7.269    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.962     8.355    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     8.479 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.787    11.266    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.822 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.822    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.552ns (47.961%)  route 4.939ns (52.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[19]/Q
                         net (fo=10, routed)          1.435     7.278    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.239    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.152     8.391 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668    11.059    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.817 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.817    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.327ns (46.647%)  route 4.949ns (53.353%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  count_reg[19]/Q
                         net (fo=10, routed)          1.435     7.278    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.402 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     8.236    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     8.360 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.681    11.040    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.601 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.601    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.259ns (48.611%)  route 4.502ns (51.389%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[19]/Q
                         net (fo=10, routed)          1.433     7.276    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.400 f  add_bb/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     8.370    add_bb/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     8.494 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    10.594    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.087 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.087    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 4.300ns (49.391%)  route 4.406ns (50.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  count_reg[19]/Q
                         net (fo=10, routed)          1.435     7.278    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.402 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.239    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     8.363 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135    10.497    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.031 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.031    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.533ns (53.212%)  route 3.986ns (46.788%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[19]/Q
                         net (fo=10, routed)          1.435     7.278    add_bb/dig[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     8.236    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.152     8.388 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718    10.106    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.845 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.845    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.446ns (52.328%)  route 4.051ns (47.672%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  count_reg[18]/Q
                         net (fo=10, routed)          1.121     6.964    dig[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.152     7.116 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930    10.046    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.823 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.823    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 1.962ns (24.478%)  route 6.053ns (75.522%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  batpos_reg[5]/Q
                         net (fo=19, routed)          0.848     6.603    vga_driver/red_out_reg[3]_0[5]
    SLICE_X9Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.727 r  vga_driver/i__carry__0_i_5__2/O
                         net (fo=7, routed)           1.028     7.754    add_bb/i__carry__0_i_3__1_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     7.878 r  add_bb/i__carry__0_i_5__0/O
                         net (fo=2, routed)           0.809     8.687    add_bb/ball_x[10]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  add_bb/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.811    add_bb/i__carry__0_i_3__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.303 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.952    10.255    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.332    10.587 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224    11.812    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.936 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813    12.749    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379    13.252    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 1.962ns (24.478%)  route 6.053ns (75.522%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  batpos_reg[5]/Q
                         net (fo=19, routed)          0.848     6.603    vga_driver/red_out_reg[3]_0[5]
    SLICE_X9Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.727 r  vga_driver/i__carry__0_i_5__2/O
                         net (fo=7, routed)           1.028     7.754    add_bb/i__carry__0_i_3__1_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     7.878 r  add_bb/i__carry__0_i_5__0/O
                         net (fo=2, routed)           0.809     8.687    add_bb/ball_x[10]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  add_bb/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.811    add_bb/i__carry__0_i_3__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.303 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.952    10.255    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.332    10.587 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           1.224    11.812    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.936 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.813    12.749    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.379    13.252    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.546ns (27.769%)  route 1.420ns (72.231%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  batpos_reg[6]/Q
                         net (fo=18, routed)          0.237     1.865    add_bb/i__carry__0_i_3__1_0[6]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     1.910    add_bb/i__carry_i_5__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.019 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.019    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.064 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.339     2.403    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.116     2.519 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           0.486     3.005    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     3.050 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.241     3.291    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     3.336 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.116     3.453    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.546ns (27.769%)  route 1.420ns (72.231%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  batpos_reg[6]/Q
                         net (fo=18, routed)          0.237     1.865    add_bb/i__carry__0_i_3__1_0[6]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     1.910    add_bb/i__carry_i_5__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.019 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.019    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.064 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.339     2.403    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.116     2.519 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           0.486     3.005    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     3.050 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.241     3.291    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     3.336 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.116     3.453    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.546ns (27.769%)  route 1.420ns (72.231%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  batpos_reg[6]/Q
                         net (fo=18, routed)          0.237     1.865    add_bb/i__carry__0_i_3__1_0[6]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     1.910    add_bb/i__carry_i_5__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.019 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.019    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.064 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.339     2.403    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.116     2.519 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           0.486     3.005    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     3.050 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.241     3.291    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     3.336 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.116     3.453    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.546ns (27.769%)  route 1.420ns (72.231%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  batpos_reg[6]/Q
                         net (fo=18, routed)          0.237     1.865    add_bb/i__carry__0_i_3__1_0[6]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     1.910    add_bb/i__carry_i_5__1_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.019 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.019    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.064 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.339     2.403    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.116     2.519 f  add_bb/ball_y_motion[10]_i_18/O
                         net (fo=1, routed)           0.486     3.005    add_bb/ball_y_motion[10]_i_18_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.045     3.050 f  add_bb/ball_y_motion[10]_i_8/O
                         net (fo=1, routed)           0.241     3.291    add_bb/ball_y_motion[10]_i_8_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     3.336 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=4, routed)           0.116     3.453    add_bb/ball_y_motion0
    SLICE_X2Y80          FDRE                                         r  add_bb/ball_y_motion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.510ns (68.025%)  route 0.710ns (31.975%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[19]/Q
                         net (fo=10, routed)          0.159     1.846    dig[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.048     1.894 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.444    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.743 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.743    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.462ns (65.761%)  route 0.761ns (34.239%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[19]/Q
                         net (fo=10, routed)          0.159     1.846    dig[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.492    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.745 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.445ns (64.625%)  route 0.791ns (35.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 f  count_reg[17]/Q
                         net (fo=10, routed)          0.275     1.961    dig[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     2.006 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.523    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.759 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.759    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.448ns (58.738%)  route 1.017ns (41.262%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[17]/Q
                         net (fo=10, routed)          0.317     2.003    add_bb/dig[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     2.048 f  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.185     2.233    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.278 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.794    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.988 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.988    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.551ns (62.597%)  route 0.927ns (37.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[17]/Q
                         net (fo=10, routed)          0.320     2.006    add_bb/dig[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     2.051 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.245     2.296    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.042     2.338 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.700    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     4.000 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.488ns (57.395%)  route 1.105ns (42.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  count_reg[17]/Q
                         net (fo=10, routed)          0.320     2.006    add_bb/dig[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     2.051 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.234     2.285    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.045     2.330 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.881    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.116 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.116    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.045ns  (logic 9.539ns (55.963%)  route 7.506ns (44.037%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          2.362     2.818    vga_driver/multOp[2]
    SLICE_X14Y81         LUT4 (Prop_lut4_I3_O)        0.124     2.942 r  vga_driver/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     2.942    add_bb/leqOp_inferred__13/i__carry__0_1[0]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.475 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.475    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.632 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.250     4.882    add_bb/leqOp_inferred__13/i__carry__0_n_2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.358     5.240 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     5.240    add_bb/i__carry_i_4__4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.711 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.711    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.828 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.828    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.151 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.672     6.823    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    11.041 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    11.043    add_bb/multOp_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.561 f  add_bb/plusOp/P[9]
                         net (fo=1, routed)           1.017    13.578    add_bb/plusOp_n_96
    SLICE_X13Y83         LUT2 (Prop_lut2_I1_O)        0.124    13.702 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.702    add_bb/ltOp_carry_i_4_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.252 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.252    add_bb/ltOp_carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.366 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.374    15.741    add_bb/ltOp
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150    15.891 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.829    16.719    vga_driver/blue_out_reg[3]_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.326    17.045 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    17.045    vga_driver/green_out[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.593     5.019    vga_driver/CLK
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.663ns  (logic 9.213ns (55.291%)  route 7.450ns (44.709%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[2]/Q
                         net (fo=33, routed)          2.362     2.818    vga_driver/multOp[2]
    SLICE_X14Y81         LUT4 (Prop_lut4_I3_O)        0.124     2.942 r  vga_driver/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     2.942    add_bb/leqOp_inferred__13/i__carry__0_1[0]
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.475 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.475    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.632 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.250     4.882    add_bb/leqOp_inferred__13/i__carry__0_n_2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.358     5.240 r  add_bb/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     5.240    add_bb/i__carry_i_4__4_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.711 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.711    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.828 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.828    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.151 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.672     6.823    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    11.041 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    11.043    add_bb/multOp_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.561 f  add_bb/plusOp/P[9]
                         net (fo=1, routed)           1.017    13.578    add_bb/plusOp_n_96
    SLICE_X13Y83         LUT2 (Prop_lut2_I1_O)        0.124    13.702 r  add_bb/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.702    add_bb/ltOp_carry_i_4_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.252 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.252    add_bb/ltOp_carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.366 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.374    15.741    add_bb/ltOp
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150    15.891 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.772    16.663    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.520     4.946    vga_driver/CLK
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/brick8present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.231ns (38.870%)  route 0.363ns (61.130%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  add_bb/brick8present_reg/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/brick8present_reg/Q
                         net (fo=8, routed)           0.172     0.313    add_bb/brick8present
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  add_bb/green_out[3]_i_6/O
                         net (fo=1, routed)           0.191     0.549    vga_driver/green_out_reg[3]_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.594 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.594    vga_driver/green_out[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.865     2.032    vga_driver/CLK
    SLICE_X5Y83          FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.249ns (24.248%)  route 0.778ns (75.752%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  add_bb/game_on_reg/Q
                         net (fo=27, routed)          0.429     0.577    add_bb/game_on
    SLICE_X5Y85          LUT3 (Prop_lut3_I2_O)        0.101     0.678 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.349     1.027    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X8Y91          FDRE                                         r  vga_driver/blue_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 2.508ns (40.634%)  route 3.664ns (59.366%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     4.417    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.541 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     4.541    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.091    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.313 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.859     6.172    batpos_reg[10]_i_2_n_7
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    clk_in_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.907ns  (logic 2.620ns (44.351%)  route 3.287ns (55.649%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     4.417    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.541 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     4.541    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.091    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.425 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.482     5.907    batpos_reg[10]_i_2_n_6
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.907ns  (logic 2.468ns (41.781%)  route 3.439ns (58.219%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.908 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.908    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.242 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.664     5.907    batpos_reg[7]_i_1_n_6
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 2.447ns (41.684%)  route 3.423ns (58.316%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.908 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.908    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.221 r  batpos_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.649     5.870    batpos_reg[7]_i_1_n_4
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517     4.940    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 2.468ns (42.108%)  route 3.393ns (57.892%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.908 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.908    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.242 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.618     5.861    batpos_reg[7]_i_1_n_6
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.937    clk_in_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 2.373ns (41.033%)  route 3.410ns (58.967%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.908 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.908    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.147 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.635     5.783    batpos_reg[7]_i_1_n_5
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.516     4.939    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 2.525ns (44.628%)  route 3.133ns (55.372%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.148     4.417    batpos[10]_i_5_n_0
    SLICE_X15Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.541 r  batpos[7]_i_6/O
                         net (fo=1, routed)           0.000     4.541    batpos[7]_i_6_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.091    batpos_reg[7]_i_1_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.330 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.327     5.658    batpos_reg[10]_i_2_n_5
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 2.356ns (41.748%)  route 3.287ns (58.252%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.908 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.908    batpos_reg[3]_i_1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.130 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.513     5.643    batpos_reg[7]_i_1_n_7
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.516     4.939    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.984ns (36.154%)  route 3.503ns (63.846%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.758 r  batpos_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.729     5.487    batpos_reg[3]_i_1_n_5
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517     4.940    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 2.088ns (38.702%)  route 3.307ns (61.298%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.657     3.145    btnl_IBUF
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  batpos[10]_i_5/O
                         net (fo=6, routed)           1.117     4.386    batpos[10]_i_5_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.510 r  batpos[3]_i_3/O
                         net (fo=1, routed)           0.000     4.510    batpos[3]_i_3_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.862 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.532     5.395    batpos_reg[3]_i_1_n_4
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.280ns (26.361%)  route 0.783ns (73.639%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.138     1.064    batpos[10]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.280ns (26.361%)  route 0.783ns (73.639%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.138     1.064    batpos[10]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.280ns (24.750%)  route 0.853ns (75.250%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.207     1.133    batpos[10]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.280ns (24.750%)  route 0.853ns (75.250%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.207     1.133    batpos[10]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.280ns (22.956%)  route 0.941ns (77.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.296     1.221    batpos[10]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.280ns (22.956%)  route 0.941ns (77.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.296     1.221    batpos[10]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.280ns (22.608%)  route 0.960ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.315     1.240    batpos[10]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.280ns (22.608%)  route 0.960ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.315     1.240    batpos[10]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.280ns (22.161%)  route 0.985ns (77.839%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.340     1.265    batpos[10]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    clk_in_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.970%)  route 0.996ns (78.030%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           0.645     0.881    btnr_IBUF
    SLICE_X9Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  batpos[10]_i_1/O
                         net (fo=12, routed)          0.351     1.276    batpos[10]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    clk_in_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  batpos_reg[5]_replica/C





