[14:02:47.457] <TB2>     INFO: *** Welcome to pxar ***
[14:02:47.457] <TB2>     INFO: *** Today: 2016/05/19
[14:02:47.464] <TB2>     INFO: *** Version: b2a7-dirty
[14:02:47.464] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:47.464] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:47.464] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:47.464] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:47.541] <TB2>     INFO:         clk: 4
[14:02:47.541] <TB2>     INFO:         ctr: 4
[14:02:47.541] <TB2>     INFO:         sda: 19
[14:02:47.541] <TB2>     INFO:         tin: 9
[14:02:47.541] <TB2>     INFO:         level: 15
[14:02:47.541] <TB2>     INFO:         triggerdelay: 0
[14:02:47.541] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:47.541] <TB2>     INFO: Log level: DEBUG
[14:02:47.552] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:02:47.559] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:02:47.562] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:02:47.565] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:49.121] <TB2>     INFO: DUT info: 
[14:02:49.121] <TB2>     INFO: The DUT currently contains the following objects:
[14:02:49.121] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:49.121] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:49.121] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:49.121] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:49.121] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:49.121] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.122] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:49.123] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x27d6f90
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x274b770
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdbb9d94010
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdbbffff510
[14:02:49.126] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7fdbb9d94010
[14:02:49.127] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[14:02:49.128] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[14:02:49.128] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[14:02:49.128] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:49.528] <TB2>     INFO: enter 'restricted' command line mode
[14:02:49.529] <TB2>     INFO: enter test to run
[14:02:49.529] <TB2>     INFO:   test: FPIXTest no parameter change
[14:02:49.529] <TB2>     INFO:   running: fpixtest
[14:02:49.529] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:49.531] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:49.532] <TB2>     INFO: ######################################################################
[14:02:49.532] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:02:49.532] <TB2>     INFO: ######################################################################
[14:02:49.535] <TB2>     INFO: ######################################################################
[14:02:49.535] <TB2>     INFO: PixTestPretest::doTest()
[14:02:49.535] <TB2>     INFO: ######################################################################
[14:02:49.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:49.538] <TB2>     INFO:    PixTestPretest::programROC() 
[14:02:49.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:07.554] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:03:07.554] <TB2>     INFO: IA differences per ROC:  17.7 18.5 19.3 17.7 18.5 20.1 17.7 17.7 17.7 17.7 20.9 19.3 18.5 18.5 20.1 18.5
[14:03:07.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:07.624] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:03:07.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:07.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[14:03:07.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[14:03:07.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[14:03:08.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 24.7188 mA
[14:03:08.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.1188 mA
[14:03:08.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.7188 mA
[14:03:08.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 23.9188 mA
[14:03:08.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[14:03:08.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[14:03:08.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[14:03:08.736] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[14:03:08.837] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[14:03:08.938] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[14:03:09.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[14:03:09.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[14:03:09.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[14:03:09.341] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[14:03:09.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[14:03:09.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[14:03:09.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[14:03:09.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 23.9188 mA
[14:03:09.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[14:03:09.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 23.9188 mA
[14:03:10.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[14:03:10.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 23.9188 mA
[14:03:10.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[14:03:10.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7188 mA
[14:03:10.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.9188 mA
[14:03:10.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.5188 mA
[14:03:10.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  70 Ia 23.9188 mA
[14:03:10.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[14:03:10.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[14:03:10.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[14:03:11.060] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[14:03:11.161] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[14:03:11.262] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[14:03:11.363] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.9188 mA
[14:03:11.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[14:03:11.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[14:03:11.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[14:03:11.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[14:03:11.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:03:11.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[14:03:11.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[14:03:11.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[14:03:11.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  75
[14:03:11.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[14:03:11.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  70
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[14:03:11.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[14:03:11.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[14:03:13.526] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[14:03:13.526] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  20.1  20.1  20.1  20.1  20.1  19.3  19.3  19.3  19.3  20.1  20.1  20.1
[14:03:13.559] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:13.559] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:13.559] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:13.695] <TB2>     INFO: Expecting 231680 events.
[14:03:21.795] <TB2>     INFO: 231680 events read in total (7383ms).
[14:03:21.948] <TB2>     INFO: Test took 8387ms.
[14:03:22.150] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 57
[14:03:22.154] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 57
[14:03:22.158] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 109 and Delta(CalDel) = 66
[14:03:22.162] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 69
[14:03:22.165] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:03:22.169] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 59 and Delta(CalDel) = 59
[14:03:22.172] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 63
[14:03:22.176] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:03:22.179] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:03:22.183] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 79 and Delta(CalDel) = 66
[14:03:22.186] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 87 and Delta(CalDel) = 46
[14:03:22.190] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 65
[14:03:22.196] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 107 and Delta(CalDel) = 62
[14:03:22.200] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 65
[14:03:22.204] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:03:22.207] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:03:22.251] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:22.287] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:22.287] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:22.287] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:22.426] <TB2>     INFO: Expecting 231680 events.
[14:03:30.661] <TB2>     INFO: 231680 events read in total (7520ms).
[14:03:30.666] <TB2>     INFO: Test took 8372ms.
[14:03:30.690] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[14:03:31.001] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 28.5
[14:03:31.004] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32.5
[14:03:31.008] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 178 +/- 33.5
[14:03:31.012] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[14:03:31.016] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 29
[14:03:31.020] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[14:03:31.024] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:03:31.028] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 30.5
[14:03:31.031] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 174 +/- 33
[14:03:31.035] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 96 +/- 23
[14:03:31.039] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 165 +/- 32.5
[14:03:31.043] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[14:03:31.047] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 33.5
[14:03:31.051] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[14:03:31.055] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[14:03:31.091] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:31.091] <TB2>     INFO: CalDel:      133   114   164   178   148   151   153   135   151   174    96   165   145   158   147   157
[14:03:31.091] <TB2>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:03:31.095] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:31.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:31.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:31.097] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:31.097] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:31.098] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:03:31.098] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:31.183] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:31.183] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:31.183] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:31.183] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:31.186] <TB2>     INFO: ######################################################################
[14:03:31.186] <TB2>     INFO: PixTestTiming::doTest()
[14:03:31.186] <TB2>     INFO: ######################################################################
[14:03:31.187] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:31.187] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:31.187] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:31.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:36.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:38.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:40.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:42.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:44.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:47.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:49.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:51.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:58.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:04:01.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:04:03.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:04:05.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:04:08.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:04:10.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:04:12.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:04:14.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:35.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:37.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:38.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:40.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:41.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:43.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:44.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:46.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:50.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:51.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:53.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:54.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:56.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:58.011] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:59.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:05:01.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:05:07.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:05:08.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:05:10.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:05:11.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:05:13.170] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:05:14.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:05:16.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:05:17.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:05:32.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:05:34.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:05:36.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:05:39.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:05:42.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:05:44.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:05:47.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:05:49.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:06:03.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:06:05.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:06:07.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:06:10.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:06:12.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:06:15.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:06:17.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:06:18.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:06:21.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:06:23.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:06:25.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:06:28.235] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:06:30.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:06:32.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:06:35.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:06:37.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:43.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:45.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:47.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:50.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:52.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:54.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:56.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:59.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:07:06.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:07:08.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:07:10.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:07:13.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:07:15.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:07:17.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:07:19.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:07:22.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:07:29.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:07:31.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:07:32.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:07:34.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:35.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:37.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:38.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:40.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:50.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:07:52.398] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:07:53.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:07:55.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:07:56.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:07:58.474] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:07:59.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:08:01.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:08:12.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:08:13.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:08:15.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:08:16.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:08:18.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:08:19.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:08:21.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:08:22.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:08:33.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:08:35.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:08:37.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:08:39.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:08:42.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:08:44.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:08:46.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:08:49.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:08:59.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:01.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:03.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:05.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:08.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:10.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:12.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:14.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:09:24.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:09:26.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:09:29.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:09:31.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:09:33.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:09:35.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:09:38.107] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:09:40.765] <TB2>     INFO: TBM Phase Settings: 20
[14:09:40.765] <TB2>     INFO: 400MHz Phase: 5
[14:09:40.765] <TB2>     INFO: 160MHz Phase: 0
[14:09:40.765] <TB2>     INFO: Functional Phase Area: 3
[14:09:40.768] <TB2>     INFO: Test took 369582 ms.
[14:09:40.768] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:09:40.768] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:40.768] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:09:40.768] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:40.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:09:41.909] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:09:43.806] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:09:45.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:09:47.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:09:49.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:09:51.389] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:09:53.285] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:09:55.181] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:09:56.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:09:58.220] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:09:59.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:10:01.261] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:10:02.782] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:10:04.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:10:05.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:10:07.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:10:08.864] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:10:10.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:10:12.657] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:10:14.930] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:10:17.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:10:19.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:10:21.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:10:23.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:10:24.790] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:10:26.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:10:28.586] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:10:30.861] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:10:33.136] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:10:35.409] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:10:37.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:10:39.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:10:40.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:10:42.243] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:10:44.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:10:46.791] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:10:49.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:10:51.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:10:53.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:10:55.131] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:10:56.650] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:10:58.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:11:00.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:11:02.716] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:11:04.989] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:11:07.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:11:09.536] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:11:11.057] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:11:12.576] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:11:14.097] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:11:16.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:11:18.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:11:20.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:11:23.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:11:25.463] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:11:26.983] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:11:28.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:11:30.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:11:31.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:11:33.063] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:11:34.584] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:11:36.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:11:37.625] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:11:39.527] <TB2>     INFO: ROC Delay Settings: 228
[14:11:39.527] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:11:39.527] <TB2>     INFO: ROC Port 0 Delay: 4
[14:11:39.527] <TB2>     INFO: ROC Port 1 Delay: 4
[14:11:39.527] <TB2>     INFO: Functional ROC Area: 5
[14:11:39.530] <TB2>     INFO: Test took 118762 ms.
[14:11:39.530] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:11:39.530] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:39.530] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:11:39.530] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:40.669] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 
[14:11:40.669] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 a102 8000 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 
[14:11:40.669] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 a103 8040 402b 402b 402b 402b 402b 402b 402b 402b e022 c000 
[14:11:40.669] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:11:54.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:54.758] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:12:08.746] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:08.746] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:12:22.762] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:22.762] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:12:36.823] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:36.824] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:12:50.941] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:50.941] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:13:05.030] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:05.030] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:13:19.006] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:19.006] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:13:33.175] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:33.176] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:13:47.317] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:47.317] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:14:01.301] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:01.679] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:01.691] <TB2>     INFO: Decoding statistics:
[14:14:01.691] <TB2>     INFO:   General information:
[14:14:01.691] <TB2>     INFO: 	 16bit words read:         240000000
[14:14:01.691] <TB2>     INFO: 	 valid events total:       20000000
[14:14:01.691] <TB2>     INFO: 	 empty events:             20000000
[14:14:01.691] <TB2>     INFO: 	 valid events with pixels: 0
[14:14:01.691] <TB2>     INFO: 	 valid pixel hits:         0
[14:14:01.692] <TB2>     INFO:   Event errors: 	           0
[14:14:01.692] <TB2>     INFO: 	 start marker:             0
[14:14:01.692] <TB2>     INFO: 	 stop marker:              0
[14:14:01.692] <TB2>     INFO: 	 overflow:                 0
[14:14:01.692] <TB2>     INFO: 	 invalid 5bit words:       0
[14:14:01.692] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:14:01.692] <TB2>     INFO:   TBM errors: 		           0
[14:14:01.692] <TB2>     INFO: 	 flawed TBM headers:       0
[14:14:01.692] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:14:01.692] <TB2>     INFO: 	 event ID mismatches:      0
[14:14:01.692] <TB2>     INFO:   ROC errors: 		           0
[14:14:01.692] <TB2>     INFO: 	 missing ROC header(s):    0
[14:14:01.692] <TB2>     INFO: 	 misplaced readback start: 0
[14:14:01.692] <TB2>     INFO:   Pixel decoding errors:	   0
[14:14:01.692] <TB2>     INFO: 	 pixel data incomplete:    0
[14:14:01.692] <TB2>     INFO: 	 pixel address:            0
[14:14:01.692] <TB2>     INFO: 	 pulse height fill bit:    0
[14:14:01.692] <TB2>     INFO: 	 buffer corruption:        0
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO:    Read back bit status: 1
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO:    Timings are good!
[14:14:01.692] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:01.692] <TB2>     INFO: Test took 142162 ms.
[14:14:01.692] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:14:01.692] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:14:01.692] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:14:01.692] <TB2>     INFO: PixTestTiming::doTest took 630509 ms.
[14:14:01.692] <TB2>     INFO: PixTestTiming::doTest() done
[14:14:01.692] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:14:01.692] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:14:01.693] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:14:01.693] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:14:01.693] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:14:01.693] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:14:01.693] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:14:02.046] <TB2>     INFO: ######################################################################
[14:14:02.047] <TB2>     INFO: PixTestAlive::doTest()
[14:14:02.047] <TB2>     INFO: ######################################################################
[14:14:02.050] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:02.051] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:02.051] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:02.052] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:02.405] <TB2>     INFO: Expecting 41600 events.
[14:14:06.465] <TB2>     INFO: 41600 events read in total (3345ms).
[14:14:06.466] <TB2>     INFO: Test took 4414ms.
[14:14:06.474] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:06.474] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:14:06.474] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:14:06.848] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:14:06.849] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    2    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:06.849] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0   11    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:06.852] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:06.852] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:06.852] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:06.854] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:07.197] <TB2>     INFO: Expecting 41600 events.
[14:14:10.173] <TB2>     INFO: 41600 events read in total (2261ms).
[14:14:10.173] <TB2>     INFO: Test took 3319ms.
[14:14:10.173] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:10.173] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:14:10.173] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:14:10.174] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:14:10.580] <TB2>     INFO: PixTestAlive::maskTest() done
[14:14:10.580] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:10.583] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:10.583] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:10.583] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:10.584] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:10.933] <TB2>     INFO: Expecting 41600 events.
[14:14:15.010] <TB2>     INFO: 41600 events read in total (3362ms).
[14:14:15.010] <TB2>     INFO: Test took 4426ms.
[14:14:15.018] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:15.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:14:15.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:14:15.395] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:14:15.395] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:15.395] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:14:15.395] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:14:15.403] <TB2>     INFO: ######################################################################
[14:14:15.403] <TB2>     INFO: PixTestTrim::doTest()
[14:14:15.403] <TB2>     INFO: ######################################################################
[14:14:15.406] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:15.406] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:14:15.406] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:15.483] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:14:15.483] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:15.508] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:15.508] <TB2>     INFO:     run 1 of 1
[14:14:15.508] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:15.851] <TB2>     INFO: Expecting 5025280 events.
[14:15:01.255] <TB2>     INFO: 1399752 events read in total (44689ms).
[14:15:45.392] <TB2>     INFO: 2782288 events read in total (88826ms).
[14:16:29.020] <TB2>     INFO: 4175904 events read in total (132454ms).
[14:16:55.833] <TB2>     INFO: 5025280 events read in total (159267ms).
[14:16:55.875] <TB2>     INFO: Test took 160367ms.
[14:16:55.941] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:56.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:57.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:58.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:00.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:01.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:03.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:04.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:05.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:07.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:08.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:09.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:11.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:12.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:14.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:15.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:16.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:18.158] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296906752
[14:17:18.162] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3412 minThrLimit = 95.3383 minThrNLimit = 119.863 -> result = 95.3412 -> 95
[14:17:18.163] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.312 minThrLimit = 102.291 minThrNLimit = 127.308 -> result = 102.312 -> 102
[14:17:18.163] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.752 minThrLimit = 105.716 minThrNLimit = 129.516 -> result = 105.752 -> 105
[14:17:18.163] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8563 minThrLimit = 91.8246 minThrNLimit = 114.741 -> result = 91.8563 -> 91
[14:17:18.164] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0382 minThrLimit = 84.9529 minThrNLimit = 110.439 -> result = 85.0382 -> 85
[14:17:18.164] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 73.3296 minThrLimit = 73.328 minThrNLimit = 91.5675 -> result = 73.3296 -> 73
[14:17:18.165] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1649 minThrLimit = 90.1111 minThrNLimit = 112.37 -> result = 90.1649 -> 90
[14:17:18.165] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.381 minThrLimit = 100.377 minThrNLimit = 126.923 -> result = 100.381 -> 100
[14:17:18.166] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4959 minThrLimit = 92.4697 minThrNLimit = 116.215 -> result = 92.4959 -> 92
[14:17:18.166] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1564 minThrLimit = 91.1525 minThrNLimit = 108.684 -> result = 91.1564 -> 91
[14:17:18.166] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.3658 minThrLimit = 74.3506 minThrNLimit = 107.717 -> result = 74.3658 -> 74
[14:17:18.167] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6576 minThrLimit = 86.5695 minThrNLimit = 110.108 -> result = 86.6576 -> 86
[14:17:18.167] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2334 minThrLimit = 98.2209 minThrNLimit = 120.692 -> result = 98.2334 -> 98
[14:17:18.168] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.855 minThrLimit = 100.843 minThrNLimit = 121.892 -> result = 100.855 -> 100
[14:17:18.168] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1703 minThrLimit = 96.1675 minThrNLimit = 120.283 -> result = 96.1703 -> 96
[14:17:18.168] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5011 minThrLimit = 90.4741 minThrNLimit = 112.707 -> result = 90.5011 -> 90
[14:17:18.168] <TB2>     INFO: ROC 0 VthrComp = 95
[14:17:18.169] <TB2>     INFO: ROC 1 VthrComp = 102
[14:17:18.169] <TB2>     INFO: ROC 2 VthrComp = 105
[14:17:18.169] <TB2>     INFO: ROC 3 VthrComp = 91
[14:17:18.169] <TB2>     INFO: ROC 4 VthrComp = 85
[14:17:18.169] <TB2>     INFO: ROC 5 VthrComp = 73
[14:17:18.169] <TB2>     INFO: ROC 6 VthrComp = 90
[14:17:18.169] <TB2>     INFO: ROC 7 VthrComp = 100
[14:17:18.169] <TB2>     INFO: ROC 8 VthrComp = 92
[14:17:18.170] <TB2>     INFO: ROC 9 VthrComp = 91
[14:17:18.170] <TB2>     INFO: ROC 10 VthrComp = 74
[14:17:18.170] <TB2>     INFO: ROC 11 VthrComp = 86
[14:17:18.170] <TB2>     INFO: ROC 12 VthrComp = 98
[14:17:18.170] <TB2>     INFO: ROC 13 VthrComp = 100
[14:17:18.170] <TB2>     INFO: ROC 14 VthrComp = 96
[14:17:18.170] <TB2>     INFO: ROC 15 VthrComp = 90
[14:17:18.170] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:17:18.170] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:18.189] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:18.189] <TB2>     INFO:     run 1 of 1
[14:17:18.189] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:18.531] <TB2>     INFO: Expecting 5025280 events.
[14:17:55.284] <TB2>     INFO: 887008 events read in total (36038ms).
[14:18:30.872] <TB2>     INFO: 1770912 events read in total (71626ms).
[14:19:06.538] <TB2>     INFO: 2654344 events read in total (107292ms).
[14:19:44.061] <TB2>     INFO: 3529240 events read in total (144815ms).
[14:20:18.797] <TB2>     INFO: 4401232 events read in total (179551ms).
[14:20:44.089] <TB2>     INFO: 5025280 events read in total (204843ms).
[14:20:44.168] <TB2>     INFO: Test took 205978ms.
[14:20:44.354] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:44.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:46.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:48.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:49.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:51.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:53.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:54.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:56.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:58.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:59.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:01.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:03.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:04.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:06.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:08.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:09.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:11.704] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307748864
[14:21:11.707] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.7219 for pixel 0/21 mean/min/max = 45.714/32.5479/58.88
[14:21:11.707] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.2849 for pixel 22/68 mean/min/max = 45.8481/31.4085/60.2878
[14:21:11.708] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 67.6592 for pixel 9/3 mean/min/max = 50.9312/33.9494/67.9131
[14:21:11.708] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 65.9717 for pixel 15/3 mean/min/max = 48.237/30.4062/66.0678
[14:21:11.708] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.5714 for pixel 25/79 mean/min/max = 42.7119/31.6846/53.7392
[14:21:11.709] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.8479 for pixel 17/4 mean/min/max = 45.9817/35.0355/56.9278
[14:21:11.709] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.7917 for pixel 4/79 mean/min/max = 45.7356/32.6104/58.8608
[14:21:11.709] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.7563 for pixel 3/1 mean/min/max = 43.5687/32.0127/55.1246
[14:21:11.710] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.9626 for pixel 3/48 mean/min/max = 45.625/33.2324/58.0175
[14:21:11.710] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.1525 for pixel 5/75 mean/min/max = 46.2844/33.3664/59.2024
[14:21:11.710] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.8035 for pixel 6/13 mean/min/max = 44.4675/34.9263/54.0087
[14:21:11.711] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8648 for pixel 0/15 mean/min/max = 44.2362/32.5441/55.9282
[14:21:11.711] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1914 for pixel 14/2 mean/min/max = 44.3866/31.5617/57.2114
[14:21:11.711] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.2544 for pixel 47/14 mean/min/max = 45.9253/32.5883/59.2624
[14:21:11.712] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0897 for pixel 24/79 mean/min/max = 44.6245/31.7561/57.4929
[14:21:11.712] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.2377 for pixel 24/4 mean/min/max = 45.7771/33.6196/57.9346
[14:21:11.712] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:11.847] <TB2>     INFO: Expecting 411648 events.
[14:21:19.677] <TB2>     INFO: 411648 events read in total (7114ms).
[14:21:19.683] <TB2>     INFO: Expecting 411648 events.
[14:21:27.372] <TB2>     INFO: 411648 events read in total (7019ms).
[14:21:27.381] <TB2>     INFO: Expecting 411648 events.
[14:21:35.074] <TB2>     INFO: 411648 events read in total (7031ms).
[14:21:35.087] <TB2>     INFO: Expecting 411648 events.
[14:21:42.775] <TB2>     INFO: 411648 events read in total (7029ms).
[14:21:42.789] <TB2>     INFO: Expecting 411648 events.
[14:21:50.495] <TB2>     INFO: 411648 events read in total (7049ms).
[14:21:50.512] <TB2>     INFO: Expecting 411648 events.
[14:21:58.251] <TB2>     INFO: 411648 events read in total (7087ms).
[14:21:58.270] <TB2>     INFO: Expecting 411648 events.
[14:22:05.918] <TB2>     INFO: 411648 events read in total (6990ms).
[14:22:05.942] <TB2>     INFO: Expecting 411648 events.
[14:22:13.516] <TB2>     INFO: 411648 events read in total (6922ms).
[14:22:13.540] <TB2>     INFO: Expecting 411648 events.
[14:22:21.302] <TB2>     INFO: 411648 events read in total (7111ms).
[14:22:21.328] <TB2>     INFO: Expecting 411648 events.
[14:22:29.113] <TB2>     INFO: 411648 events read in total (7138ms).
[14:22:29.141] <TB2>     INFO: Expecting 411648 events.
[14:22:36.981] <TB2>     INFO: 411648 events read in total (7192ms).
[14:22:37.015] <TB2>     INFO: Expecting 411648 events.
[14:22:44.606] <TB2>     INFO: 411648 events read in total (6958ms).
[14:22:44.641] <TB2>     INFO: Expecting 411648 events.
[14:22:52.304] <TB2>     INFO: 411648 events read in total (7022ms).
[14:22:52.340] <TB2>     INFO: Expecting 411648 events.
[14:22:59.952] <TB2>     INFO: 411648 events read in total (6974ms).
[14:22:59.992] <TB2>     INFO: Expecting 411648 events.
[14:23:07.596] <TB2>     INFO: 411648 events read in total (6968ms).
[14:23:07.635] <TB2>     INFO: Expecting 411648 events.
[14:23:15.299] <TB2>     INFO: 411648 events read in total (7027ms).
[14:23:15.345] <TB2>     INFO: Test took 123633ms.
[14:23:15.842] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0875 < 35 for itrim = 109; old thr = 33.8947 ... break
[14:23:15.881] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4432 < 35 for itrim = 115; old thr = 34.4578 ... break
[14:23:15.912] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5008 < 35 for itrim+1 = 130; old thr = 34.5577 ... break
[14:23:15.947] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0609 < 35 for itrim = 130; old thr = 34.1435 ... break
[14:23:15.992] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.924 < 35 for itrim+1 = 99; old thr = 34.7104 ... break
[14:23:16.023] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3773 < 35 for itrim = 82; old thr = 34.1418 ... break
[14:23:16.055] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.429 < 35 for itrim+1 = 108; old thr = 34.8736 ... break
[14:23:16.094] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5899 < 35 for itrim+1 = 95; old thr = 34.7191 ... break
[14:23:16.129] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2228 < 35 for itrim+1 = 108; old thr = 34.9632 ... break
[14:23:16.157] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3167 < 35 for itrim = 108; old thr = 34.4561 ... break
[14:23:16.214] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2794 < 35 for itrim = 100; old thr = 33.9727 ... break
[14:23:16.248] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2699 < 35 for itrim+1 = 104; old thr = 34.9301 ... break
[14:23:16.281] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2086 < 35 for itrim = 94; old thr = 34.2391 ... break
[14:23:16.315] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1286 < 35 for itrim = 97; old thr = 34.0953 ... break
[14:23:16.351] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4251 < 35 for itrim = 102; old thr = 34.3794 ... break
[14:23:16.389] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.685 < 35 for itrim = 94; old thr = 34.2088 ... break
[14:23:16.467] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:23:16.478] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:16.478] <TB2>     INFO:     run 1 of 1
[14:23:16.478] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:16.821] <TB2>     INFO: Expecting 5025280 events.
[14:23:52.543] <TB2>     INFO: 871456 events read in total (35007ms).
[14:24:27.657] <TB2>     INFO: 1740352 events read in total (70121ms).
[14:25:02.831] <TB2>     INFO: 2608712 events read in total (105295ms).
[14:25:42.681] <TB2>     INFO: 3466688 events read in total (145145ms).
[14:26:18.664] <TB2>     INFO: 4320440 events read in total (181128ms).
[14:26:49.403] <TB2>     INFO: 5025280 events read in total (211867ms).
[14:26:49.497] <TB2>     INFO: Test took 213019ms.
[14:26:49.687] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:50.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:51.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:53.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:54.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:56.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:58.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:59.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:01.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:02.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:04.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:05.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:07.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:08.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:10.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:12.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:13.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:15.331] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276623360
[14:27:15.333] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.397859 .. 84.800846
[14:27:15.410] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 94 (-1/-1) hits flags = 528 (plus default)
[14:27:15.421] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:15.421] <TB2>     INFO:     run 1 of 1
[14:27:15.421] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:15.773] <TB2>     INFO: Expecting 2862080 events.
[14:27:54.268] <TB2>     INFO: 933448 events read in total (37781ms).
[14:28:33.169] <TB2>     INFO: 1864832 events read in total (76683ms).
[14:29:10.594] <TB2>     INFO: 2787776 events read in total (114107ms).
[14:29:13.902] <TB2>     INFO: 2862080 events read in total (117415ms).
[14:29:13.951] <TB2>     INFO: Test took 118530ms.
[14:29:14.048] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:14.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:15.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:16.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:18.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:19.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:20.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:22.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:23.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:24.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:26.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:27.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:28.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:30.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:31.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:33.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:35.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:36.428] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288985088
[14:29:36.574] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.124145 .. 57.773556
[14:29:36.650] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:29:36.661] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:36.661] <TB2>     INFO:     run 1 of 1
[14:29:36.661] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:37.014] <TB2>     INFO: Expecting 2063360 events.
[14:30:16.618] <TB2>     INFO: 1051504 events read in total (38879ms).
[14:30:54.844] <TB2>     INFO: 2063360 events read in total (77105ms).
[14:30:54.867] <TB2>     INFO: Test took 78206ms.
[14:30:54.930] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:55.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:56.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:57.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:58.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:59.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:00.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:01.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:03.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:04.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:05.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:06.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:07.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:08.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:09.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:10.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:11.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:12.978] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248320000
[14:31:13.060] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.231253 .. 51.124173
[14:31:13.137] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:31:13.148] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:13.148] <TB2>     INFO:     run 1 of 1
[14:31:13.148] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:13.507] <TB2>     INFO: Expecting 1730560 events.
[14:31:53.328] <TB2>     INFO: 1064288 events read in total (39107ms).
[14:32:18.304] <TB2>     INFO: 1730560 events read in total (64083ms).
[14:32:18.323] <TB2>     INFO: Test took 65175ms.
[14:32:18.375] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:18.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:19.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:20.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:21.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:22.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:23.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:24.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:26.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:27.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:28.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:29.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:30.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:31.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:32.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:33.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:34.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:35.506] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248320000
[14:32:35.587] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.023275 .. 51.124173
[14:32:35.661] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:32:35.672] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:35.672] <TB2>     INFO:     run 1 of 1
[14:32:35.672] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:36.016] <TB2>     INFO: Expecting 1664000 events.
[14:33:14.815] <TB2>     INFO: 1049240 events read in total (38084ms).
[14:33:37.754] <TB2>     INFO: 1664000 events read in total (61023ms).
[14:33:37.788] <TB2>     INFO: Test took 62117ms.
[14:33:37.845] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:37.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:38.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:39.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:41.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:42.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:43.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:44.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:45.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:46.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:47.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:48.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:49.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:50.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:51.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:52.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:53.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:54.396] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248320000
[14:33:54.481] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:33:54.483] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:33:54.493] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:54.493] <TB2>     INFO:     run 1 of 1
[14:33:54.493] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:54.839] <TB2>     INFO: Expecting 1364480 events.
[14:34:34.973] <TB2>     INFO: 1075864 events read in total (39419ms).
[14:34:45.783] <TB2>     INFO: 1364480 events read in total (50229ms).
[14:34:45.797] <TB2>     INFO: Test took 51304ms.
[14:34:45.831] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:45.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:46.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:47.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:48.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:49.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:50.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:51.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:52.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:53.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:54.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:55.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:56.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:57.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:58.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:59.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:00.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:01.561] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257241088
[14:35:01.599] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:01.599] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:01.600] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:01.601] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:01.601] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:01.601] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:01.601] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:35:01.608] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:35:01.615] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:35:01.622] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:35:01.629] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:35:01.636] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:35:01.643] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:35:01.651] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:35:01.658] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:35:01.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:35:01.672] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:35:01.679] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:35:01.686] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:35:01.693] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:35:01.700] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:35:01.707] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:35:01.714] <TB2>     INFO: PixTestTrim::trimTest() done
[14:35:01.714] <TB2>     INFO: vtrim:     109 115 130 130  99  82 108  95 108 108 100 104  94  97 102  94 
[14:35:01.714] <TB2>     INFO: vthrcomp:   95 102 105  91  85  73  90 100  92  91  74  86  98 100  96  90 
[14:35:01.714] <TB2>     INFO: vcal mean:  34.98  34.97  35.06  35.02  35.00  35.03  35.00  34.99  35.02  34.99  35.10  34.97  34.97  34.98  34.97  35.03 
[14:35:01.714] <TB2>     INFO: vcal RMS:    0.83   0.87   1.01   0.91   0.76   0.80   0.79   0.78   0.80   0.86   0.69   0.79   0.82   0.82   0.81   0.81 
[14:35:01.714] <TB2>     INFO: bits mean:   9.18   9.88   8.82   9.35  10.45   9.54   9.24  10.09   9.50   9.53   9.84   9.36   9.78   9.05   9.63   9.14 
[14:35:01.714] <TB2>     INFO: bits RMS:    2.83   2.66   2.37   2.52   2.45   2.30   2.72   2.57   2.54   2.50   2.19   2.80   2.72   2.79   2.79   2.66 
[14:35:01.727] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:01.727] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:35:01.727] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:01.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:35:01.731] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:35:01.743] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:01.743] <TB2>     INFO:     run 1 of 1
[14:35:01.743] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:02.085] <TB2>     INFO: Expecting 4160000 events.
[14:35:47.749] <TB2>     INFO: 1129250 events read in total (44948ms).
[14:36:34.170] <TB2>     INFO: 2245910 events read in total (91369ms).
[14:37:19.551] <TB2>     INFO: 3352825 events read in total (136750ms).
[14:37:52.637] <TB2>     INFO: 4160000 events read in total (169836ms).
[14:37:52.710] <TB2>     INFO: Test took 170967ms.
[14:37:52.838] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:53.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:55.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:56.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:58.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:00.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:02.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:04.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:06.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:08.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:10.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:11.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:13.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:15.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:17.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:19.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:21.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:23.261] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284549120
[14:38:23.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:38:23.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:38:23.339] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[14:38:23.351] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:23.351] <TB2>     INFO:     run 1 of 1
[14:38:23.351] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:23.703] <TB2>     INFO: Expecting 3660800 events.
[14:39:10.374] <TB2>     INFO: 1154180 events read in total (45957ms).
[14:39:56.874] <TB2>     INFO: 2293130 events read in total (92457ms).
[14:40:43.291] <TB2>     INFO: 3423250 events read in total (138875ms).
[14:40:53.392] <TB2>     INFO: 3660800 events read in total (148975ms).
[14:40:53.456] <TB2>     INFO: Test took 150105ms.
[14:40:53.570] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:53.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:55.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:57.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:59.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:00.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:02.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:04.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:06.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:08.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:09.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:11.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:13.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:15.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:16.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:18.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:20.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:22.141] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354492416
[14:41:22.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:41:22.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:41:22.215] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:41:22.225] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:22.225] <TB2>     INFO:     run 1 of 1
[14:41:22.225] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:22.568] <TB2>     INFO: Expecting 3411200 events.
[14:42:13.658] <TB2>     INFO: 1199620 events read in total (50375ms).
[14:43:01.173] <TB2>     INFO: 2378125 events read in total (97890ms).
[14:43:43.114] <TB2>     INFO: 3411200 events read in total (139832ms).
[14:43:43.171] <TB2>     INFO: Test took 140946ms.
[14:43:43.267] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:43.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:45.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:46.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:48.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:50.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:52.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:53.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:55.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:57.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:58.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:00.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:02.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:03.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:05.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:07.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:08.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:10.554] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248332288
[14:44:10.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:44:10.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:44:10.630] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:44:10.641] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:10.641] <TB2>     INFO:     run 1 of 1
[14:44:10.641] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:10.989] <TB2>     INFO: Expecting 3411200 events.
[14:45:01.507] <TB2>     INFO: 1198825 events read in total (49803ms).
[14:45:48.760] <TB2>     INFO: 2376825 events read in total (97056ms).
[14:46:29.695] <TB2>     INFO: 3411200 events read in total (137991ms).
[14:46:29.748] <TB2>     INFO: Test took 139107ms.
[14:46:29.846] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:30.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:31.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:33.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:35.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:36.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:38.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:40.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:42.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:43.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:45.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:47.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:48.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:50.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:52.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:53.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:55.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:57.121] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248332288
[14:46:57.122] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:46:57.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:46:57.197] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:46:57.207] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:57.207] <TB2>     INFO:     run 1 of 1
[14:46:57.207] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:57.550] <TB2>     INFO: Expecting 3411200 events.
[14:47:48.550] <TB2>     INFO: 1197880 events read in total (50285ms).
[14:48:36.008] <TB2>     INFO: 2375345 events read in total (97743ms).
[14:49:17.886] <TB2>     INFO: 3411200 events read in total (139622ms).
[14:49:17.951] <TB2>     INFO: Test took 140745ms.
[14:49:18.054] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:18.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:20.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:21.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:23.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:24.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:26.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:28.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:30.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:31.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:33.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:35.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:37.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:38.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:40.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:42.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:44.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:45.941] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251527168
[14:49:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.3255, thr difference RMS: 1.6952
[14:49:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.1017, thr difference RMS: 1.68631
[14:49:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.3052, thr difference RMS: 1.32361
[14:49:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.08524, thr difference RMS: 1.7497
[14:49:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.82356, thr difference RMS: 1.15355
[14:49:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.5642, thr difference RMS: 1.30701
[14:49:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60158, thr difference RMS: 1.50976
[14:49:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.35684, thr difference RMS: 1.52134
[14:49:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.80035, thr difference RMS: 1.52873
[14:49:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.82199, thr difference RMS: 1.60998
[14:49:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 6.78096, thr difference RMS: 1.36801
[14:49:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.99015, thr difference RMS: 1.12215
[14:49:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.37849, thr difference RMS: 1.5759
[14:49:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.7267, thr difference RMS: 1.59815
[14:49:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.50217, thr difference RMS: 1.60981
[14:49:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.18115, thr difference RMS: 1.58841
[14:49:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.31143, thr difference RMS: 1.66723
[14:49:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.90821, thr difference RMS: 1.6358
[14:49:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.3596, thr difference RMS: 1.32903
[14:49:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.0224, thr difference RMS: 1.74273
[14:49:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.77756, thr difference RMS: 2.61305
[14:49:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5771, thr difference RMS: 1.30869
[14:49:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.46633, thr difference RMS: 1.51004
[14:49:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.32604, thr difference RMS: 1.5106
[14:49:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.82964, thr difference RMS: 1.52766
[14:49:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.71514, thr difference RMS: 1.56219
[14:49:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 6.82502, thr difference RMS: 1.36001
[14:49:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.94661, thr difference RMS: 1.12926
[14:49:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.42955, thr difference RMS: 1.56384
[14:49:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.776, thr difference RMS: 1.58552
[14:49:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.48436, thr difference RMS: 1.58335
[14:49:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.18043, thr difference RMS: 1.57011
[14:49:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.36336, thr difference RMS: 1.68366
[14:49:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.96896, thr difference RMS: 1.67934
[14:49:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.4758, thr difference RMS: 1.31927
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.08312, thr difference RMS: 1.76343
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.79628, thr difference RMS: 2.60443
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.8599, thr difference RMS: 1.29133
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50415, thr difference RMS: 1.46507
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.43684, thr difference RMS: 1.53754
[14:49:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.92535, thr difference RMS: 1.50001
[14:49:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.68543, thr difference RMS: 1.56072
[14:49:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 6.9434, thr difference RMS: 1.3425
[14:49:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.85776, thr difference RMS: 1.10934
[14:49:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.62911, thr difference RMS: 1.56
[14:49:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.935, thr difference RMS: 1.61879
[14:49:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.52058, thr difference RMS: 1.55951
[14:49:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.32296, thr difference RMS: 1.53976
[14:49:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.4557, thr difference RMS: 1.70945
[14:49:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.2088, thr difference RMS: 1.69473
[14:49:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.4756, thr difference RMS: 1.32662
[14:49:45.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.07658, thr difference RMS: 1.77375
[14:49:45.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.76127, thr difference RMS: 1.13179
[14:49:45.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.214, thr difference RMS: 1.26538
[14:49:45.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.61296, thr difference RMS: 1.46541
[14:49:45.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.55033, thr difference RMS: 1.51554
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.00188, thr difference RMS: 1.48046
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.65102, thr difference RMS: 1.58852
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.3117, thr difference RMS: 1.3662
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.87164, thr difference RMS: 1.1141
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.74119, thr difference RMS: 1.56444
[14:49:45.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.0746, thr difference RMS: 1.61706
[14:49:45.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.63587, thr difference RMS: 1.56924
[14:49:45.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.37892, thr difference RMS: 1.54435
[14:49:46.065] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:49:46.069] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2130 seconds
[14:49:46.069] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:49:46.781] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:49:46.782] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:49:46.786] <TB2>     INFO: ######################################################################
[14:49:46.786] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:49:46.786] <TB2>     INFO: ######################################################################
[14:49:46.786] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:46.786] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:49:46.786] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:46.786] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:49:46.798] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:49:46.798] <TB2>     INFO:     run 1 of 1
[14:49:46.798] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:47.142] <TB2>     INFO: Expecting 59072000 events.
[14:50:16.606] <TB2>     INFO: 1072800 events read in total (28749ms).
[14:50:45.235] <TB2>     INFO: 2141400 events read in total (57378ms).
[14:51:14.002] <TB2>     INFO: 3211000 events read in total (86145ms).
[14:51:42.650] <TB2>     INFO: 4283200 events read in total (114793ms).
[14:52:11.198] <TB2>     INFO: 5351400 events read in total (143341ms).
[14:52:39.750] <TB2>     INFO: 6421000 events read in total (171893ms).
[14:53:08.375] <TB2>     INFO: 7491800 events read in total (200519ms).
[14:53:36.971] <TB2>     INFO: 8560400 events read in total (229114ms).
[14:54:05.600] <TB2>     INFO: 9630400 events read in total (257743ms).
[14:54:34.209] <TB2>     INFO: 10701400 events read in total (286352ms).
[14:55:02.782] <TB2>     INFO: 11770000 events read in total (314925ms).
[14:55:31.447] <TB2>     INFO: 12841000 events read in total (343590ms).
[14:55:59.989] <TB2>     INFO: 13911000 events read in total (372132ms).
[14:56:28.649] <TB2>     INFO: 14979200 events read in total (400792ms).
[14:56:57.221] <TB2>     INFO: 16049000 events read in total (429364ms).
[14:57:25.834] <TB2>     INFO: 17119800 events read in total (457977ms).
[14:57:54.363] <TB2>     INFO: 18188200 events read in total (486506ms).
[14:58:22.923] <TB2>     INFO: 19257600 events read in total (515066ms).
[14:58:51.582] <TB2>     INFO: 20329000 events read in total (543725ms).
[14:59:20.084] <TB2>     INFO: 21397600 events read in total (572227ms).
[14:59:48.707] <TB2>     INFO: 22468400 events read in total (600850ms).
[15:00:17.345] <TB2>     INFO: 23539200 events read in total (629488ms).
[15:00:45.879] <TB2>     INFO: 24608000 events read in total (658022ms).
[15:01:14.476] <TB2>     INFO: 25679600 events read in total (686619ms).
[15:01:43.135] <TB2>     INFO: 26748600 events read in total (715278ms).
[15:02:11.692] <TB2>     INFO: 27817000 events read in total (743835ms).
[15:02:40.403] <TB2>     INFO: 28889800 events read in total (772546ms).
[15:03:09.088] <TB2>     INFO: 29958600 events read in total (801231ms).
[15:03:37.573] <TB2>     INFO: 31026800 events read in total (829716ms).
[15:04:06.245] <TB2>     INFO: 32098800 events read in total (858388ms).
[15:04:34.852] <TB2>     INFO: 33167600 events read in total (886995ms).
[15:05:03.500] <TB2>     INFO: 34236600 events read in total (915643ms).
[15:05:32.197] <TB2>     INFO: 35309800 events read in total (944340ms).
[15:06:00.777] <TB2>     INFO: 36378200 events read in total (972920ms).
[15:06:29.425] <TB2>     INFO: 37447400 events read in total (1001568ms).
[15:06:58.048] <TB2>     INFO: 38518800 events read in total (1030191ms).
[15:07:26.491] <TB2>     INFO: 39587400 events read in total (1058634ms).
[15:07:55.093] <TB2>     INFO: 40657400 events read in total (1087236ms).
[15:08:23.701] <TB2>     INFO: 41728600 events read in total (1115844ms).
[15:08:52.333] <TB2>     INFO: 42796800 events read in total (1144476ms).
[15:09:20.886] <TB2>     INFO: 43867000 events read in total (1173029ms).
[15:09:49.437] <TB2>     INFO: 44937600 events read in total (1201580ms).
[15:10:18.128] <TB2>     INFO: 46005600 events read in total (1230271ms).
[15:10:46.703] <TB2>     INFO: 47075200 events read in total (1258846ms).
[15:11:15.413] <TB2>     INFO: 48146400 events read in total (1287556ms).
[15:11:43.912] <TB2>     INFO: 49214600 events read in total (1316055ms).
[15:12:12.430] <TB2>     INFO: 50284200 events read in total (1344573ms).
[15:12:41.133] <TB2>     INFO: 51355400 events read in total (1373276ms).
[15:13:09.784] <TB2>     INFO: 52423200 events read in total (1401927ms).
[15:13:38.008] <TB2>     INFO: 53491200 events read in total (1430151ms).
[15:14:06.384] <TB2>     INFO: 54562200 events read in total (1458527ms).
[15:14:35.503] <TB2>     INFO: 55631200 events read in total (1487646ms).
[15:15:04.055] <TB2>     INFO: 56699200 events read in total (1516198ms).
[15:15:32.406] <TB2>     INFO: 57769800 events read in total (1544549ms).
[15:16:00.882] <TB2>     INFO: 58840200 events read in total (1573025ms).
[15:16:07.414] <TB2>     INFO: 59072000 events read in total (1579557ms).
[15:16:07.434] <TB2>     INFO: Test took 1580636ms.
[15:16:07.491] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:07.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:07.624] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:08.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:08.856] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:10.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:10.083] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:11.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:11.319] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:12.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:12.572] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:13.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:13.801] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:15.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:15.023] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:16.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:16.249] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:17.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:17.481] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:18.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:18.694] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:19.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:19.915] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:21.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:21.095] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:22.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:22.355] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:23.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:23.543] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:24.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:24.722] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:25.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:25.871] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:16:27.052] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500432896
[15:16:27.086] <TB2>     INFO: PixTestScurves::scurves() done 
[15:16:27.086] <TB2>     INFO: Vcal mean:  35.18  35.25  35.12  35.12  35.03  35.12  34.99  35.06  35.08  35.12  35.07  35.06  35.04  35.09  35.10  35.13 
[15:16:27.086] <TB2>     INFO: Vcal RMS:    0.71   0.78   0.90   0.85   0.63   0.67   0.65   0.65   0.67   0.72   0.56   0.67   0.70   0.71   0.67   0.68 
[15:16:27.086] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:16:27.159] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:16:27.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:16:27.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:16:27.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:16:27.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:16:27.159] <TB2>     INFO: ######################################################################
[15:16:27.159] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:16:27.159] <TB2>     INFO: ######################################################################
[15:16:27.162] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:16:27.506] <TB2>     INFO: Expecting 41600 events.
[15:16:31.614] <TB2>     INFO: 41600 events read in total (3371ms).
[15:16:31.614] <TB2>     INFO: Test took 4452ms.
[15:16:31.622] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:31.622] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:16:31.622] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 1, 72] has eff 9/10
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 1, 72]
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 30, 75] has eff 8/10
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 30, 75]
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 30, 76] has eff 8/10
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 30, 76]
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 23, 74] has eff 9/10
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 23, 74]
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 23, 75] has eff 9/10
[15:16:31.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 23, 75]
[15:16:31.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[15:16:31.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:16:31.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:16:31.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:16:31.971] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:16:32.320] <TB2>     INFO: Expecting 41600 events.
[15:16:36.439] <TB2>     INFO: 41600 events read in total (3402ms).
[15:16:36.440] <TB2>     INFO: Test took 4469ms.
[15:16:36.447] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:36.448] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:16:36.448] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:16:36.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.249
[15:16:36.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.648
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 177
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.253
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.763
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.583
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.025
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 191
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.198
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 174
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.12
[15:16:36.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.047
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.908
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.326
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.532
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.039
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 166
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.948
[15:16:36.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.503
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 153.081
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 154
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:16:36.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:16:36.546] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:16:36.897] <TB2>     INFO: Expecting 41600 events.
[15:16:41.028] <TB2>     INFO: 41600 events read in total (3416ms).
[15:16:41.029] <TB2>     INFO: Test took 4483ms.
[15:16:41.037] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:41.037] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:16:41.037] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:16:41.041] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:16:41.041] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 40minph_roc = 15
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9522
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 73
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2087
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 74
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.097
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 63
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6212
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6391
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 85
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 112.589
[15:16:41.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 113
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0217
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 71
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.5644
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 95
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3105
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9776
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 88
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4206
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 88
[15:16:41.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5568
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 68
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3019
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1246
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 69
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1659
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 43.9011
[15:16:41.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 43
[15:16:41.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 0 0
[15:16:41.451] <TB2>     INFO: Expecting 2560 events.
[15:16:42.410] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:42.411] <TB2>     INFO: Test took 1365ms.
[15:16:42.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:42.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[15:16:42.918] <TB2>     INFO: Expecting 2560 events.
[15:16:43.877] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:43.877] <TB2>     INFO: Test took 1465ms.
[15:16:43.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:43.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 2 2
[15:16:44.385] <TB2>     INFO: Expecting 2560 events.
[15:16:45.343] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:45.343] <TB2>     INFO: Test took 1465ms.
[15:16:45.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:45.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[15:16:45.851] <TB2>     INFO: Expecting 2560 events.
[15:16:46.809] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:46.809] <TB2>     INFO: Test took 1465ms.
[15:16:46.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:46.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 4 4
[15:16:47.317] <TB2>     INFO: Expecting 2560 events.
[15:16:48.274] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:48.274] <TB2>     INFO: Test took 1464ms.
[15:16:48.274] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:48.274] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 5 5
[15:16:48.782] <TB2>     INFO: Expecting 2560 events.
[15:16:49.740] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:49.741] <TB2>     INFO: Test took 1467ms.
[15:16:49.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:49.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 6 6
[15:16:50.249] <TB2>     INFO: Expecting 2560 events.
[15:16:51.207] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:51.209] <TB2>     INFO: Test took 1466ms.
[15:16:51.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:51.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 7 7
[15:16:51.716] <TB2>     INFO: Expecting 2560 events.
[15:16:52.678] <TB2>     INFO: 2560 events read in total (247ms).
[15:16:52.678] <TB2>     INFO: Test took 1469ms.
[15:16:52.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:52.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[15:16:53.184] <TB2>     INFO: Expecting 2560 events.
[15:16:54.142] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:54.143] <TB2>     INFO: Test took 1464ms.
[15:16:54.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:54.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 9 9
[15:16:54.650] <TB2>     INFO: Expecting 2560 events.
[15:16:55.608] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:55.609] <TB2>     INFO: Test took 1466ms.
[15:16:55.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:55.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[15:16:56.116] <TB2>     INFO: Expecting 2560 events.
[15:16:57.075] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:57.075] <TB2>     INFO: Test took 1466ms.
[15:16:57.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:57.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 11 11
[15:16:57.583] <TB2>     INFO: Expecting 2560 events.
[15:16:58.543] <TB2>     INFO: 2560 events read in total (245ms).
[15:16:58.544] <TB2>     INFO: Test took 1468ms.
[15:16:58.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:16:58.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[15:16:59.052] <TB2>     INFO: Expecting 2560 events.
[15:17:00.009] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:00.009] <TB2>     INFO: Test took 1464ms.
[15:17:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[15:17:00.518] <TB2>     INFO: Expecting 2560 events.
[15:17:01.478] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:01.478] <TB2>     INFO: Test took 1468ms.
[15:17:01.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:01.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:17:01.990] <TB2>     INFO: Expecting 2560 events.
[15:17:02.949] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:02.949] <TB2>     INFO: Test took 1470ms.
[15:17:02.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:02.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 15 15
[15:17:03.457] <TB2>     INFO: Expecting 2560 events.
[15:17:04.417] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:04.417] <TB2>     INFO: Test took 1467ms.
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[15:17:04.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:17:04.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:17:04.420] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:04.927] <TB2>     INFO: Expecting 655360 events.
[15:17:16.711] <TB2>     INFO: 655360 events read in total (11069ms).
[15:17:16.721] <TB2>     INFO: Expecting 655360 events.
[15:17:28.353] <TB2>     INFO: 655360 events read in total (11070ms).
[15:17:28.368] <TB2>     INFO: Expecting 655360 events.
[15:17:39.979] <TB2>     INFO: 655360 events read in total (11046ms).
[15:17:39.998] <TB2>     INFO: Expecting 655360 events.
[15:17:51.606] <TB2>     INFO: 655360 events read in total (11049ms).
[15:17:51.629] <TB2>     INFO: Expecting 655360 events.
[15:18:03.225] <TB2>     INFO: 655360 events read in total (11041ms).
[15:18:03.254] <TB2>     INFO: Expecting 655360 events.
[15:18:14.892] <TB2>     INFO: 655360 events read in total (11089ms).
[15:18:14.924] <TB2>     INFO: Expecting 655360 events.
[15:18:26.504] <TB2>     INFO: 655360 events read in total (11034ms).
[15:18:26.541] <TB2>     INFO: Expecting 655360 events.
[15:18:38.115] <TB2>     INFO: 655360 events read in total (11033ms).
[15:18:38.156] <TB2>     INFO: Expecting 655360 events.
[15:18:49.783] <TB2>     INFO: 655360 events read in total (11086ms).
[15:18:49.828] <TB2>     INFO: Expecting 655360 events.
[15:19:01.459] <TB2>     INFO: 655360 events read in total (11098ms).
[15:19:01.510] <TB2>     INFO: Expecting 655360 events.
[15:19:13.118] <TB2>     INFO: 655360 events read in total (11081ms).
[15:19:13.172] <TB2>     INFO: Expecting 655360 events.
[15:19:24.824] <TB2>     INFO: 655360 events read in total (11125ms).
[15:19:24.884] <TB2>     INFO: Expecting 655360 events.
[15:19:36.505] <TB2>     INFO: 655360 events read in total (11094ms).
[15:19:36.567] <TB2>     INFO: Expecting 655360 events.
[15:19:48.176] <TB2>     INFO: 655360 events read in total (11082ms).
[15:19:48.241] <TB2>     INFO: Expecting 655360 events.
[15:19:59.890] <TB2>     INFO: 655360 events read in total (11122ms).
[15:19:59.965] <TB2>     INFO: Expecting 655360 events.
[15:20:11.591] <TB2>     INFO: 655360 events read in total (11099ms).
[15:20:11.665] <TB2>     INFO: Test took 187245ms.
[15:20:11.769] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:12.069] <TB2>     INFO: Expecting 655360 events.
[15:20:23.874] <TB2>     INFO: 655360 events read in total (11090ms).
[15:20:23.885] <TB2>     INFO: Expecting 655360 events.
[15:20:35.498] <TB2>     INFO: 655360 events read in total (11047ms).
[15:20:35.513] <TB2>     INFO: Expecting 655360 events.
[15:20:47.118] <TB2>     INFO: 655360 events read in total (11043ms).
[15:20:47.139] <TB2>     INFO: Expecting 655360 events.
[15:20:58.720] <TB2>     INFO: 655360 events read in total (11027ms).
[15:20:58.744] <TB2>     INFO: Expecting 655360 events.
[15:21:10.353] <TB2>     INFO: 655360 events read in total (11054ms).
[15:21:10.380] <TB2>     INFO: Expecting 655360 events.
[15:21:21.978] <TB2>     INFO: 655360 events read in total (11046ms).
[15:21:22.010] <TB2>     INFO: Expecting 655360 events.
[15:21:33.738] <TB2>     INFO: 655360 events read in total (11182ms).
[15:21:33.776] <TB2>     INFO: Expecting 655360 events.
[15:21:45.472] <TB2>     INFO: 655360 events read in total (11169ms).
[15:21:45.514] <TB2>     INFO: Expecting 655360 events.
[15:21:57.266] <TB2>     INFO: 655360 events read in total (11221ms).
[15:21:57.311] <TB2>     INFO: Expecting 655360 events.
[15:22:09.074] <TB2>     INFO: 655360 events read in total (11224ms).
[15:22:09.124] <TB2>     INFO: Expecting 655360 events.
[15:22:20.799] <TB2>     INFO: 655360 events read in total (11143ms).
[15:22:20.852] <TB2>     INFO: Expecting 655360 events.
[15:22:32.553] <TB2>     INFO: 655360 events read in total (11175ms).
[15:22:32.609] <TB2>     INFO: Expecting 655360 events.
[15:22:44.333] <TB2>     INFO: 655360 events read in total (11197ms).
[15:22:44.396] <TB2>     INFO: Expecting 655360 events.
[15:22:56.136] <TB2>     INFO: 655360 events read in total (11213ms).
[15:22:56.205] <TB2>     INFO: Expecting 655360 events.
[15:23:07.956] <TB2>     INFO: 655360 events read in total (11225ms).
[15:23:08.025] <TB2>     INFO: Expecting 655360 events.
[15:23:19.851] <TB2>     INFO: 655360 events read in total (11299ms).
[15:23:19.936] <TB2>     INFO: Test took 188167ms.
[15:23:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:23:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:23:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:23:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:23:20.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:23:20.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:23:20.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:23:20.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:23:20.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:23:20.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:23:20.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:23:20.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:23:20.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:23:20.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:23:20.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:23:20.117] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.124] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:23:20.131] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:23:20.138] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:23:20.145] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:23:20.152] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:23:20.158] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:23:20.165] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.179] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.192] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.199] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:23:20.206] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.213] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.220] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.227] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.233] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.240] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.247] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:23:20.254] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:23:20.261] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:23:20.268] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:23:20.275] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.282] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.289] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.296] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:23:20.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:23:20.331] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:23:20.331] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:23:20.332] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:23:20.333] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:23:20.687] <TB2>     INFO: Expecting 41600 events.
[15:23:24.537] <TB2>     INFO: 41600 events read in total (3135ms).
[15:23:24.538] <TB2>     INFO: Test took 4200ms.
[15:23:25.194] <TB2>     INFO: Expecting 41600 events.
[15:23:29.053] <TB2>     INFO: 41600 events read in total (3144ms).
[15:23:29.054] <TB2>     INFO: Test took 4207ms.
[15:23:29.707] <TB2>     INFO: Expecting 41600 events.
[15:23:33.554] <TB2>     INFO: 41600 events read in total (3132ms).
[15:23:33.555] <TB2>     INFO: Test took 4196ms.
[15:23:33.866] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:33.997] <TB2>     INFO: Expecting 2560 events.
[15:23:34.956] <TB2>     INFO: 2560 events read in total (244ms).
[15:23:34.957] <TB2>     INFO: Test took 1091ms.
[15:23:34.959] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:35.465] <TB2>     INFO: Expecting 2560 events.
[15:23:36.422] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:36.422] <TB2>     INFO: Test took 1463ms.
[15:23:36.424] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:36.931] <TB2>     INFO: Expecting 2560 events.
[15:23:37.889] <TB2>     INFO: 2560 events read in total (244ms).
[15:23:37.890] <TB2>     INFO: Test took 1466ms.
[15:23:37.892] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:38.398] <TB2>     INFO: Expecting 2560 events.
[15:23:39.359] <TB2>     INFO: 2560 events read in total (246ms).
[15:23:39.360] <TB2>     INFO: Test took 1468ms.
[15:23:39.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:39.869] <TB2>     INFO: Expecting 2560 events.
[15:23:40.830] <TB2>     INFO: 2560 events read in total (244ms).
[15:23:40.830] <TB2>     INFO: Test took 1468ms.
[15:23:40.832] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:41.341] <TB2>     INFO: Expecting 2560 events.
[15:23:42.297] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:42.298] <TB2>     INFO: Test took 1466ms.
[15:23:42.300] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:42.806] <TB2>     INFO: Expecting 2560 events.
[15:23:43.763] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:43.763] <TB2>     INFO: Test took 1463ms.
[15:23:43.765] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:44.271] <TB2>     INFO: Expecting 2560 events.
[15:23:45.228] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:45.229] <TB2>     INFO: Test took 1464ms.
[15:23:45.232] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:45.737] <TB2>     INFO: Expecting 2560 events.
[15:23:46.695] <TB2>     INFO: 2560 events read in total (243ms).
[15:23:46.695] <TB2>     INFO: Test took 1463ms.
[15:23:46.697] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:47.203] <TB2>     INFO: Expecting 2560 events.
[15:23:48.160] <TB2>     INFO: 2560 events read in total (241ms).
[15:23:48.161] <TB2>     INFO: Test took 1465ms.
[15:23:48.163] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:48.670] <TB2>     INFO: Expecting 2560 events.
[15:23:49.627] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:49.628] <TB2>     INFO: Test took 1465ms.
[15:23:49.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:50.137] <TB2>     INFO: Expecting 2560 events.
[15:23:51.095] <TB2>     INFO: 2560 events read in total (243ms).
[15:23:51.095] <TB2>     INFO: Test took 1464ms.
[15:23:51.097] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:51.603] <TB2>     INFO: Expecting 2560 events.
[15:23:52.560] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:52.560] <TB2>     INFO: Test took 1463ms.
[15:23:52.562] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:53.068] <TB2>     INFO: Expecting 2560 events.
[15:23:54.025] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:54.025] <TB2>     INFO: Test took 1463ms.
[15:23:54.027] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:54.533] <TB2>     INFO: Expecting 2560 events.
[15:23:55.490] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:55.490] <TB2>     INFO: Test took 1463ms.
[15:23:55.492] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:55.999] <TB2>     INFO: Expecting 2560 events.
[15:23:56.956] <TB2>     INFO: 2560 events read in total (242ms).
[15:23:56.956] <TB2>     INFO: Test took 1464ms.
[15:23:56.958] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:57.464] <TB2>     INFO: Expecting 2560 events.
[15:23:58.422] <TB2>     INFO: 2560 events read in total (243ms).
[15:23:58.422] <TB2>     INFO: Test took 1464ms.
[15:23:58.425] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:58.931] <TB2>     INFO: Expecting 2560 events.
[15:23:59.891] <TB2>     INFO: 2560 events read in total (245ms).
[15:23:59.891] <TB2>     INFO: Test took 1466ms.
[15:23:59.893] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:00.400] <TB2>     INFO: Expecting 2560 events.
[15:24:01.357] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:01.357] <TB2>     INFO: Test took 1464ms.
[15:24:01.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:01.866] <TB2>     INFO: Expecting 2560 events.
[15:24:02.824] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:02.825] <TB2>     INFO: Test took 1466ms.
[15:24:02.827] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:03.334] <TB2>     INFO: Expecting 2560 events.
[15:24:04.292] <TB2>     INFO: 2560 events read in total (243ms).
[15:24:04.292] <TB2>     INFO: Test took 1465ms.
[15:24:04.295] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:04.801] <TB2>     INFO: Expecting 2560 events.
[15:24:05.759] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:05.760] <TB2>     INFO: Test took 1465ms.
[15:24:05.762] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:06.268] <TB2>     INFO: Expecting 2560 events.
[15:24:07.226] <TB2>     INFO: 2560 events read in total (243ms).
[15:24:07.226] <TB2>     INFO: Test took 1464ms.
[15:24:07.228] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:07.737] <TB2>     INFO: Expecting 2560 events.
[15:24:08.697] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:08.698] <TB2>     INFO: Test took 1470ms.
[15:24:08.699] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:09.205] <TB2>     INFO: Expecting 2560 events.
[15:24:10.162] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:10.162] <TB2>     INFO: Test took 1463ms.
[15:24:10.164] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:10.672] <TB2>     INFO: Expecting 2560 events.
[15:24:11.629] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:11.629] <TB2>     INFO: Test took 1465ms.
[15:24:11.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:12.138] <TB2>     INFO: Expecting 2560 events.
[15:24:13.097] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:13.098] <TB2>     INFO: Test took 1467ms.
[15:24:13.100] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:13.606] <TB2>     INFO: Expecting 2560 events.
[15:24:14.563] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:14.563] <TB2>     INFO: Test took 1464ms.
[15:24:14.565] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:15.071] <TB2>     INFO: Expecting 2560 events.
[15:24:16.029] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:16.029] <TB2>     INFO: Test took 1464ms.
[15:24:16.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:16.539] <TB2>     INFO: Expecting 2560 events.
[15:24:17.496] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:17.496] <TB2>     INFO: Test took 1465ms.
[15:24:17.498] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:18.005] <TB2>     INFO: Expecting 2560 events.
[15:24:18.963] <TB2>     INFO: 2560 events read in total (243ms).
[15:24:18.963] <TB2>     INFO: Test took 1465ms.
[15:24:18.966] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:19.472] <TB2>     INFO: Expecting 2560 events.
[15:24:20.432] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:20.432] <TB2>     INFO: Test took 1466ms.
[15:24:21.456] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:24:21.456] <TB2>     INFO: PH scale (per ROC):    78  72  60  64  78  74  75  77  69  73  91  83  69  66  74  73
[15:24:21.456] <TB2>     INFO: PH offset (per ROC):  176 176 195 177 163 144 178 158 182 166 156 176 187 186 165 206
[15:24:21.629] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:24:21.632] <TB2>     INFO: ######################################################################
[15:24:21.632] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:24:21.632] <TB2>     INFO: ######################################################################
[15:24:21.632] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:24:21.644] <TB2>     INFO: scanning low vcal = 10
[15:24:21.988] <TB2>     INFO: Expecting 41600 events.
[15:24:25.717] <TB2>     INFO: 41600 events read in total (3014ms).
[15:24:25.717] <TB2>     INFO: Test took 4073ms.
[15:24:25.719] <TB2>     INFO: scanning low vcal = 20
[15:24:26.226] <TB2>     INFO: Expecting 41600 events.
[15:24:29.953] <TB2>     INFO: 41600 events read in total (3012ms).
[15:24:29.953] <TB2>     INFO: Test took 4234ms.
[15:24:29.956] <TB2>     INFO: scanning low vcal = 30
[15:24:30.463] <TB2>     INFO: Expecting 41600 events.
[15:24:34.205] <TB2>     INFO: 41600 events read in total (3027ms).
[15:24:34.206] <TB2>     INFO: Test took 4250ms.
[15:24:34.208] <TB2>     INFO: scanning low vcal = 40
[15:24:34.710] <TB2>     INFO: Expecting 41600 events.
[15:24:38.978] <TB2>     INFO: 41600 events read in total (3553ms).
[15:24:38.979] <TB2>     INFO: Test took 4771ms.
[15:24:38.982] <TB2>     INFO: scanning low vcal = 50
[15:24:39.402] <TB2>     INFO: Expecting 41600 events.
[15:24:43.620] <TB2>     INFO: 41600 events read in total (3503ms).
[15:24:43.621] <TB2>     INFO: Test took 4639ms.
[15:24:43.624] <TB2>     INFO: scanning low vcal = 60
[15:24:44.048] <TB2>     INFO: Expecting 41600 events.
[15:24:48.264] <TB2>     INFO: 41600 events read in total (3501ms).
[15:24:48.265] <TB2>     INFO: Test took 4641ms.
[15:24:48.268] <TB2>     INFO: scanning low vcal = 70
[15:24:48.694] <TB2>     INFO: Expecting 41600 events.
[15:24:52.902] <TB2>     INFO: 41600 events read in total (3493ms).
[15:24:52.903] <TB2>     INFO: Test took 4635ms.
[15:24:52.907] <TB2>     INFO: scanning low vcal = 80
[15:24:53.329] <TB2>     INFO: Expecting 41600 events.
[15:24:57.599] <TB2>     INFO: 41600 events read in total (3555ms).
[15:24:57.600] <TB2>     INFO: Test took 4693ms.
[15:24:57.605] <TB2>     INFO: scanning low vcal = 90
[15:24:58.034] <TB2>     INFO: Expecting 41600 events.
[15:25:02.317] <TB2>     INFO: 41600 events read in total (3568ms).
[15:25:02.318] <TB2>     INFO: Test took 4713ms.
[15:25:02.325] <TB2>     INFO: scanning low vcal = 100
[15:25:02.732] <TB2>     INFO: Expecting 41600 events.
[15:25:07.141] <TB2>     INFO: 41600 events read in total (3694ms).
[15:25:07.142] <TB2>     INFO: Test took 4817ms.
[15:25:07.149] <TB2>     INFO: scanning low vcal = 110
[15:25:07.541] <TB2>     INFO: Expecting 41600 events.
[15:25:11.813] <TB2>     INFO: 41600 events read in total (3557ms).
[15:25:11.813] <TB2>     INFO: Test took 4664ms.
[15:25:11.817] <TB2>     INFO: scanning low vcal = 120
[15:25:12.235] <TB2>     INFO: Expecting 41600 events.
[15:25:16.473] <TB2>     INFO: 41600 events read in total (3523ms).
[15:25:16.474] <TB2>     INFO: Test took 4657ms.
[15:25:16.477] <TB2>     INFO: scanning low vcal = 130
[15:25:16.895] <TB2>     INFO: Expecting 41600 events.
[15:25:21.221] <TB2>     INFO: 41600 events read in total (3611ms).
[15:25:21.222] <TB2>     INFO: Test took 4745ms.
[15:25:21.226] <TB2>     INFO: scanning low vcal = 140
[15:25:21.654] <TB2>     INFO: Expecting 41600 events.
[15:25:25.882] <TB2>     INFO: 41600 events read in total (3513ms).
[15:25:25.883] <TB2>     INFO: Test took 4656ms.
[15:25:25.886] <TB2>     INFO: scanning low vcal = 150
[15:25:26.312] <TB2>     INFO: Expecting 41600 events.
[15:25:30.536] <TB2>     INFO: 41600 events read in total (3510ms).
[15:25:30.536] <TB2>     INFO: Test took 4650ms.
[15:25:30.541] <TB2>     INFO: scanning low vcal = 160
[15:25:30.957] <TB2>     INFO: Expecting 41600 events.
[15:25:35.232] <TB2>     INFO: 41600 events read in total (3560ms).
[15:25:35.232] <TB2>     INFO: Test took 4691ms.
[15:25:35.235] <TB2>     INFO: scanning low vcal = 170
[15:25:35.656] <TB2>     INFO: Expecting 41600 events.
[15:25:39.938] <TB2>     INFO: 41600 events read in total (3568ms).
[15:25:39.939] <TB2>     INFO: Test took 4704ms.
[15:25:39.944] <TB2>     INFO: scanning low vcal = 180
[15:25:40.365] <TB2>     INFO: Expecting 41600 events.
[15:25:44.616] <TB2>     INFO: 41600 events read in total (3536ms).
[15:25:44.618] <TB2>     INFO: Test took 4674ms.
[15:25:44.622] <TB2>     INFO: scanning low vcal = 190
[15:25:45.041] <TB2>     INFO: Expecting 41600 events.
[15:25:49.297] <TB2>     INFO: 41600 events read in total (3541ms).
[15:25:49.298] <TB2>     INFO: Test took 4676ms.
[15:25:49.302] <TB2>     INFO: scanning low vcal = 200
[15:25:49.721] <TB2>     INFO: Expecting 41600 events.
[15:25:53.951] <TB2>     INFO: 41600 events read in total (3514ms).
[15:25:53.952] <TB2>     INFO: Test took 4650ms.
[15:25:53.957] <TB2>     INFO: scanning low vcal = 210
[15:25:54.376] <TB2>     INFO: Expecting 41600 events.
[15:25:58.623] <TB2>     INFO: 41600 events read in total (3533ms).
[15:25:58.624] <TB2>     INFO: Test took 4667ms.
[15:25:58.626] <TB2>     INFO: scanning low vcal = 220
[15:25:59.050] <TB2>     INFO: Expecting 41600 events.
[15:26:03.282] <TB2>     INFO: 41600 events read in total (3518ms).
[15:26:03.283] <TB2>     INFO: Test took 4657ms.
[15:26:03.286] <TB2>     INFO: scanning low vcal = 230
[15:26:03.709] <TB2>     INFO: Expecting 41600 events.
[15:26:07.962] <TB2>     INFO: 41600 events read in total (3539ms).
[15:26:07.963] <TB2>     INFO: Test took 4676ms.
[15:26:07.966] <TB2>     INFO: scanning low vcal = 240
[15:26:08.387] <TB2>     INFO: Expecting 41600 events.
[15:26:12.636] <TB2>     INFO: 41600 events read in total (3534ms).
[15:26:12.636] <TB2>     INFO: Test took 4670ms.
[15:26:12.639] <TB2>     INFO: scanning low vcal = 250
[15:26:13.060] <TB2>     INFO: Expecting 41600 events.
[15:26:17.310] <TB2>     INFO: 41600 events read in total (3534ms).
[15:26:17.311] <TB2>     INFO: Test took 4671ms.
[15:26:17.315] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:26:17.736] <TB2>     INFO: Expecting 41600 events.
[15:26:21.967] <TB2>     INFO: 41600 events read in total (3516ms).
[15:26:21.967] <TB2>     INFO: Test took 4652ms.
[15:26:21.970] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:26:22.398] <TB2>     INFO: Expecting 41600 events.
[15:26:26.614] <TB2>     INFO: 41600 events read in total (3500ms).
[15:26:26.616] <TB2>     INFO: Test took 4646ms.
[15:26:26.619] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:26:27.040] <TB2>     INFO: Expecting 41600 events.
[15:26:31.262] <TB2>     INFO: 41600 events read in total (3507ms).
[15:26:31.263] <TB2>     INFO: Test took 4644ms.
[15:26:31.270] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:26:31.691] <TB2>     INFO: Expecting 41600 events.
[15:26:35.907] <TB2>     INFO: 41600 events read in total (3501ms).
[15:26:35.907] <TB2>     INFO: Test took 4637ms.
[15:26:35.911] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:26:36.336] <TB2>     INFO: Expecting 41600 events.
[15:26:40.549] <TB2>     INFO: 41600 events read in total (3498ms).
[15:26:40.550] <TB2>     INFO: Test took 4639ms.
[15:26:41.091] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:26:41.094] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:26:41.094] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:26:41.094] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:26:41.094] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:26:41.094] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:26:41.095] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:26:41.095] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:26:41.095] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:26:41.095] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:26:41.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:26:41.097] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:27:20.604] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:27:20.604] <TB2>     INFO: non-linearity mean:  0.952 0.951 0.965 0.956 0.961 0.965 0.957 0.957 0.953 0.961 0.955 0.962 0.952 0.962 0.960 0.963
[15:27:20.604] <TB2>     INFO: non-linearity RMS:   0.005 0.007 0.006 0.007 0.006 0.005 0.007 0.005 0.006 0.006 0.007 0.004 0.008 0.006 0.005 0.006
[15:27:20.604] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:27:20.626] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:27:20.648] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:27:20.670] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:27:20.692] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:27:20.715] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:27:20.737] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:27:20.759] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:27:20.781] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:27:20.804] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:27:20.826] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:27:20.848] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:27:20.870] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:27:20.892] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:27:20.915] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:27:20.937] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-26_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:27:20.959] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:27:20.959] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:27:20.967] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:27:20.967] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:27:20.969] <TB2>     INFO: ######################################################################
[15:27:20.969] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:27:20.969] <TB2>     INFO: ######################################################################
[15:27:20.972] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:27:20.982] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:20.982] <TB2>     INFO:     run 1 of 1
[15:27:20.982] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:21.326] <TB2>     INFO: Expecting 3120000 events.
[15:28:10.111] <TB2>     INFO: 1279110 events read in total (48070ms).
[15:28:57.895] <TB2>     INFO: 2554005 events read in total (95854ms).
[15:29:19.235] <TB2>     INFO: 3120000 events read in total (117195ms).
[15:29:19.284] <TB2>     INFO: Test took 118302ms.
[15:29:19.360] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:19.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:20.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:22.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:23.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:25.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:26.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:28.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:29.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:30.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:32.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:33.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:35.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:36.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:37.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:39.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:40.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:42.163] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417734656
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3183, RMS = 1.65518
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1763, RMS = 1.20615
[15:29:42.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7574, RMS = 2.38371
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1211, RMS = 2.31505
[15:29:42.196] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.981, RMS = 1.64023
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4344, RMS = 1.41992
[15:29:42.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:29:42.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:29:42.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6898, RMS = 2.1273
[15:29:42.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:29:42.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:29:42.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9564, RMS = 3.2063
[15:29:42.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8411, RMS = 1.6611
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5329, RMS = 1.87972
[15:29:42.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 59.3831, RMS = 1.47924
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 67
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 58.6879, RMS = 1.55505
[15:29:42.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 67
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.73, RMS = 1.18128
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3909, RMS = 1.85132
[15:29:42.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4059, RMS = 1.66871
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3884, RMS = 1.29493
[15:29:42.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5397, RMS = 0.920012
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.515, RMS = 1.20877
[15:29:42.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3096, RMS = 1.87301
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0076, RMS = 1.68387
[15:29:42.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.9096, RMS = 1.38554
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6533, RMS = 1.39853
[15:29:42.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8579, RMS = 1.99998
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3349, RMS = 1.98623
[15:29:42.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4808, RMS = 1.41317
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2663, RMS = 1.36908
[15:29:42.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1135, RMS = 1.39127
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8978, RMS = 1.53622
[15:29:42.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.722, RMS = 1.44512
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4273, RMS = 1.47002
[15:29:42.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6306, RMS = 1.72157
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2143, RMS = 2.00333
[15:29:42.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:29:42.216] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[15:29:42.216] <TB2>     INFO: number of dead bumps (per ROC):     0    2    1   15    1    2    0    0    0    0    0    0    0    0    1    0
[15:29:42.216] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:29:42.311] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:29:42.311] <TB2>     INFO: enter test to run
[15:29:42.311] <TB2>     INFO:   test:  no parameter change
[15:29:42.311] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:29:42.312] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[15:29:42.312] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[15:29:42.312] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:29:42.825] <TB2>    QUIET: Connection to board 141 closed.
[15:29:42.829] <TB2>     INFO: pXar: this is the end, my friend
[15:29:42.829] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
