<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::TargetSchedModel Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1TargetSchedModel.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1TargetSchedModel-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetSchedModel Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Provide an instruction scheduling machine model to CodeGen passes.  
 <a href="classllvm_1_1TargetSchedModel.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad7e0eb23268e84e496dfde8a3c8503f3"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a></td></tr>
<tr class="separator:ad7e0eb23268e84e496dfde8a3c8503f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a93036cf35721ff24a7b09b33f5b368de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">TargetSchedModel</a> ()</td></tr>
<tr class="separator:a93036cf35721ff24a7b09b33f5b368de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">init</a> (const <a class="el" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;sm, const <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *sti, const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii)</td></tr>
<tr class="memdesc:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the machine model for instruction scheduling.  <a href="#a5419fb52cab4895e3fc6fc9fc5c73f91">More...</a><br /></td></tr>
<tr class="separator:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615cad8f2751cc7fcc8115bc24c7f646"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="memdesc:a615cad8f2751cc7fcc8115bc24c7f646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction.  <a href="#a615cad8f2751cc7fcc8115bc24c7f646">More...</a><br /></td></tr>
<tr class="separator:a615cad8f2751cc7fcc8115bc24c7f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a5d2a04812ceec7d2d2ed2a319e59f475">getInstrInfo</a> () const </td></tr>
<tr class="memdesc:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> getter.  <a href="#a5d2a04812ceec7d2d2ed2a319e59f475">More...</a><br /></td></tr>
<tr class="separator:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ca1bcea2c966addd442d7cfa49bf51"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a> () const </td></tr>
<tr class="memdesc:a82ca1bcea2c966addd442d7cfa49bf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes an instruction-level scheduling model.  <a href="#a82ca1bcea2c966addd442d7cfa49bf51">More...</a><br /></td></tr>
<tr class="separator:a82ca1bcea2c966addd442d7cfa49bf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36462125e41ba0e748807c7f7d24d234"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a36462125e41ba0e748807c7f7d24d234">getMCSchedModel</a> () const </td></tr>
<tr class="separator:a36462125e41ba0e748807c7f7d24d234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615a43ac2282db4e4494ee56d83e3097"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a> () const </td></tr>
<tr class="memdesc:a615a43ac2282db4e4494ee56d83e3097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes cycle-to-cycle itinerary data.  <a href="#a615a43ac2282db4e4494ee56d83e3097">More...</a><br /></td></tr>
<tr class="separator:a615a43ac2282db4e4494ee56d83e3097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1751469bbb5118836dc2b52bbec4341"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af1751469bbb5118836dc2b52bbec4341">getInstrItineraries</a> () const </td></tr>
<tr class="separator:af1751469bbb5118836dc2b52bbec4341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2727af8624694a08020624b99bd3f824"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a2727af8624694a08020624b99bd3f824">getProcessorID</a> () const </td></tr>
<tr class="memdesc:a2727af8624694a08020624b99bd3f824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identify the processor corresponding to the current subtarget.  <a href="#a2727af8624694a08020624b99bd3f824">More...</a><br /></td></tr>
<tr class="separator:a2727af8624694a08020624b99bd3f824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af47df2f59b2ccb5c28f3ae40aacc4443">getIssueWidth</a> () const </td></tr>
<tr class="memdesc:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of micro-ops that may be scheduled per cycle.  <a href="#af47df2f59b2ccb5c28f3ae40aacc4443">More...</a><br /></td></tr>
<tr class="separator:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c7a4fcb40a033c1f4ae7d45f7aa752"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a62c7a4fcb40a033c1f4ae7d45f7aa752">getNumMicroOps</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC=0) const </td></tr>
<tr class="memdesc:a62c7a4fcb40a033c1f4ae7d45f7aa752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of issue slots required for this MI.  <a href="#a62c7a4fcb40a033c1f4ae7d45f7aa752">More...</a><br /></td></tr>
<tr class="separator:a62c7a4fcb40a033c1f4ae7d45f7aa752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a91cde5aac43dc88d6ec26c441b39b7c9">getNumProcResourceKinds</a> () const </td></tr>
<tr class="memdesc:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of kinds of resources for this target.  <a href="#a91cde5aac43dc88d6ec26c441b39b7c9">More...</a><br /></td></tr>
<tr class="separator:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2f5f4d11c824fa37234f3077d25be3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ade2f5f4d11c824fa37234f3077d25be3">getProcResource</a> (unsigned PIdx) const </td></tr>
<tr class="memdesc:ade2f5f4d11c824fa37234f3077d25be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a processor resource by ID for convenience.  <a href="#ade2f5f4d11c824fa37234f3077d25be3">More...</a><br /></td></tr>
<tr class="separator:ade2f5f4d11c824fa37234f3077d25be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d256b71a3153dae133d8e9d5a78cdda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a5d256b71a3153dae133d8e9d5a78cdda">getWriteProcResBegin</a> (const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) const </td></tr>
<tr class="separator:a5d256b71a3153dae133d8e9d5a78cdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b8849f34dbee13609f4b6ad84042b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ae2b8849f34dbee13609f4b6ad84042b1">getWriteProcResEnd</a> (const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) const </td></tr>
<tr class="separator:ae2b8849f34dbee13609f4b6ad84042b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa117767750c3ca738006fa1ab5c01345"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#aa117767750c3ca738006fa1ab5c01345">getResourceFactor</a> (unsigned ResIdx) const </td></tr>
<tr class="memdesc:aa117767750c3ca738006fa1ab5c01345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources.  <a href="#aa117767750c3ca738006fa1ab5c01345">More...</a><br /></td></tr>
<tr class="separator:aa117767750c3ca738006fa1ab5c01345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdce107adb48e168830b94af8db14c8"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#acfdce107adb48e168830b94af8db14c8">getMicroOpFactor</a> () const </td></tr>
<tr class="memdesc:acfdce107adb48e168830b94af8db14c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply number of micro-ops by this factor to normalize it relative to other resources.  <a href="#acfdce107adb48e168830b94af8db14c8">More...</a><br /></td></tr>
<tr class="separator:acfdce107adb48e168830b94af8db14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394404bde05100988bcffcb2ea37de29"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a394404bde05100988bcffcb2ea37de29">getLatencyFactor</a> () const </td></tr>
<tr class="memdesc:a394404bde05100988bcffcb2ea37de29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply cycle count by this factor to normalize it relative to other resources. This is the number of resource units per cycle.  <a href="#a394404bde05100988bcffcb2ea37de29">More...</a><br /></td></tr>
<tr class="separator:a394404bde05100988bcffcb2ea37de29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8240fcec8f27cce094f2fe582c56087"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ab8240fcec8f27cce094f2fe582c56087">getMicroOpBufferSize</a> () const </td></tr>
<tr class="memdesc:ab8240fcec8f27cce094f2fe582c56087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of micro-ops that may be buffered for OOO execution.  <a href="#ab8240fcec8f27cce094f2fe582c56087">More...</a><br /></td></tr>
<tr class="separator:ab8240fcec8f27cce094f2fe582c56087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fadbedf10e8f97c625934f250fb38f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a5fadbedf10e8f97c625934f250fb38f7">getResourceBufferSize</a> (unsigned PIdx) const </td></tr>
<tr class="memdesc:a5fadbedf10e8f97c625934f250fb38f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of resource units that may be buffered for OOO execution.  <a href="#a5fadbedf10e8f97c625934f250fb38f7">More...</a><br /></td></tr>
<tr class="separator:a5fadbedf10e8f97c625934f250fb38f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eff453556ab0541cb285741f7eec8d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">computeOperandLatency</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned DefOperIdx, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, unsigned UseOperIdx) const </td></tr>
<tr class="memdesc:a62eff453556ab0541cb285741f7eec8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency based on the available machine model.  <a href="#a62eff453556ab0541cb285741f7eec8d">More...</a><br /></td></tr>
<tr class="separator:a62eff453556ab0541cb285741f7eec8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">computeInstrLatency</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, bool UseDefaultDefLatency=<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>) const </td></tr>
<tr class="memdesc:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency based on the available machine model.  <a href="#a16d6c2f29862a9d10dc7dc4540e9d04f">More...</a><br /></td></tr>
<tr class="separator:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">computeOutputLatency</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned DefIdx, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI) const </td></tr>
<tr class="memdesc:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output dependency latency of a pair of defs of the same register.  <a href="#a0fb79e823eb579e1ec4f4ee3867117e0">More...</a><br /></td></tr>
<tr class="separator:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provide an instruction scheduling machine model to CodeGen passes. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00032">32</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ad7e0eb23268e84e496dfde8a3c8503f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a>* <a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">llvm::TargetSchedModel::ProcResIter</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00101">101</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a93036cf35721ff24a7b09b33f5b368de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetSchedModel::TargetSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00044">44</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00054">init()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00103">resolveSchedClass()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a16d6c2f29862a9d10dc7dc4540e9d04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeInstrLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UseDefaultDefLatency</em> = <code><a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the instruction latency based on the available machine model. </p>
<p>Compute and return the expected latency of this instruction independent of a particular use. computeOperandLatency is the prefered API, but this is occasionally useful to help estimate instruction cost.</p>
<p>If UseDefaultDefLatency is false and no new machine sched model is present this method falls back to TII-&gt;getInstrLatency with an empty instruction itinerary (this is so we preserve the previous behavior of the if converter after moving it to <a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a>). </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00229">229</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00096">capLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00255">computeOutputLatency()</a>, <a class="el" href="MCSchedule_8h_source.html#l00065">llvm::MCWriteLatencyEntry::Cycles</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00664">llvm::TargetInstrInfo::defaultDefLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00680">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getWriteLatencyEntry()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00035">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00031">hasInstrSchedModel()</a>, <a class="el" href="MachineInstr_8h_source.html#l00666">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MCSchedule_8h_source.html#l00113">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00109">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00103">resolveSchedClass()</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00255">computeOutputLatency()</a>, <a class="el" href="IfConversion_8cpp_source.html#l00459">getNextBlock()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00136">getResourceBufferSize()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00672">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="IfConversion_8cpp_source.html#l01458">MaySpeculate()</a>.</p>

</div>
</div>
<a class="anchor" id="a62eff453556ab0541cb285741f7eec8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeOperandLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefOperIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>UseOperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute operand latency based on the available machine model. </p>
<p>Compute and return the latency of the given data dependent def and use when the operand indices are already known. UseMI may be NULL for an unknown user. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00155">155</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00096">capLatency()</a>, <a class="el" href="MCSchedule_8h_source.html#l00065">llvm::MCWriteLatencyEntry::Cycles</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00664">llvm::TargetInstrInfo::defaultDefLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00128">findDefIdx()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00144">findUseIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00680">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00180">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00616">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00113">llvm::MCSubtargetInfo::getReadAdvanceCycles()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getWriteLatencyEntry()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00035">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00031">hasInstrSchedModel()</a>, <a class="el" href="MCSchedule_8h_source.html#l00224">llvm::MCSchedModel::isComplete()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00087">llvm::MCOperandInfo::isOptionalDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00692">llvm::MachineInstr::isTransient()</a>, <a class="el" href="MCSchedule_8h_source.html#l00113">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00111">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00148">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="ErrorHandling_8cpp_source.html#l00053">llvm::report_fatal_error()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00103">resolveSchedClass()</a>, <a class="el" href="raw__ostream_8h_source.html#l00441">llvm::raw_string_ostream::str()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00066">llvm::MCWriteLatencyEntry::WriteResourceID</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00243">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00403">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00136">getResourceBufferSize()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00877">updatePhysDepsUpwards()</a>.</p>

</div>
</div>
<a class="anchor" id="a0fb79e823eb579e1ec4f4ee3867117e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeOutputLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DepMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output dependency latency of a pair of defs of the same register. </p>
<p>This is typically one cycle. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00255">255</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00040">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MCSchedule_8h_source.html#l00230">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00140">llvm::TargetMachine::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00163">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00096">llvm::MCSubtargetInfo::getWriteProcResBegin()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00100">llvm::MCSubtargetInfo::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00031">hasInstrSchedModel()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00672">llvm::TargetInstrInfo::isPredicated()</a>, <a class="el" href="MCSchedule_8h_source.html#l00113">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00154">llvm::MCSchedModel::MicroOpBufferSize</a>, <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00103">resolveSchedClass()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00286">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, and <a class="el" href="TargetSchedule_8h_source.html#l00136">getResourceBufferSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d2a04812ceec7d2d2ed2a319e59f475"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* llvm::TargetSchedModel::getInstrInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> getter. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00058">58</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00031">hasInstrSchedModel()</a>.</p>

</div>
</div>
<a class="anchor" id="af1751469bbb5118836dc2b52bbec4341"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* llvm::TargetSchedModel::getInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00075">75</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00035">hasInstrItineraries()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af47df2f59b2ccb5c28f3ae40aacc4443"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getIssueWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maximum number of micro-ops that may be scheduled per cycle. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00085">85</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00077">getNumMicroOps()</a>, <a class="el" href="MCSchedule_8h_source.html#l00137">llvm::MCSchedModel::IssueWidth</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00247">llvm::PPCISD::SC</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00237">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00083">llvm::VLIWResourceModel::reserveResources()</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00058">llvm::VLIWResourceModel::VLIWResourceModel()</a>.</p>

</div>
</div>
<a class="anchor" id="a394404bde05100988bcffcb2ea37de29"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getLatencyFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply cycle count by this factor to normalize it relative to other resources. This is the number of resource units per cycle. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00127">127</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a36462125e41ba0e748807c7f7d24d234"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a>* llvm::TargetSchedModel::getMCSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00067">67</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp_source.html#l00035">hasInstrItineraries()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8240fcec8f27cce094f2fe582c56087"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getMicroOpBufferSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of micro-ops that may be buffered for OOO execution. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00132">132</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00154">llvm::MCSchedModel::MicroOpBufferSize</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="acfdce107adb48e168830b94af8db14c8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getMicroOpFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply number of micro-ops by this factor to normalize it relative to other resources. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00121">121</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a62c7a4fcb40a033c1f4ae7d45f7aa752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the number of issue slots required for this MI. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00077">77</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00242">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00648">llvm::TargetInstrInfo::getNumMicroOps()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00035">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00031">hasInstrSchedModel()</a>, <a class="el" href="MachineInstr_8h_source.html#l00692">llvm::MachineInstr::isTransient()</a>, <a class="el" href="MCSchedule_8h_source.html#l00113">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00103">llvm::MCSchedClassDesc::NumMicroOps</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00103">resolveSchedClass()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00085">getIssueWidth()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00237">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a91cde5aac43dc88d6ec26c441b39b7c9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getNumProcResourceKinds </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of kinds of resources for this target. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00092">92</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00226">llvm::MCSchedModel::getNumProcResourceKinds()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00147">llvm::MachineTraceMetrics::Ensemble::Ensemble()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00159">llvm::MachineTraceMetrics::Ensemble::getLoopFor()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00133">llvm::MachineTraceMetrics::getProcResourceCycles()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00256">llvm::MachineTraceMetrics::Ensemble::getProcResourceDepths()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00270">llvm::MachineTraceMetrics::Ensemble::getProcResourceHeights()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00051">llvm::MachineTraceMetrics::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a2727af8624694a08020624b99bd3f824"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getProcessorID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Identify the processor corresponding to the current subtarget. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00082">82</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00217">llvm::MCSchedModel::getProcessorID()</a>.</p>

</div>
</div>
<a class="anchor" id="ade2f5f4d11c824fa37234f3077d25be3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a>* llvm::TargetSchedModel::getProcResource </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a processor resource by ID for convenience. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00097">97</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00230">llvm::MCSchedModel::getProcResource()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>.</p>

</div>
</div>
<a class="anchor" id="a5fadbedf10e8f97c625934f250fb38f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetSchedModel::getResourceBufferSize </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of resource units that may be buffered for OOO execution. </p>
<dl class="section return"><dt>Returns</dt><dd>The buffer size in resource units or -1 for unlimited. </dd></dl>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00136">136</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00040">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00255">computeOutputLatency()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00230">llvm::MCSchedModel::getProcResource()</a>.</p>

</div>
</div>
<a class="anchor" id="aa117767750c3ca738006fa1ab5c01345"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getResourceFactor </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ResIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00115">115</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d256b71a3153dae133d8e9d5a78cdda"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResBegin </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00105">105</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSubtargetInfo_8h_source.html#l00096">llvm::MCSubtargetInfo::getWriteProcResBegin()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2b8849f34dbee13609f4b6ad84042b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResEnd </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00109">109</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p>References <a class="el" href="MCSubtargetInfo_8h_source.html#l00100">llvm::MCSubtargetInfo::getWriteProcResEnd()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>.</p>

</div>
</div>
<a class="anchor" id="a615a43ac2282db4e4494ee56d83e3097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetSchedModel::hasInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes cycle-to-cycle itinerary data. </p>
<p>This models scheduling at each stage in the processor pipeline. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00035">35</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00132">llvm::InstrItineraryData::isEmpty()</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00075">getInstrItineraries()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00067">getMCSchedModel()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00077">getNumMicroOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a82ca1bcea2c966addd442d7cfa49bf51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetSchedModel::hasInstrSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes an instruction-level scheduling model. </p>
<p>This is more detailed than the course grain IssueWidth and default latency properties, but separate from the per-cycle itinerary data. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00031">31</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a>, and <a class="el" href="MCSchedule_8h_source.html#l00220">llvm::MCSchedModel::hasInstrSchedModel()</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00255">computeOutputLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00058">getInstrInfo()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00077">getNumMicroOps()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00164">llvm::ScheduleDAGInstrs::getSchedClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a5419fb52cab4895e3fc6fc9fc5c73f91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetSchedModel::init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>sm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>sti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>tii</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the machine model for instruction scheduling. </p>
<p>The machine model API keeps a copy of the top-level <a class="el" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> table indices and may query <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> and <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> to resolve dynamic properties. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00054">54</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00226">llvm::MCSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MCSchedule_8h_source.html#l00230">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MCSubtargetInfo_8cpp_source.html#l00118">llvm::MCSubtargetInfo::initInstrItins()</a>, <a class="el" href="MCSchedule_8h_source.html#l00137">llvm::MCSchedModel::IssueWidth</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00048">lcm()</a>, <a class="el" href="MCSchedule_8h_source.html#l00030">llvm::MCProcResourceDesc::NumUnits</a>, and <a class="el" href="SmallVector_8h_source.html#l00401">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00195">llvm::ConvergingVLIWScheduler::initialize()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00051">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00047">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs()</a>, and <a class="el" href="TargetSchedule_8h_source.html#l00044">TargetSchedModel()</a>.</p>

</div>
</div>
<a class="anchor" id="a615cad8f2751cc7fcc8115bc24c7f646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> * TargetSchedModel::resolveSchedClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction. </p>
<p>Return the <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction. Some SchedClasses require evaluation of predicates that depend on instruction operands or flags. </p>

<p>Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00103">103</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCSchedule_8h_source.html#l00237">llvm::MCSchedModel::getSchedClassDesc()</a>, <a class="el" href="MCSchedule_8h_source.html#l00113">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00116">llvm::MCSchedClassDesc::isVariant()</a>, and <a class="el" href="TargetSubtargetInfo_8h_source.html#l00054">llvm::TargetSubtargetInfo::resolveSchedClass()</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00096">capLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00229">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00255">computeOutputLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00077">getNumMicroOps()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00084">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00164">llvm::ScheduleDAGInstrs::getSchedClass()</a>, and <a class="el" href="TargetSchedule_8h_source.html#l00044">TargetSchedModel()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a></li>
<li><a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:05:00 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
