// Seed: 1614389757
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    input wire id_7
);
  generate
    for (id_9 = 1; 1; id_3 = id_0) begin : id_10
      assign id_3 = id_6 == 1'd0;
    end
  endgenerate
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output wand  id_4
);
  assign id_4 = 1;
  module_0(
      id_3, id_3, id_2, id_4, id_4, id_4, id_0, id_0
  );
endmodule
