Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Apr 17 19:12:07 2025
| Host         : WR_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Normal_code_timing_summary_routed.rpt -pb Normal_code_timing_summary_routed.pb -rpx Normal_code_timing_summary_routed.rpx -warn_on_violation
| Design       : Normal_code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    117         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (280)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (280)
--------------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.659        0.000                      0                   18        0.196        0.000                      0                   18       41.160        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.659        0.000                      0                   18        0.196        0.000                      0                   18       41.160        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.659ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.963ns (26.457%)  route 2.677ns (73.543%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.849     8.626    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.750 r  clk_div_u1/cnter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.750    clk_div_u1/cnter[6]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[6]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.029    88.409    clk_div_u1/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.409    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 79.659    

Slack (MET) :             79.662ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.963ns (26.465%)  route 2.676ns (73.535%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.848     8.625    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  clk_div_u1/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.749    clk_div_u1/cnter[7]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.031    88.411    clk_div_u1/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.411    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 79.662    

Slack (MET) :             79.677ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.991ns (27.019%)  route 2.677ns (72.981%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.849     8.626    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.778 r  clk_div_u1/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.778    clk_div_u1/cnter[9]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[9]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075    88.455    clk_div_u1/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.455    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 79.677    

Slack (MET) :             79.678ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.991ns (27.026%)  route 2.676ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.848     8.625    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.777 r  clk_div_u1/cnter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.777    clk_div_u1/cnter[8]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[8]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075    88.455    clk_div_u1/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         88.455    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                 79.678    

Slack (MET) :             79.759ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.963ns (27.013%)  route 2.602ns (72.987%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.774     8.551    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.675 r  clk_div_u1/cnter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.675    clk_div_u1/cnter[10]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[10]/C
                         clock pessimism              0.299    88.440    
                         clock uncertainty           -0.035    88.405    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.029    88.434    clk_div_u1/cnter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.434    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 79.759    

Slack (MET) :             79.763ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.963ns (27.029%)  route 2.600ns (72.971%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.772     8.549    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  clk_div_u1/cnter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.673    clk_div_u1/cnter[11]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/C
                         clock pessimism              0.299    88.440    
                         clock uncertainty           -0.035    88.405    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.031    88.436    clk_div_u1/cnter_reg[11]
  -------------------------------------------------------------------
                         required time                         88.436    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 79.763    

Slack (MET) :             79.779ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.989ns (27.542%)  route 2.602ns (72.458%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.774     8.551    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.150     8.701 r  clk_div_u1/cnter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.701    clk_div_u1/cnter[13]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[13]/C
                         clock pessimism              0.299    88.440    
                         clock uncertainty           -0.035    88.405    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.075    88.480    clk_div_u1/cnter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.480    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                 79.779    

Slack (MET) :             79.781ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.989ns (27.557%)  route 2.600ns (72.443%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.772     8.549    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.150     8.699 r  clk_div_u1/cnter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.699    clk_div_u1/cnter[12]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    88.141    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
                         clock pessimism              0.299    88.440    
                         clock uncertainty           -0.035    88.405    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.075    88.480    clk_div_u1/cnter_reg[12]
  -------------------------------------------------------------------
                         required time                         88.480    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 79.781    

Slack (MET) :             79.808ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.963ns (27.594%)  route 2.527ns (72.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.699     8.476    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  clk_div_u1/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     8.600    clk_div_u1/clkout_r_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    88.140    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/clkout_r_reg/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    88.408    clk_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         88.408    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                 79.808    

Slack (MET) :             79.808ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.963ns (27.578%)  route 2.529ns (72.422%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.566     5.110    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 r  clk_div_u1/cnter_reg[12]/Q
                         net (fo=2, routed)           1.064     6.593    clk_div_u1/cnter_reg_n_0_[12]
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.296     6.889 r  clk_div_u1/cnter[13]_i_4/O
                         net (fo=1, routed)           0.764     7.653    clk_div_u1/cnter[13]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.701     8.478    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.602 r  clk_div_u1/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.602    clk_div_u1/cnter[2]
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    88.140    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[2]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    88.410    clk_div_u1/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.410    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 79.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.487    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.148     1.635 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.071     1.706    clk_div_u3/cnter[1]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.098     1.804 r  clk_div_u3/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    clk_div_u3/cnter[0]_i_1__1_n_0
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     2.000    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X64Y72         FDCE (Hold_fdce_C_D)         0.121     1.608    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.487    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=14, routed)          0.187     1.838    clk_div_u3/CLK_ADC
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  clk_div_u3/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.883    clk_div_u3/clkout_r_i_1_n_0
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     2.000    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/C
                         clock pessimism             -0.513     1.487    
    SLICE_X64Y72         FDCE (Hold_fdce_C_D)         0.120     1.607    clk_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.184%)  route 0.165ns (39.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.487    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.148     1.635 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.165     1.799    clk_div_u3/cnter[1]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.101     1.900 r  clk_div_u3/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    clk_div_u3/cnter[1]_i_1_n_0
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     2.000    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X64Y72         FDCE (Hold_fdce_C_D)         0.131     1.618    clk_div_u3/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.316%)  route 0.243ns (56.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.468    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  clk_div_u1/cnter_reg[0]/Q
                         net (fo=3, routed)           0.243     1.852    clk_div_u1/cnter_reg_n_0_[0]
    SLICE_X37Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  clk_div_u1/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    clk_div_u1/cnter[0]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[0]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u1/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.277ns (56.046%)  route 0.217ns (43.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.467    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u1/cnter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.696    clk_div_u1/cnter_reg_n_0_[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.794 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.116     1.910    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.051     1.961 r  clk_div_u1/cnter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.961    clk_div_u1/cnter[5]
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.981    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[5]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.574    clk_div_u1/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.271ns (55.506%)  route 0.217ns (44.494%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.467    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u1/cnter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.696    clk_div_u1/cnter_reg_n_0_[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.794 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.116     1.910    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  clk_div_u1/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.955    clk_div_u1/cnter[4]
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.981    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[4]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.559    clk_div_u1/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.468    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u1/cnter_reg[11]/Q
                         net (fo=2, routed)           0.069     1.678    clk_div_u1/cnter_reg_n_0_[11]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  clk_div_u1/cnter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.950    clk_div_u1/data0[11]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  clk_div_u1/cnter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.058    clk_div_u1/cnter[11]
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u1/cnter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.468    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u1/cnter_reg[7]/Q
                         net (fo=2, routed)           0.069     1.678    clk_div_u1/cnter_reg_n_0_[7]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  clk_div_u1/cnter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.950    clk_div_u1/data0[7]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  clk_div_u1/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.058    clk_div_u1/cnter[7]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u1/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.399ns (64.644%)  route 0.218ns (35.356%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.468    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u1/cnter_reg[7]/Q
                         net (fo=2, routed)           0.069     1.678    clk_div_u1/cnter_reg_n_0_[7]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.822 r  clk_div_u1/cnter0_carry__0/O[3]
                         net (fo=1, routed)           0.149     1.971    clk_div_u1/data0[8]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.114     2.085 r  clk_div_u1/cnter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.085    clk_div_u1/cnter[8]
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[8]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.107     1.575    clk_div_u1/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 clk_div_u1/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.270ns (43.115%)  route 0.356ns (56.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.467    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u1/cnter_reg[3]/Q
                         net (fo=2, routed)           0.101     1.696    clk_div_u1/cnter_reg_n_0_[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.794 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.255     2.049    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     2.093 r  clk_div_u1/cnter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.093    clk_div_u1/cnter[1]
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.981    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.574    clk_div_u1/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.519    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y46   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y48   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y48   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y48   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y48   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y48   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y46   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y46   clk_div_u1/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X37Y46   clk_div_u1/cnter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y46   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y46   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X37Y48   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y46   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y46   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X37Y48   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/user_input_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 2.067ns (22.216%)  route 7.237ns (77.784%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.326     8.487 r  led_game_ctrl_u0/user_input[8]_i_1/O
                         net (fo=9, routed)           0.817     9.305    led_game_ctrl_u0/user_input_0
    SLICE_X59Y76         FDCE                                         r  led_game_ctrl_u0/user_input_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 2.089ns (22.708%)  route 7.111ns (77.292%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.691     9.200    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y76         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 2.089ns (22.708%)  route 7.111ns (77.292%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.691     9.200    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y76         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 2.089ns (22.708%)  route 7.111ns (77.292%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.691     9.200    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y76         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 2.089ns (22.830%)  route 7.062ns (77.170%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.641     9.151    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y75         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 2.089ns (22.830%)  route 7.062ns (77.170%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.641     9.151    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y75         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/led_vec_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 2.089ns (22.830%)  route 7.062ns (77.170%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.348     8.509 r  led_game_ctrl_u0/led_vec[8]_i_1/O
                         net (fo=9, routed)           0.641     9.151    led_game_ctrl_u0/led_vec[8]_i_1_n_0
    SLICE_X58Y75         FDCE                                         r  led_game_ctrl_u0/led_vec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/user_input_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 2.067ns (22.906%)  route 6.957ns (77.094%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.326     8.487 r  led_game_ctrl_u0/user_input[8]_i_1/O
                         net (fo=9, routed)           0.537     9.024    led_game_ctrl_u0/user_input_0
    SLICE_X58Y77         FDCE                                         r  led_game_ctrl_u0/user_input_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/user_input_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 2.067ns (22.906%)  route 6.957ns (77.094%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.326     8.487 r  led_game_ctrl_u0/user_input[8]_i_1/O
                         net (fo=9, routed)           0.537     9.024    led_game_ctrl_u0/user_input_0
    SLICE_X58Y77         FDCE                                         r  led_game_ctrl_u0/user_input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_vec[8]
                            (input port)
  Destination:            led_game_ctrl_u0/user_input_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 2.067ns (22.906%)  route 6.957ns (77.094%))
  Logic Levels:           4  (IBUF=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  btn_vec[8] (IN)
                         net (fo=0)                   0.000     0.000    btn_vec[8]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  btn_vec_IBUF[8]_inst/O
                         net (fo=2, routed)           4.797     6.262    led_game_ctrl_u0/btn_vec_IBUF[8]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.386 r  led_game_ctrl_u0/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.824     7.210    led_game_ctrl_u0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     7.362 r  led_game_ctrl_u0/user_input[8]_i_3/O
                         net (fo=2, routed)           0.799     8.161    led_game_ctrl_u0/user_input[8]_i_3_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.326     8.487 r  led_game_ctrl_u0/user_input[8]_i_1/O
                         net (fo=9, routed)           0.537     9.024    led_game_ctrl_u0/user_input_0
    SLICE_X58Y77         FDCE                                         r  led_game_ctrl_u0/user_input_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prng_u0/lfsr2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE                         0.000     0.000 r  prng_u0/lfsr2_reg[10]/C
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  prng_u0/lfsr2_reg[10]/Q
                         net (fo=1, routed)           0.053     0.181    prng_u0/lfsr2[10]
    SLICE_X65Y76         FDPE                                         r  prng_u0/lfsr2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            prng_u0/lfsr2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDPE                         0.000     0.000 r  prng_u0/lfsr2_reg[9]/C
    SLICE_X65Y76         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  prng_u0/lfsr2_reg[9]/Q
                         net (fo=1, routed)           0.119     0.247    prng_u0/lfsr2[9]
    SLICE_X65Y76         FDCE                                         r  prng_u0/lfsr2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr3_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            prng_u0/lfsr3_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDPE                         0.000     0.000 r  prng_u0/lfsr3_reg[9]/C
    SLICE_X59Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  prng_u0/lfsr3_reg[9]/Q
                         net (fo=1, routed)           0.120     0.248    prng_u0/lfsr3[9]
    SLICE_X59Y75         FDPE                                         r  prng_u0/lfsr3_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_game_ctrl_u0/captured_pattern_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE                         0.000     0.000 r  prng_u0/lfsr2_reg[5]/C
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  prng_u0/lfsr2_reg[5]/Q
                         net (fo=3, routed)           0.066     0.207    prng_u0/lfsr2[5]
    SLICE_X60Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.252 r  prng_u0/captured_pattern[5]_i_1/O
                         net (fo=1, routed)           0.000     0.252    led_game_ctrl_u0/D[5]
    SLICE_X60Y75         FDCE                                         r  led_game_ctrl_u0/captured_pattern_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prng_u0/lfsr2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE                         0.000     0.000 r  prng_u0/lfsr2_reg[12]/C
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  prng_u0/lfsr2_reg[12]/Q
                         net (fo=1, routed)           0.112     0.253    prng_u0/lfsr2[12]
    SLICE_X65Y76         FDPE                                         r  prng_u0/lfsr2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            prng_u0/lfsr2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDPE                         0.000     0.000 r  prng_u0/lfsr2_reg[13]/C
    SLICE_X65Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  prng_u0/lfsr2_reg[13]/Q
                         net (fo=1, routed)           0.116     0.257    prng_u0/lfsr2[13]
    SLICE_X65Y76         FDCE                                         r  prng_u0/lfsr2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr2_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prng_u0/lfsr2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE                         0.000     0.000 r  prng_u0/lfsr2_reg[14]/C
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  prng_u0/lfsr2_reg[14]/Q
                         net (fo=2, routed)           0.134     0.262    prng_u0/lfsr2[14]
    SLICE_X65Y76         FDPE                                         r  prng_u0/lfsr2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prng_u0/lfsr3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE                         0.000     0.000 r  prng_u0/lfsr3_reg[2]/C
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  prng_u0/lfsr3_reg[2]/Q
                         net (fo=2, routed)           0.134     0.262    prng_u0/lfsr3[2]
    SLICE_X63Y76         FDPE                                         r  prng_u0/lfsr3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr3_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            prng_u0/lfsr3_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDPE                         0.000     0.000 r  prng_u0/lfsr3_reg[8]/C
    SLICE_X59Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  prng_u0/lfsr3_reg[8]/Q
                         net (fo=2, routed)           0.135     0.263    prng_u0/lfsr3[8]
    SLICE_X59Y75         FDPE                                         r  prng_u0/lfsr3_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/lfsr1_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            prng_u0/lfsr1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.392%)  route 0.123ns (46.608%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDPE                         0.000     0.000 r  prng_u0/lfsr1_reg[4]/C
    SLICE_X59Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  prng_u0/lfsr1_reg[4]/Q
                         net (fo=3, routed)           0.123     0.264    prng_u0/lfsr1[4]
    SLICE_X59Y75         FDCE                                         r  prng_u0/lfsr1_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.171ns (49.973%)  route 4.176ns (50.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.609     5.153    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=14, routed)          0.997     6.667    clk_div_u3/CLK_ADC
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.179     9.970    adc_clk_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.499 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.499    adc_clk
    W6                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.439ns (51.109%)  route 1.377ns (48.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.487    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=14, routed)          0.388     2.038    clk_div_u3/CLK_ADC
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.989     3.072    adc_clk_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.302 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.302    adc_clk
    W6                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u3/clkout_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.456ns (21.417%)  route 5.343ns (78.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.343     6.799    clk_div_u3/rst_btn_IBUF
    SLICE_X64Y72         FDCE                                         f  clk_div_u3/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.495     4.859    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/clkout_r_reg/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u3/cnter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.456ns (21.417%)  route 5.343ns (78.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.343     6.799    clk_div_u3/rst_btn_IBUF
    SLICE_X64Y72         FDCE                                         f  clk_div_u3/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.495     4.859    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u3/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.456ns (21.417%)  route 5.343ns (78.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.343     6.799    clk_div_u3/rst_btn_IBUF
    SLICE_X64Y72         FDCE                                         f  clk_div_u3/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.495     4.859    clk_div_u3/CLK
    SLICE_X64Y72         FDCE                                         r  clk_div_u3/cnter_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/clkout_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/clkout_r_reg/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[3]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[4]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.456ns (22.066%)  route 5.143ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.143     6.599    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445     4.810    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/cnter_reg[5]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.456ns (22.548%)  route 5.002ns (77.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          5.002     6.458    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y47         FDCE                                         f  clk_div_u1/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446     4.811    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.224ns (9.374%)  route 2.168ns (90.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.168     2.393    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y48         FDCE                                         f  clk_div_u1/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.224ns (9.374%)  route 2.168ns (90.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.168     2.393    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y48         FDCE                                         f  clk_div_u1/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[10]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.224ns (9.374%)  route 2.168ns (90.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.168     2.393    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y48         FDCE                                         f  clk_div_u1/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[11]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.224ns (9.374%)  route 2.168ns (90.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.168     2.393    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y48         FDCE                                         f  clk_div_u1/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[12]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.224ns (9.374%)  route 2.168ns (90.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.168     2.393    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y48         FDCE                                         f  clk_div_u1/cnter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u1/cnter_reg[13]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.224ns (9.131%)  route 2.232ns (90.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.232     2.456    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y47         FDCE                                         f  clk_div_u1/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[6]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.224ns (9.131%)  route 2.232ns (90.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.232     2.456    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y47         FDCE                                         f  clk_div_u1/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[7]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.224ns (9.131%)  route 2.232ns (90.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.232     2.456    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y47         FDCE                                         f  clk_div_u1/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[8]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.456ns  (logic 0.224ns (9.131%)  route 2.232ns (90.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.232     2.456    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y47         FDCE                                         f  clk_div_u1/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.833     1.982    clk_div_u1/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_u1/cnter_reg[9]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            clk_div_u1/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.224ns (8.935%)  route 2.286ns (91.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_btn_IBUF_inst/O
                         net (fo=89, routed)          2.286     2.510    clk_div_u1/rst_btn_IBUF
    SLICE_X37Y46         FDCE                                         f  clk_div_u1/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.981    clk_div_u1/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_u1/clkout_r_reg/C





