{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491186155923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491186155928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 22:22:35 2017 " "Processing started: Sun Apr 02 22:22:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491186155928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186155928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186155929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491186156388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491186156388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbi_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pbi_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pbi_bridge-behavior " "Found design unit 1: pbi_bridge-behavior" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491186169988 ""} { "Info" "ISGN_ENTITY_NAME" "1 pbi_bridge " "Found entity 1: pbi_bridge" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491186169988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186169988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbi_bridge " "Elaborating entity \"pbi_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491186170025 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data pbi_bridge.vhd(44) " "VHDL Process Statement warning at pbi_bridge.vhd(44): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491186170027 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[0\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170028 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[1\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170028 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[2\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170028 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[3\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170029 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[4\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170029 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[5\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170029 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[6\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170029 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] pbi_bridge.vhd(44) " "Inferred latch for \"data\[7\]\" at pbi_bridge.vhd(44)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186170029 "|pbi_bridge"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\$latch " "Latch data\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addr_latch\[9\] " "Ports D and ENA on the latch are fed by the same signal addr_latch\[9\]" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491186170789 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491186170789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\$latch " "Latch data\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addr_latch\[8\] " "Ports D and ENA on the latch are fed by the same signal addr_latch\[8\]" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491186170789 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491186170789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\$latch " "Latch data\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addr_latch\[9\] " "Ports D and ENA on the latch are fed by the same signal addr_latch\[9\]" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491186170789 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491186170789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\$latch " "Latch data\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addr_latch\[8\] " "Ports D and ENA on the latch are fed by the same signal addr_latch\[8\]" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491186170789 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491186170789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491186170931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491186171691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491186171691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_reset " "No output dependent on input pin \"n_reset\"" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491186171767 "|pbi_bridge|n_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491186171767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491186171767 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491186171767 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1491186171767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491186171767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491186171767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491186171796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 22:22:51 2017 " "Processing ended: Sun Apr 02 22:22:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491186171796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491186171796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491186171796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491186171796 ""}
