# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue May 09 13:23:23 2017
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ite375pc08, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CMPE310/proj/proj1/simfiles/proj1/pcb/specctra.did
# Current time = Tue May 09 13:23:23 2017
# PCB F:/CMPE310/proj/proj1/simfiles/proj1/pcb
# Master Unit set up as: MIL 100
# PCB Limits xlo= 10.0000 ylo=-1180.0000 xhi=12990.0000 yhi=12390.0000
# Total 81 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 1294, Vias Processed 499
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 136, Images Processed 126, Padstacks Processed 27
# Nets Processed 269, Net Terminals 1671
# PCB Area=139240000.000  EIC=99  Area/EIC=1406464.646  SMDs=0
# Total Pin Count: 1390
# Signal Connections Created 17
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 17
# Signal Layers 2 Power Layers 2
# Wire Junctions 240, at vias 147 Total Vias 499
# Percent Connected   97.64
# Manhattan Length 2569144.0000 Horizontal 1382826.9700 Vertical 1186317.0300
# Routed Length 2568036.2000 Horizontal 1297826.8000 Vertical 1270209.4000
# Ratio Actual / Manhattan   0.9996
# Unconnected Length 64995.5000 Horizontal 42632.0000 Vertical 22363.5000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/sabbir1/AppData/Local/Temp/#Taaaaej13772.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue May 09 13:23:24 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 17
# Signal Layers 2 Power Layers 2
# Wire Junctions 240, at vias 147 Total Vias 499
# Percent Connected   97.64
# Manhattan Length 2569144.0000 Horizontal 1382826.9700 Vertical 1186317.0300
# Routed Length 2568036.2000 Horizontal 1297826.8000 Vertical 1270209.4000
# Ratio Actual / Manhattan   0.9996
# Unconnected Length 64995.5000 Horizontal 42632.0000 Vertical 22363.5000
# Start Route Pass 1 of 25
# Routing 1301 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 953 Successes 953 Failures 0 Vias 538
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 25
# 248 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 11 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 9 Successes 9 Failures 0 Vias 544
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 0 Successes 0 Failures 0 Vias 544
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:03  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     0|   0|    6|  538|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|     0|     0|   0|    6|  544|    0|   0|100|  0:00:01|  0:00:03|
# Route    |  3|     0|     0|   0|    6|  544|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 6
# Signal Layers 2 Power Layers 2
# Wire Junctions 242, at vias 152 Total Vias 544
# Percent Connected   99.17
# Manhattan Length 2569604.0000 Horizontal 1382502.7800 Vertical 1187101.2200
# Routed Length 2582340.0237 Horizontal 1307692.8000 Vertical 1274675.4000
# Ratio Actual / Manhattan   1.0050
# Unconnected Length 57319.5000 Horizontal 38439.0000 Vertical 18880.5000
clean 5
# Current time = Tue May 09 13:23:25 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 6
# Signal Layers 2 Power Layers 2
# Wire Junctions 242, at vias 152 Total Vias 544
# Percent Connected   99.17
# Manhattan Length 2569604.0000 Horizontal 1382502.7800 Vertical 1187101.2200
# Routed Length 2582340.0237 Horizontal 1307692.8000 Vertical 1274675.4000
# Ratio Actual / Manhattan   1.0050
# Unconnected Length 57319.5000 Horizontal 38439.0000 Vertical 18880.5000
# Start Clean Pass 1 of 5
# Routing 1343 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 954 Successes 954 Failures 0 Vias 513
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Clean Pass 2 of 5
# Routing 1323 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 956 Successes 956 Failures 0 Vias 509
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Clean Pass 3 of 5
# Routing 1318 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 957 Successes 957 Failures 0 Vias 507
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Clean Pass 4 of 5
# Routing 1312 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 958 Successes 958 Failures 0 Vias 507
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Clean Pass 5 of 5
# Routing 1311 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 957 Successes 957 Failures 0 Vias 507
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 5 of 5
# Cpu Time = 0:00:08  Elapsed Time = 0:00:06
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     9|     0|   0|    6|  538|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|     0|     0|   0|    6|  544|    0|   0|100|  0:00:01|  0:00:03|
# Route    |  3|     0|     0|   0|    6|  544|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    |  4|     0|     0|   0|    6|  513|    0|   0|   |  0:00:02|  0:00:05|
# Clean    |  5|     0|     0|   0|    6|  509|    0|   0|   |  0:00:01|  0:00:06|
# Clean    |  6|     0|     0|   0|    6|  507|    0|   0|   |  0:00:02|  0:00:08|
# Clean    |  7|     0|     0|   0|    6|  507|    0|   0|   |  0:00:02|  0:00:10|
# Clean    |  8|     0|     0|   0|    6|  507|    0|   0|   |  0:00:01|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 6
# Signal Layers 2 Power Layers 2
# Wire Junctions 245, at vias 149 Total Vias 507
# Percent Connected   99.17
# Manhattan Length 2568444.3000 Horizontal 1381571.7800 Vertical 1186872.5200
# Routed Length 2574568.9000 Horizontal 1301270.6000 Vertical 1273298.3000
# Ratio Actual / Manhattan   1.0024
# Unconnected Length 57319.5000 Horizontal 38439.0000 Vertical 18880.5000
write routes (changed_only) (reset_changed) C:/Users/sabbir1/AppData/Local/Temp/#Taaaaek13772.tmp
# Routing Written to File C:/Users/sabbir1/AppData/Local/Temp/#Taaaaek13772.tmp
quit
