# Microprocessor Design Bootcamp

The goal of this Bootcamp is to design RISC-V chip.

## Day 1: Logisim Evolution Labs

- [x] Lab 1: 2-way, 1-Bit Multiplexer
- [x] Lab 2: Boolean Logic to Digital Circuits
- [x] Lab 3: Encoder
- [x] Lab 4: Logic Unit
- [x] Lab 5: Timers

## Day 2: 8-bit CPU in Logisim

- [x] PC
- [x] Instruction Decoder
- [x] ROM
- [x] ALU
- [x] Register File

## Day 3: 8-bit CPU in Verilog

- [x] PC
- [x] Instruction Decoder
- [x] ROM
- [x] ALU
- [x] Register File
- [x] Test Bench

## Day 4: Golden Model; 32-bit miniRV in Verilog

- [x] Golden Model for small CPU of Day 3
- [x] Per tick difftesting
- [x] miniRV 8 instruction
- [x] RAM
- [x] ROM
- [x] Golden Model for miniRV
- [x] Randomized difftesting

## Day 5

- [x] VGA simple graphics

## Day 6,7

- [x] Abstract Machine
- [x] Putchar
- [x] Uart status
- [x] Timer
- [x] Mario

## Day 8,9

- [x] Simple Bus
- [x] ifu/lsu
- [x] CPU state machine

## Day 10

- [x] SoC

