// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SbpctlModule(
  input         clock,
  input         reset,
  input         w_wen,
  input  [63:0] w_wdata,
  output [63:0] rdata,
  output        regOut_LOOP_ENABLE,
  output        regOut_RAS_ENABLE,
  output        regOut_SC_ENABLE,
  output        regOut_TAGE_ENABLE,
  output        regOut_BIM_ENABLE,
  output        regOut_BTB_ENABLE,
  output        regOut_UBTB_ENABLE
);

  reg reg_LOOP_ENABLE;
  reg reg_RAS_ENABLE;
  reg reg_SC_ENABLE;
  reg reg_TAGE_ENABLE;
  reg reg_BIM_ENABLE;
  reg reg_BTB_ENABLE;
  reg reg_UBTB_ENABLE;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      reg_LOOP_ENABLE <= 1'h1;
      reg_RAS_ENABLE <= 1'h1;
      reg_SC_ENABLE <= 1'h1;
      reg_TAGE_ENABLE <= 1'h1;
      reg_BIM_ENABLE <= 1'h1;
      reg_BTB_ENABLE <= 1'h1;
      reg_UBTB_ENABLE <= 1'h1;
    end
    else if (w_wen) begin
      reg_LOOP_ENABLE <= w_wdata[6];
      reg_RAS_ENABLE <= w_wdata[5];
      reg_SC_ENABLE <= w_wdata[4];
      reg_TAGE_ENABLE <= w_wdata[3];
      reg_BIM_ENABLE <= w_wdata[2];
      reg_BTB_ENABLE <= w_wdata[1];
      reg_UBTB_ENABLE <= w_wdata[0];
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        reg_LOOP_ENABLE = _RANDOM[/*Zero width*/ 1'b0][0];
        reg_RAS_ENABLE = _RANDOM[/*Zero width*/ 1'b0][1];
        reg_SC_ENABLE = _RANDOM[/*Zero width*/ 1'b0][2];
        reg_TAGE_ENABLE = _RANDOM[/*Zero width*/ 1'b0][3];
        reg_BIM_ENABLE = _RANDOM[/*Zero width*/ 1'b0][4];
        reg_BTB_ENABLE = _RANDOM[/*Zero width*/ 1'b0][5];
        reg_UBTB_ENABLE = _RANDOM[/*Zero width*/ 1'b0][6];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        reg_LOOP_ENABLE = 1'h1;
        reg_RAS_ENABLE = 1'h1;
        reg_SC_ENABLE = 1'h1;
        reg_TAGE_ENABLE = 1'h1;
        reg_BIM_ENABLE = 1'h1;
        reg_BTB_ENABLE = 1'h1;
        reg_UBTB_ENABLE = 1'h1;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign rdata =
    {57'h0,
     reg_LOOP_ENABLE,
     reg_RAS_ENABLE,
     reg_SC_ENABLE,
     reg_TAGE_ENABLE,
     reg_BIM_ENABLE,
     reg_BTB_ENABLE,
     reg_UBTB_ENABLE};
  assign regOut_LOOP_ENABLE = reg_LOOP_ENABLE;
  assign regOut_RAS_ENABLE = reg_RAS_ENABLE;
  assign regOut_SC_ENABLE = reg_SC_ENABLE;
  assign regOut_TAGE_ENABLE = reg_TAGE_ENABLE;
  assign regOut_BIM_ENABLE = reg_BIM_ENABLE;
  assign regOut_BTB_ENABLE = reg_BTB_ENABLE;
  assign regOut_UBTB_ENABLE = reg_UBTB_ENABLE;
endmodule

