<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="3"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/per_frame_href" gui_info="Trigger Setup=0"/>
    <Object name="u_ila_0_ov7725_capture_data_1_cmod_rgb_HSYNC" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cam_pclk_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/clken"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:0]"/>
        <Option Id="NAME.CUSTOM" value="clk_en_d[3]"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/clken_d[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/clken_d[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/clken_d[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/clken_d[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/per_frame_href"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[9]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[8]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[9]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[8]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[9]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[8]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[9]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[8]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[9]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[8]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/ram_raddr_d3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftin_d1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/shiftout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps0x_d2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[7]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[6]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[5]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[4]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[3]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[2]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[1]"/>
        <net name="design_1_i/VIP_Sobel_Edge_Detec_0/inst/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/taps1x[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_ACTIVE_VIDEO"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:16]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[23]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[22]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[21]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[20]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[19]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[18]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[17]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA[16]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[7]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[6]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[5]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[4]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[3]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[2]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[1]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:8]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[15]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[14]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[13]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[12]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[11]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[10]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[9]"/>
        <net name="design_1_i/ov7725_capture_data_1_cmod_rgb_DATA_2[8]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rgb2lcd_0/lcd_de"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_ACTIVE_VIDEO"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[23]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[22]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[21]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[20]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[19]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[18]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[17]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[16]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[15]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[14]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[13]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[12]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[11]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[10]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[9]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[8]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[7]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[6]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[5]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[4]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[3]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[2]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[1]"/>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_DATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_HSYNC"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_axi4s_vid_out_0_vid_io_out_VSYNC"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[23]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[22]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[21]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[20]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[19]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[18]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[17]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[16]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[15]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[14]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[13]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[12]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[11]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[10]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[9]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[8]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[7]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[6]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[5]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[4]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[3]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[2]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[1]"/>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/v_vid_in_axi4s_0_video_out_TUSER"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="lcd_rgb_tri_i_10"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="lcd_rgb_tri_i_15"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="lcd_rgb_tri_i_4"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_lcd_id[2]"/>
        <net name="u_ila_0_lcd_id[1]"/>
        <net name="u_ila_0_lcd_id[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_ov7725_capture_data_1_cmod_rgb_HSYNC"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_ov7725_capture_data_1_cmod_rgb_VSYNC"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_ov7725_capture_data_1_cmos_frame_ce"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_v_vid_in_axi4s_0_video_out_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_v_vid_in_axi4s_0_video_out_TVALID"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
