VCD info: dumpfile soc_tb.vcd opened for output.

╔══════════════════════════════════════════════════════════════╗
║     SoC MMIO Testbench — MMIO + Bubble Sort Integration    ║
╠══════════════════════════════════════════════════════════════╣
║  Program  : ../hex/sort_imem.txt                             ║
║  Halt     : 0x00000200                                     ║
║  CPU_DONE : 0x00000200                                     ║
║  Timeout  : 200000 cycles                                 ║
║  IMEM     : 1024 words (10-bit addr)                   ║
║  DMEM     : 4096 words (12-bit addr)                  ║
╚══════════════════════════════════════════════════════════════╝

──────────────────────────────────────────────────
  PHASE A: Basic MMIO Infrastructure Tests
──────────────────────────────────────────────────

[A1] CTRL read — expect idle (0)
[A2] IMEM sequential W+R (8 words)
[A3] DMEM sequential W+R (8 words)
[A4] Write-after-write — last value wins
[A5] Read-after-read — non-destructive
[A6] Random IMEM W+R (64 entries)
  Checked 56 IMEM addresses
[A7] Random DMEM W+R (64 entries)
  Checked 57 DMEM addresses
[A8] Mixed IMEM/DMEM interleaved (64 writes)
  Checked 162 total addresses

──────────────────────────────────────────────────
  PHASE B: Bubble Sort Integration Test
──────────────────────────────────────────────────

[B1] Loading hex file...
WARNING: ../tb/soc_tb.v:299: $readmemh(../hex/sort_imem.txt): Not enough words in the file for the requested range [0:4095].
  Loaded (HEX):    ../hex/sort_imem.txt
  First 8 words:
    [0x00000000] = 0xe92d4800
    [0x00000004] = 0xe28db004
    [0x00000008] = 0xe24dd038
    [0x0000000c] = 0xe59f3104
    [0x00000010] = 0xe24bc038
    [0x00000014] = 0xe1a0e003
    [0x00000018] = 0xe8be000f
    [0x0000001c] = 0xe8ac000f
  Placing halt (B . = 0xeafffffe) at word 128 (byte 0x00000200)
  Hex data extent: 1024 words (4096 bytes)
  Hardware depths: IMEM=1024 words, DMEM=4096 words
  Will load: IMEM=1024 words, DMEM=4096 words (full BRAM)
[B2] Resetting SoC...
[B3] Writing 1024 words to IMEM via MMIO (full BRAM depth)...
  IMEM load complete.
[B3.5] Immediate IMEM readback after load...
  IMEM[0] = 0xe92d4800 (expect 0xe92d4800)
  IMEM[128] = 0xeafffffe (expect 0xeafffffe = halt)
[B4] Writing 4096 words to DMEM via MMIO (full BRAM depth)...
  DMEM load complete.
[B5] Readback spot-check...
  IMEM[0]         = 0xe92d4800 (expect 0xe92d4800)
  IMEM[128]      = 0xeafffffe (expect 0xeafffffe = B .)
  DMEM[128]      = 0xeafffffe (expect 0xeafffffe = B .)
[B6] Initialising CPU registers...
[B7] Asserting external start pin...
  System busy (req_rdy=0) — CPU running
[B8] Running CPU (timeout=200000 cycles)...
  halt_addr = 0x00000200

  C001 PC=00000008 ireg=e92d4800 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       pipe: ID=00000000 EX1=fffffffc EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C002 PC=0000000c ireg=e28db004 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       pipe: ID=00000004 EX1=00000000 EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C003 PC=00000010 ireg=e24dd038 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       pipe: ID=00000008 EX1=00000004 EX2=00000000 EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C004 PC=00000014 ireg=e59f3104 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       pipe: ID=0000000c EX1=00000008 EX2=00000004 EX3=00000000 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C005 PC=00000018 ireg=e24bc038 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       pipe: ID=00000010 EX1=0000000c EX2=00000008 EX3=00000004 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C006 PC=00000018 ireg=e24bc038 BDTU=IDLE    busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=00000000
       BDTU: state=IDLE    rem=0000 addr=00000000 wr=0 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=0
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C007 PC=00000018 ireg=e24bc038 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=fffffff8 wdata=00000000 SP=00000000
       BDTU: state=BDT_XFR rem=4800 addr=fffffff8 wr=0 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=13
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C008 PC=00000018 ireg=e24bc038 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=fffffffc wdata=00000000 SP=00000000
       BDTU: state=BDT_XFR rem=4000 addr=fffffffc wr=0 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=13
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C009 PC=00000018 ireg=e24bc038 BDTU=MEMDRAI busy=1 mc_mem=1 mw_mem=0 wen=1 addr=fffffff8 wdata=00000000 SP=00000000
       BDTU: state=MEMDRAI rem=0000 addr=00000000 wr=1 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=13
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  WR C00009: [fffffff8]->w1073741822 = 00000000 (0) BDTU  (MEM_PC=00000000)
  C010 PC=00000018 ireg=e24bc038 BDTU=BDT_WB  busy=1 mc_mem=1 mw_mem=0 wen=1 addr=fffffffc wdata=00000200 SP=00000000
       BDTU: state=BDT_WB  rem=0000 addr=00000000 wr=1 rd=0 wen1=0 wen2=1 waddr1=0 waddr2=13
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  WR C00010: [fffffffc]->w1073741823 = 00000200 (512) BDTU  (MEM_PC=00000000)
  RF C00010: R13 <- fffffff8 (-8) [BDTU_P2]
  C011 PC=00000018 ireg=e24bc038 BDTU=DONE    busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       BDTU: state=DONE    rem=0000 addr=00000000 wr=0 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=13
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C012 PC=00000018 ireg=e24bc038 BDTU=DRAIN   busy=0 mc_mem=1 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000010 EX1=0000000c EX2=fffffffc EX3=00000008 MEM=00000000 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  >>> BDTU FLUSH C00012: redirecting PC to 00000004 (pc_plus4_mem)
  C013 PC=00000004 ireg=00000000 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000010 EX1=fffffffc EX2=fffffffc EX3=fffffffc MEM=00000000 WB=00000000
       valid: ID=0 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C014 PC=00000008 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000014 EX1=00000010 EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=00000000
       valid: ID=0 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C015 PC=0000000c ireg=e28db004 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000004 EX1=00000014 EX2=00000010 EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C016 PC=00000010 ireg=e24dd038 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000008 EX1=00000004 EX2=00000014 EX3=00000010 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C017 PC=00000014 ireg=e59f3104 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=0000000c EX1=00000008 EX2=00000004 EX3=00000014 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C018 PC=00000018 ireg=e24bc038 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=fffffff8
       pipe: ID=00000010 EX1=0000000c EX2=00000008 EX3=00000004 MEM=00000010 WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C019 PC=0000001c ireg=e1a0e003 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000200 wdata=00000000 SP=fffffff8
       pipe: ID=00000014 EX1=00000010 EX2=0000000c EX3=00000008 MEM=00000014 WB=00000010
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C020 PC=0000001c ireg=e1a0e003 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=fffffff8 wdata=00000000 SP=fffffff8
       pipe: ID=00000014 EX1=00000010 EX2=fffffffc EX3=0000000c MEM=00000004 WB=00000014
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C021 PC=00000020 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=fffffff8 wdata=fffffff8 SP=fffffff8
       pipe: ID=00000018 EX1=00000014 EX2=00000010 EX3=fffffffc MEM=00000008 WB=00000004
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  RF C00021: R11 <- fffffffc (-4) [WB]  (WB_PC=00000004)
  C022 PC=00000020 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000118 wdata=00000000 SP=fffffff8
       pipe: ID=00000018 EX1=00000014 EX2=fffffffc EX3=00000010 MEM=0000000c WB=00000008
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  RD C00022: [00000118]->w0070  dest=R3   (MEM_PC=0000000c)
  RF C00022: R13 <- ffffffc0 (-64) [WB]  (WB_PC=00000008)
  C023 PC=00000020 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000018 EX1=00000014 EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=0000000c
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  RF C00023: R3  <- 0000011c (284) [WB]  (WB_PC=0000000c)
  C024 PC=00000024 ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=fffffffc wdata=00000000 SP=ffffffc0
       pipe: ID=0000001c EX1=00000018 EX2=00000014 EX3=fffffffc MEM=00000010 WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C025 PC=00000024 ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=0000001c EX1=00000018 EX2=fffffffc EX3=00000014 MEM=fffffffc WB=00000010
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  RF C00025: R12 <- ffffffc4 (-60) [WB]  (WB_PC=00000010)
  C026 PC=00000024 ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=0000001c EX1=00000018 EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C027 PC=00000024 ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=0000011c wdata=00000200 SP=ffffffc0
       pipe: ID=0000001c EX1=00000018 EX2=fffffffc EX3=fffffffc MEM=00000014 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C028 PC=00000028 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000020 EX1=0000001c EX2=00000018 EX3=fffffffc MEM=fffffffc WB=00000014
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  RF C00028: R14 <- 0000011c (284) [WB]  (WB_PC=00000014)
  C029 PC=0000002c ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000024 EX1=00000020 EX2=0000001c EX3=00000018 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C030 PC=00000030 ireg=e89e0003 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000028 EX1=00000024 EX2=00000020 EX3=0000001c MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C031 PC=00000030 ireg=e89e0003 BDTU=IDLE    busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       BDTU: state=IDLE    rem=0000 addr=00000000 wr=0 rd=0 wen1=0 wen2=0 waddr1=0 waddr2=13
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C032 PC=00000030 ireg=e89e0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=0000011c wdata=00000000 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000f addr=0000011c wr=0 rd=1 wen1=0 wen2=0 waddr1=0 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C033 PC=00000030 ireg=e89e0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000120 wdata=00000000 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000e addr=00000120 wr=0 rd=1 wen1=1 wen2=0 waddr1=0 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  RF C00033: R0  <- 00000143 (323) [BDTU_P1]
  C034 PC=00000030 ireg=e89e0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000124 wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000c addr=00000124 wr=0 rd=1 wen1=1 wen2=0 waddr1=1 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  RF C00034: R1  <- 0000007b (123) [BDTU_P1]
  C035 PC=00000030 ireg=e89e0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=00000128 wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_XFR rem=0008 addr=00000128 wr=0 rd=1 wen1=1 wen2=0 waddr1=2 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  RF C00035: R2  <- fffffe39 (-455) [BDTU_P1]
  C036 PC=00000030 ireg=e89e0003 BDTU=BDT_LST busy=1 mc_mem=1 mw_mem=0 wen=0 addr=0000012c wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_LST rem=0000 addr=0000012c wr=0 rd=0 wen1=1 wen2=0 waddr1=3 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  RF C00036: R3  <- 00000002 (2) [BDTU_P1]
  C037 PC=00000030 ireg=e89e0003 BDTU=BDT_WB  busy=1 mc_mem=1 mw_mem=0 wen=0 addr=0000012c wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_WB  rem=0000 addr=0000012c wr=0 rd=0 wen1=0 wen2=1 waddr1=3 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  RF C00037: R14 <- 0000012c (300) [BDTU_P2]
  C038 PC=00000030 ireg=e89e0003 BDTU=DONE    busy=1 mc_mem=1 mw_mem=0 wen=0 addr=0000012c wdata=00000143 SP=ffffffc0
       BDTU: state=DONE    rem=0000 addr=0000012c wr=0 rd=0 wen1=0 wen2=0 waddr1=3 waddr2=14
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C039 PC=00000030 ireg=e89e0003 BDTU=DRAIN   busy=0 mc_mem=1 mw_mem=0 wen=0 addr=0000011c wdata=00000000 SP=ffffffc0
       pipe: ID=00000028 EX1=00000024 EX2=fffffffc EX3=00000020 MEM=00000018 WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  >>> BDTU FLUSH C00039: redirecting PC to 0000001c (pc_plus4_mem)
  C040 PC=0000001c ireg=00000000 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=0000011c wdata=00000000 SP=ffffffc0
       pipe: ID=00000028 EX1=fffffffc EX2=fffffffc EX3=fffffffc MEM=00000018 WB=00000018
       valid: ID=0 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C041 PC=00000020 ireg=e3a03000 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=0000002c EX1=00000028 EX2=fffffffc EX3=fffffffc MEM=fffffffc WB=00000018
       valid: ID=0 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C042 PC=00000024 ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=0000001c EX1=0000002c EX2=00000028 EX3=fffffffc MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=0 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C043 PC=00000028 ireg=e8be000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000020 EX1=0000001c EX2=0000002c EX3=00000028 MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=0 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C044 PC=0000002c ireg=e8ac000f BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000000 SP=ffffffc0
       pipe: ID=00000024 EX1=00000020 EX2=0000001c EX3=0000002c MEM=fffffffc WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=0  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C045 PC=00000030 ireg=e89e0003 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000143 wdata=00000143 SP=ffffffc0
       pipe: ID=00000028 EX1=00000024 EX2=00000020 EX3=0000001c MEM=00000028 WB=fffffffc
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=0 if2=0 id=0 ex1=0 ex2=0 ex3=0 mem=0
  C046 PC=00000034 ireg=e88c0003 BDTU=IDLE    busy=0 mc_mem=0 mw_mem=0 wen=0 addr=00000000 wdata=00000002 SP=ffffffc0
       pipe: ID=0000002c EX1=00000028 EX2=00000024 EX3=00000020 MEM=0000002c WB=00000028
       valid: ID=1 EX1=1 EX2=1 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=0 ex3=0 mem=0
  C047 PC=00000034 ireg=e88c0003 BDTU=IDLE    busy=1 mc_mem=1 mw_mem=0 wen=0 addr=0000012c wdata=00000143 SP=ffffffc0
       BDTU: state=IDLE    rem=0000 addr=0000012c wr=0 rd=0 wen1=0 wen2=0 waddr1=3 waddr2=14
       pipe: ID=0000002c EX1=00000028 EX2=fffffffc EX3=00000024 MEM=0000001c WB=0000002c
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C048 PC=00000034 ireg=e88c0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=ffffffc4 wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000f addr=ffffffc4 wr=0 rd=0 wen1=0 wen2=0 waddr1=3 waddr2=12
       pipe: ID=0000002c EX1=00000028 EX2=fffffffc EX3=00000024 MEM=0000001c WB=0000002c
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C049 PC=00000034 ireg=e88c0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=0 addr=ffffffc8 wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000e addr=ffffffc8 wr=0 rd=0 wen1=0 wen2=0 waddr1=3 waddr2=12
       pipe: ID=0000002c EX1=00000028 EX2=fffffffc EX3=00000024 MEM=0000001c WB=0000002c
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  C050 PC=00000034 ireg=e88c0003 BDTU=BDT_XFR busy=1 mc_mem=1 mw_mem=0 wen=1 addr=ffffffc4 wdata=00000143 SP=ffffffc0
       BDTU: state=BDT_XFR rem=000c addr=ffffffcc wr=1 rd=0 wen1=0 wen2=0 waddr1=3 waddr2=12
       pipe: ID=0000002c EX1=00000028 EX2=fffffffc EX3=00000024 MEM=0000001c WB=0000002c
       valid: ID=1 EX1=1 EX2=0 EX3=1  stalls: if1=1 if2=1 id=1 ex1=1 ex2=1 ex3=1 mem=1
  WR C00050: [ffffffc4]->w1073741809 = 00000143 (323) BDTU  (MEM_PC=0000001c)
  WR C00051: [ffffffc8]->w1073741810 = 0000007b (123) BDTU  (MEM_PC=0000001c)
  WR C00052: [ffffffcc]->w1073741811 = fffffe39 (-455) BDTU  (MEM_PC=0000001c)
  WR C00053: [ffffffd0]->w1073741812 = 00000002 (2) BDTU  (MEM_PC=0000001c)
  RF C00053: R12 <- ffffffd4 (-44) [BDTU_P2]
  >>> BDTU FLUSH C00055: redirecting PC to 00000020 (pc_plus4_mem)
  RF C00065: R0  <- 00000062 (98) [BDTU_P1]
  RF C00066: R1  <- 0000007d (125) [BDTU_P1]
  RF C00067: R2  <- 0000000a (10) [BDTU_P1]
  RF C00068: R3  <- 00000041 (65) [BDTU_P1]
  RF C00069: R14 <- 0000013c (316) [BDTU_P2]
  >>> BDTU FLUSH C00071: redirecting PC to 00000024 (pc_plus4_mem)
  WR C00082: [ffffffd4]->w1073741813 = 00000062 (98) BDTU  (MEM_PC=00000024)
  WR C00083: [ffffffd8]->w1073741814 = 0000007d (125) BDTU  (MEM_PC=00000024)
  WR C00084: [ffffffdc]->w1073741815 = 0000000a (10) BDTU  (MEM_PC=00000024)
  WR C00085: [ffffffe0]->w1073741816 = 00000041 (65) BDTU  (MEM_PC=00000024)
  RF C00085: R12 <- ffffffe4 (-28) [BDTU_P2]
  >>> BDTU FLUSH C00087: redirecting PC to 00000028 (pc_plus4_mem)
  RF C00097: R0  <- ffffffc8 (-56) [BDTU_P1]
  RF C00098: R1  <- 00000000 (0) [BDTU_P1]
  >>> BDTU FLUSH C00100: redirecting PC to 0000002c (pc_plus4_mem)
  WR C00111: [ffffffe4]->w1073741817 = ffffffc8 (-56) BDTU  (MEM_PC=0000002c)
  WR C00112: [ffffffe8]->w1073741818 = 00000000 (0) BDTU  (MEM_PC=0000002c)
  >>> BDTU FLUSH C00113: redirecting PC to 00000030 (pc_plus4_mem)
  RF C00122: R3  <- 00000000 (0) [WB]  (WB_PC=00000030)
  WR C00125: [fffffff4]->w1073741821 = 00000000 (0) STR   (MEM_PC=00000034)
  RD C00133: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C00134: R3  <- 00000000 (0) [WB]  (WB_PC=000000f8)
  RD C00146: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C00147: R3  <- 00000000 (0) [WB]  (WB_PC=0000003c)
  RF C00152: R3  <- 00000001 (1) [WB]  (WB_PC=00000040)
  WR C00155: [fffffff0]->w1073741820 = 00000001 (1) STR   (MEM_PC=00000044)
  RD C00163: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00164: R3  <- 00000001 (1) [WB]  (WB_PC=000000e0)
  RD C00176: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00177: R3  <- 00000001 (1) [WB]  (WB_PC=0000004c)
  RF C00182: R3  <- 00000004 (4) [WB]  (WB_PC=00000050)
  RF C00186: R3  <- 00000000 (0) [WB]  (WB_PC=00000054)
  RF C00190: R3  <- fffffffc (-4) [WB]  (WB_PC=00000058)
  RD C00193: [ffffffc8]->w1073741810  dest=R2   (MEM_PC=0000005c)
  RD C00194: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00194: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C00195: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00200: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00204: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00208: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00211: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00212: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C00218: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C00219: R3  <- 00000001 (1) [WB]  (WB_PC=0000007c)
  RF C00224: R3  <- 00000004 (4) [WB]  (WB_PC=00000080)
  RF C00228: R3  <- 00000000 (0) [WB]  (WB_PC=00000084)
  RF C00232: R3  <- fffffffc (-4) [WB]  (WB_PC=00000088)
  RD C00235: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=0000008c)
  RF C00236: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C00240: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C00241: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C00242: R3  <- 00000000 (0) [WB]  (WB_PC=00000094)
  RF C00247: R3  <- 00000000 (0) [WB]  (WB_PC=00000098)
  RF C00251: R3  <- fffffffc (-4) [WB]  (WB_PC=0000009c)
  RF C00255: R3  <- fffffff8 (-8) [WB]  (WB_PC=000000a0)
  RD C00258: [ffffffc4]->w1073741809  dest=R2   (MEM_PC=000000a4)
  RD C00259: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C00259: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C00260: R3  <- 00000001 (1) [WB]  (WB_PC=000000a8)
  RF C00265: R3  <- 00000004 (4) [WB]  (WB_PC=000000ac)
  RF C00269: R3  <- 00000000 (0) [WB]  (WB_PC=000000b0)
  RF C00273: R3  <- fffffffc (-4) [WB]  (WB_PC=000000b4)
  WR C00276: [ffffffc8]->w1073741810 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C00277: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C00278: R3  <- 00000000 (0) [WB]  (WB_PC=000000bc)
  RF C00283: R3  <- 00000000 (0) [WB]  (WB_PC=000000c0)
  RF C00287: R3  <- fffffffc (-4) [WB]  (WB_PC=000000c4)
  RD C00291: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C00291: R3  <- fffffff8 (-8) [WB]  (WB_PC=000000c8)
  RF C00292: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C00296: [ffffffc4]->w1073741809 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C00297: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00298: R3  <- 00000001 (1) [WB]  (WB_PC=000000d4)
  RF C00303: R3  <- 00000002 (2) [WB]  (WB_PC=000000d8)
  WR C00306: [fffffff0]->w1073741820 = 00000002 (2) STR   (MEM_PC=000000dc)
  RD C00307: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00308: R3  <- 00000002 (2) [WB]  (WB_PC=000000e0)
  RD C00320: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00321: R3  <- 00000002 (2) [WB]  (WB_PC=0000004c)
  RF C00326: R3  <- 00000008 (8) [WB]  (WB_PC=00000050)
  RF C00330: R3  <- 00000004 (4) [WB]  (WB_PC=00000054)
  RF C00334: R3  <- 00000000 (0) [WB]  (WB_PC=00000058)
  RD C00337: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=0000005c)
  RD C00338: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00338: R2  <- fffffe39 (-455) [WB]  (WB_PC=0000005c)
  RF C00339: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00344: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00348: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00352: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00355: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00356: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C00362: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C00363: R3  <- 00000002 (2) [WB]  (WB_PC=0000007c)
  RF C00368: R3  <- 00000008 (8) [WB]  (WB_PC=00000080)
  RF C00372: R3  <- 00000004 (4) [WB]  (WB_PC=00000084)
  RF C00376: R3  <- 00000000 (0) [WB]  (WB_PC=00000088)
  RD C00379: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=0000008c)
  RF C00380: R3  <- fffffe39 (-455) [WB]  (WB_PC=0000008c)
  WR C00384: [ffffffec]->w1073741819 = fffffe39 (-455) STR   (MEM_PC=00000090)
  RD C00385: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C00386: R3  <- 00000000 (0) [WB]  (WB_PC=00000094)
  RF C00391: R3  <- 00000000 (0) [WB]  (WB_PC=00000098)
  RF C00395: R3  <- fffffffc (-4) [WB]  (WB_PC=0000009c)
  RF C00399: R3  <- fffffff8 (-8) [WB]  (WB_PC=000000a0)
  RD C00402: [ffffffc4]->w1073741809  dest=R2   (MEM_PC=000000a4)
  RD C00403: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C00403: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C00404: R3  <- 00000002 (2) [WB]  (WB_PC=000000a8)
  RF C00409: R3  <- 00000008 (8) [WB]  (WB_PC=000000ac)
  RF C00413: R3  <- 00000004 (4) [WB]  (WB_PC=000000b0)
  RF C00417: R3  <- 00000000 (0) [WB]  (WB_PC=000000b4)
  WR C00420: [ffffffcc]->w1073741811 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C00421: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C00422: R3  <- 00000000 (0) [WB]  (WB_PC=000000bc)
  RF C00427: R3  <- 00000000 (0) [WB]  (WB_PC=000000c0)
  RF C00431: R3  <- fffffffc (-4) [WB]  (WB_PC=000000c4)
  RD C00435: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C00435: R3  <- fffffff8 (-8) [WB]  (WB_PC=000000c8)
  RF C00436: R2  <- fffffe39 (-455) [WB]  (WB_PC=000000cc)
  WR C00440: [ffffffc4]->w1073741809 = fffffe39 (-455) STR   (MEM_PC=000000d0)
  RD C00441: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00442: R3  <- 00000002 (2) [WB]  (WB_PC=000000d4)
  RF C00447: R3  <- 00000003 (3) [WB]  (WB_PC=000000d8)
  WR C00450: [fffffff0]->w1073741820 = 00000003 (3) STR   (MEM_PC=000000dc)
  RD C00451: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00452: R3  <- 00000003 (3) [WB]  (WB_PC=000000e0)
  RD C00464: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00465: R3  <- 00000003 (3) [WB]  (WB_PC=0000004c)
  RF C00470: R3  <- 0000000c (12) [WB]  (WB_PC=00000050)
  RF C00474: R3  <- 00000008 (8) [WB]  (WB_PC=00000054)
  RF C00478: R3  <- 00000004 (4) [WB]  (WB_PC=00000058)
  RD C00481: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=0000005c)
  RD C00482: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00482: R2  <- 00000002 (2) [WB]  (WB_PC=0000005c)
  RF C00483: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00488: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00492: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00496: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00499: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00500: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00512: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00513: R3  <- 00000003 (3) [WB]  (WB_PC=000000d4)
  RF C00518: R3  <- 00000004 (4) [WB]  (WB_PC=000000d8)
  WR C00521: [fffffff0]->w1073741820 = 00000004 (4) STR   (MEM_PC=000000dc)
  RD C00522: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00523: R3  <- 00000004 (4) [WB]  (WB_PC=000000e0)
  RD C00535: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00536: R3  <- 00000004 (4) [WB]  (WB_PC=0000004c)
  RF C00541: R3  <- 00000010 (16) [WB]  (WB_PC=00000050)
  RF C00545: R3  <- 0000000c (12) [WB]  (WB_PC=00000054)
  RF C00549: R3  <- 00000008 (8) [WB]  (WB_PC=00000058)
  RD C00552: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=0000005c)
  RD C00553: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00553: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C00554: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00559: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00563: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00567: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00570: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00571: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00583: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00584: R3  <- 00000004 (4) [WB]  (WB_PC=000000d4)
  RF C00589: R3  <- 00000005 (5) [WB]  (WB_PC=000000d8)
  WR C00592: [fffffff0]->w1073741820 = 00000005 (5) STR   (MEM_PC=000000dc)
  RD C00593: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00594: R3  <- 00000005 (5) [WB]  (WB_PC=000000e0)
  RD C00606: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00607: R3  <- 00000005 (5) [WB]  (WB_PC=0000004c)
  RF C00612: R3  <- 00000014 (20) [WB]  (WB_PC=00000050)
  RF C00616: R3  <- 00000010 (16) [WB]  (WB_PC=00000054)
  RF C00620: R3  <- 0000000c (12) [WB]  (WB_PC=00000058)
  RD C00623: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=0000005c)
  RD C00624: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00624: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C00625: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00630: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00634: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00638: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00641: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00642: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00654: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00655: R3  <- 00000005 (5) [WB]  (WB_PC=000000d4)
  RF C00660: R3  <- 00000006 (6) [WB]  (WB_PC=000000d8)
  WR C00663: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=000000dc)
  RD C00664: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00665: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C00677: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00678: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C00683: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C00687: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C00691: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C00694: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C00695: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00695: R2  <- 0000000a (10) [WB]  (WB_PC=0000005c)
  RF C00696: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00701: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00705: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00709: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00712: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00713: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00725: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00726: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C00731: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C00734: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C00735: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00736: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C00748: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00749: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C00754: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C00758: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C00762: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C00765: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C00766: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00766: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C00767: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00772: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00776: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00780: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00783: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00784: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00796: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00797: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C00802: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C00805: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C00806: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00807: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C00819: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00820: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C00825: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C00829: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C00833: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C00836: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C00837: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00837: R2  <- ffffffc8 (-56) [WB]  (WB_PC=0000005c)
  RF C00838: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00843: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00847: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00851: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00854: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00855: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00867: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00868: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C00873: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C00876: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C00877: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00878: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C00890: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C00891: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C00896: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C00900: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C00904: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C00907: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C00908: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C00908: R2  <- 00000000 (0) [WB]  (WB_PC=0000005c)
  RF C00909: R3  <- 00000000 (0) [WB]  (WB_PC=00000060)
  RF C00914: R3  <- 00000000 (0) [WB]  (WB_PC=00000064)
  RF C00918: R3  <- fffffffc (-4) [WB]  (WB_PC=00000068)
  RF C00922: R3  <- fffffff8 (-8) [WB]  (WB_PC=0000006c)
  RD C00925: [ffffffc4]->w1073741809  dest=R3   (MEM_PC=00000070)
  RF C00926: R3  <- fffffe39 (-455) [WB]  (WB_PC=00000070)
  RD C00938: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C00939: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C00944: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C00947: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C00948: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00949: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C00955: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C00956: R3  <- 00000000 (0) [WB]  (WB_PC=000000ec)
  RF C00961: R3  <- 00000001 (1) [WB]  (WB_PC=000000f0)
  WR C00964: [fffffff4]->w1073741821 = 00000001 (1) STR   (MEM_PC=000000f4)
  RD C00965: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C00966: R3  <- 00000001 (1) [WB]  (WB_PC=000000f8)
  RD C00978: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C00979: R3  <- 00000001 (1) [WB]  (WB_PC=0000003c)
  RF C00984: R3  <- 00000002 (2) [WB]  (WB_PC=00000040)
  WR C00987: [fffffff0]->w1073741820 = 00000002 (2) STR   (MEM_PC=00000044)
  RD C00995: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C00996: R3  <- 00000002 (2) [WB]  (WB_PC=000000e0)
  [STATUS C001000] PC=0x000000fc  BDTU=IDLE     stall_if1=0
    R0=ffffffc8 R1=00000000 R2=00000000 R3=00000002 SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RD C01008: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01009: R3  <- 00000002 (2) [WB]  (WB_PC=0000004c)
  RF C01014: R3  <- 00000008 (8) [WB]  (WB_PC=00000050)
  RF C01018: R3  <- 00000004 (4) [WB]  (WB_PC=00000054)
  RF C01022: R3  <- 00000000 (0) [WB]  (WB_PC=00000058)
  RD C01025: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=0000005c)
  RD C01026: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01026: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C01027: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01032: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01036: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01040: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01043: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01044: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C01050: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C01051: R3  <- 00000002 (2) [WB]  (WB_PC=0000007c)
  RF C01056: R3  <- 00000008 (8) [WB]  (WB_PC=00000080)
  RF C01060: R3  <- 00000004 (4) [WB]  (WB_PC=00000084)
  RF C01064: R3  <- 00000000 (0) [WB]  (WB_PC=00000088)
  RD C01067: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=0000008c)
  RF C01068: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C01072: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C01073: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C01074: R3  <- 00000001 (1) [WB]  (WB_PC=00000094)
  RF C01079: R3  <- 00000004 (4) [WB]  (WB_PC=00000098)
  RF C01083: R3  <- 00000000 (0) [WB]  (WB_PC=0000009c)
  RF C01087: R3  <- fffffffc (-4) [WB]  (WB_PC=000000a0)
  RD C01090: [ffffffc8]->w1073741810  dest=R2   (MEM_PC=000000a4)
  RD C01091: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C01091: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C01092: R3  <- 00000002 (2) [WB]  (WB_PC=000000a8)
  RF C01097: R3  <- 00000008 (8) [WB]  (WB_PC=000000ac)
  RF C01101: R3  <- 00000004 (4) [WB]  (WB_PC=000000b0)
  RF C01105: R3  <- 00000000 (0) [WB]  (WB_PC=000000b4)
  WR C01108: [ffffffcc]->w1073741811 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C01109: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C01110: R3  <- 00000001 (1) [WB]  (WB_PC=000000bc)
  RF C01115: R3  <- 00000004 (4) [WB]  (WB_PC=000000c0)
  RF C01119: R3  <- 00000000 (0) [WB]  (WB_PC=000000c4)
  RD C01123: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C01123: R3  <- fffffffc (-4) [WB]  (WB_PC=000000c8)
  RF C01124: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C01128: [ffffffc8]->w1073741810 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C01129: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01130: R3  <- 00000002 (2) [WB]  (WB_PC=000000d4)
  RF C01135: R3  <- 00000003 (3) [WB]  (WB_PC=000000d8)
  WR C01138: [fffffff0]->w1073741820 = 00000003 (3) STR   (MEM_PC=000000dc)
  RD C01139: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01140: R3  <- 00000003 (3) [WB]  (WB_PC=000000e0)
  RD C01152: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01153: R3  <- 00000003 (3) [WB]  (WB_PC=0000004c)
  RF C01158: R3  <- 0000000c (12) [WB]  (WB_PC=00000050)
  RF C01162: R3  <- 00000008 (8) [WB]  (WB_PC=00000054)
  RF C01166: R3  <- 00000004 (4) [WB]  (WB_PC=00000058)
  RD C01169: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=0000005c)
  RD C01170: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01170: R2  <- 00000002 (2) [WB]  (WB_PC=0000005c)
  RF C01171: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01176: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01180: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01184: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01187: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01188: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C01194: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C01195: R3  <- 00000003 (3) [WB]  (WB_PC=0000007c)
  RF C01200: R3  <- 0000000c (12) [WB]  (WB_PC=00000080)
  RF C01204: R3  <- 00000008 (8) [WB]  (WB_PC=00000084)
  RF C01208: R3  <- 00000004 (4) [WB]  (WB_PC=00000088)
  RD C01211: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=0000008c)
  RF C01212: R3  <- 00000002 (2) [WB]  (WB_PC=0000008c)
  WR C01216: [ffffffec]->w1073741819 = 00000002 (2) STR   (MEM_PC=00000090)
  RD C01217: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C01218: R3  <- 00000001 (1) [WB]  (WB_PC=00000094)
  RF C01223: R3  <- 00000004 (4) [WB]  (WB_PC=00000098)
  RF C01227: R3  <- 00000000 (0) [WB]  (WB_PC=0000009c)
  RF C01231: R3  <- fffffffc (-4) [WB]  (WB_PC=000000a0)
  RD C01234: [ffffffc8]->w1073741810  dest=R2   (MEM_PC=000000a4)
  RD C01235: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C01235: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C01236: R3  <- 00000003 (3) [WB]  (WB_PC=000000a8)
  RF C01241: R3  <- 0000000c (12) [WB]  (WB_PC=000000ac)
  RF C01245: R3  <- 00000008 (8) [WB]  (WB_PC=000000b0)
  RF C01249: R3  <- 00000004 (4) [WB]  (WB_PC=000000b4)
  WR C01252: [ffffffd0]->w1073741812 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C01253: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C01254: R3  <- 00000001 (1) [WB]  (WB_PC=000000bc)
  RF C01259: R3  <- 00000004 (4) [WB]  (WB_PC=000000c0)
  RF C01263: R3  <- 00000000 (0) [WB]  (WB_PC=000000c4)
  RD C01267: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C01267: R3  <- fffffffc (-4) [WB]  (WB_PC=000000c8)
  RF C01268: R2  <- 00000002 (2) [WB]  (WB_PC=000000cc)
  WR C01272: [ffffffc8]->w1073741810 = 00000002 (2) STR   (MEM_PC=000000d0)
  RD C01273: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01274: R3  <- 00000003 (3) [WB]  (WB_PC=000000d4)
  RF C01279: R3  <- 00000004 (4) [WB]  (WB_PC=000000d8)
  WR C01282: [fffffff0]->w1073741820 = 00000004 (4) STR   (MEM_PC=000000dc)
  RD C01283: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01284: R3  <- 00000004 (4) [WB]  (WB_PC=000000e0)
  RD C01296: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01297: R3  <- 00000004 (4) [WB]  (WB_PC=0000004c)
  RF C01302: R3  <- 00000010 (16) [WB]  (WB_PC=00000050)
  RF C01306: R3  <- 0000000c (12) [WB]  (WB_PC=00000054)
  RF C01310: R3  <- 00000008 (8) [WB]  (WB_PC=00000058)
  RD C01313: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=0000005c)
  RD C01314: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01314: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C01315: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01320: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01324: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01328: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01331: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01332: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C01344: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01345: R3  <- 00000004 (4) [WB]  (WB_PC=000000d4)
  RF C01350: R3  <- 00000005 (5) [WB]  (WB_PC=000000d8)
  WR C01353: [fffffff0]->w1073741820 = 00000005 (5) STR   (MEM_PC=000000dc)
  RD C01354: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01355: R3  <- 00000005 (5) [WB]  (WB_PC=000000e0)
  RD C01367: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01368: R3  <- 00000005 (5) [WB]  (WB_PC=0000004c)
  RF C01373: R3  <- 00000014 (20) [WB]  (WB_PC=00000050)
  RF C01377: R3  <- 00000010 (16) [WB]  (WB_PC=00000054)
  RF C01381: R3  <- 0000000c (12) [WB]  (WB_PC=00000058)
  RD C01384: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=0000005c)
  RD C01385: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01385: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C01386: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01391: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01395: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01399: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01402: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01403: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C01415: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01416: R3  <- 00000005 (5) [WB]  (WB_PC=000000d4)
  RF C01421: R3  <- 00000006 (6) [WB]  (WB_PC=000000d8)
  WR C01424: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=000000dc)
  RD C01425: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01426: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C01438: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01439: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C01444: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C01448: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C01452: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C01455: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C01456: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01456: R2  <- 0000000a (10) [WB]  (WB_PC=0000005c)
  RF C01457: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01462: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01466: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01470: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01473: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01474: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C01486: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01487: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C01492: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C01495: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C01496: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01497: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C01509: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01510: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C01515: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C01519: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C01523: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C01526: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C01527: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01527: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C01528: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01533: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01537: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01541: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01544: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01545: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C01557: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01558: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C01563: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C01566: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C01567: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01568: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C01580: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01581: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C01586: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C01590: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C01594: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C01597: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C01598: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01598: R2  <- ffffffc8 (-56) [WB]  (WB_PC=0000005c)
  RF C01599: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01604: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01608: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01612: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01615: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01616: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C01622: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C01623: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C01628: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C01632: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C01636: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C01639: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C01640: R3  <- ffffffc8 (-56) [WB]  (WB_PC=0000008c)
  WR C01644: [ffffffec]->w1073741819 = ffffffc8 (-56) STR   (MEM_PC=00000090)
  RD C01645: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C01646: R3  <- 00000001 (1) [WB]  (WB_PC=00000094)
  RF C01651: R3  <- 00000004 (4) [WB]  (WB_PC=00000098)
  RF C01655: R3  <- 00000000 (0) [WB]  (WB_PC=0000009c)
  RF C01659: R3  <- fffffffc (-4) [WB]  (WB_PC=000000a0)
  RD C01662: [ffffffc8]->w1073741810  dest=R2   (MEM_PC=000000a4)
  RD C01663: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C01663: R2  <- 00000002 (2) [WB]  (WB_PC=000000a4)
  RF C01664: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C01669: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C01673: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C01677: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C01680: [ffffffe4]->w1073741817 = 00000002 (2) STR   (MEM_PC=000000b8)
  RD C01681: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C01682: R3  <- 00000001 (1) [WB]  (WB_PC=000000bc)
  RF C01687: R3  <- 00000004 (4) [WB]  (WB_PC=000000c0)
  RF C01691: R3  <- 00000000 (0) [WB]  (WB_PC=000000c4)
  RD C01695: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C01695: R3  <- fffffffc (-4) [WB]  (WB_PC=000000c8)
  RF C01696: R2  <- ffffffc8 (-56) [WB]  (WB_PC=000000cc)
  WR C01700: [ffffffc8]->w1073741810 = ffffffc8 (-56) STR   (MEM_PC=000000d0)
  RD C01701: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01702: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C01707: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C01710: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C01711: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01712: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C01724: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01725: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C01730: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C01734: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C01738: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C01741: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C01742: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01742: R2  <- 00000000 (0) [WB]  (WB_PC=0000005c)
  RF C01743: R3  <- 00000001 (1) [WB]  (WB_PC=00000060)
  RF C01748: R3  <- 00000004 (4) [WB]  (WB_PC=00000064)
  RF C01752: R3  <- 00000000 (0) [WB]  (WB_PC=00000068)
  RF C01756: R3  <- fffffffc (-4) [WB]  (WB_PC=0000006c)
  RD C01759: [ffffffc8]->w1073741810  dest=R3   (MEM_PC=00000070)
  RF C01760: R3  <- ffffffc8 (-56) [WB]  (WB_PC=00000070)
  RD C01772: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01773: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C01778: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C01781: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C01782: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01783: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C01789: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C01790: R3  <- 00000001 (1) [WB]  (WB_PC=000000ec)
  RF C01795: R3  <- 00000002 (2) [WB]  (WB_PC=000000f0)
  WR C01798: [fffffff4]->w1073741821 = 00000002 (2) STR   (MEM_PC=000000f4)
  RD C01799: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C01800: R3  <- 00000002 (2) [WB]  (WB_PC=000000f8)
  RD C01812: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C01813: R3  <- 00000002 (2) [WB]  (WB_PC=0000003c)
  RF C01818: R3  <- 00000003 (3) [WB]  (WB_PC=00000040)
  WR C01821: [fffffff0]->w1073741820 = 00000003 (3) STR   (MEM_PC=00000044)
  RD C01829: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01830: R3  <- 00000003 (3) [WB]  (WB_PC=000000e0)
  RD C01842: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01843: R3  <- 00000003 (3) [WB]  (WB_PC=0000004c)
  RF C01848: R3  <- 0000000c (12) [WB]  (WB_PC=00000050)
  RF C01852: R3  <- 00000008 (8) [WB]  (WB_PC=00000054)
  RF C01856: R3  <- 00000004 (4) [WB]  (WB_PC=00000058)
  RD C01859: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=0000005c)
  RD C01860: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C01860: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C01861: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C01866: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C01870: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C01874: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C01877: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C01878: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C01884: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C01885: R3  <- 00000003 (3) [WB]  (WB_PC=0000007c)
  RF C01890: R3  <- 0000000c (12) [WB]  (WB_PC=00000080)
  RF C01894: R3  <- 00000008 (8) [WB]  (WB_PC=00000084)
  RF C01898: R3  <- 00000004 (4) [WB]  (WB_PC=00000088)
  RD C01901: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=0000008c)
  RF C01902: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C01906: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C01907: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C01908: R3  <- 00000002 (2) [WB]  (WB_PC=00000094)
  RF C01913: R3  <- 00000008 (8) [WB]  (WB_PC=00000098)
  RF C01917: R3  <- 00000004 (4) [WB]  (WB_PC=0000009c)
  RF C01921: R3  <- 00000000 (0) [WB]  (WB_PC=000000a0)
  RD C01924: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=000000a4)
  RD C01925: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C01925: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C01926: R3  <- 00000003 (3) [WB]  (WB_PC=000000a8)
  RF C01931: R3  <- 0000000c (12) [WB]  (WB_PC=000000ac)
  RF C01935: R3  <- 00000008 (8) [WB]  (WB_PC=000000b0)
  RF C01939: R3  <- 00000004 (4) [WB]  (WB_PC=000000b4)
  WR C01942: [ffffffd0]->w1073741812 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C01943: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C01944: R3  <- 00000002 (2) [WB]  (WB_PC=000000bc)
  RF C01949: R3  <- 00000008 (8) [WB]  (WB_PC=000000c0)
  RF C01953: R3  <- 00000004 (4) [WB]  (WB_PC=000000c4)
  RD C01957: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C01957: R3  <- 00000000 (0) [WB]  (WB_PC=000000c8)
  RF C01958: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C01962: [ffffffcc]->w1073741811 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C01963: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C01964: R3  <- 00000003 (3) [WB]  (WB_PC=000000d4)
  RF C01969: R3  <- 00000004 (4) [WB]  (WB_PC=000000d8)
  WR C01972: [fffffff0]->w1073741820 = 00000004 (4) STR   (MEM_PC=000000dc)
  RD C01973: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C01974: R3  <- 00000004 (4) [WB]  (WB_PC=000000e0)
  RD C01986: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C01987: R3  <- 00000004 (4) [WB]  (WB_PC=0000004c)
  RF C01992: R3  <- 00000010 (16) [WB]  (WB_PC=00000050)
  RF C01996: R3  <- 0000000c (12) [WB]  (WB_PC=00000054)
  RF C02000: R3  <- 00000008 (8) [WB]  (WB_PC=00000058)
  [STATUS C002000] PC=0x0000006c  BDTU=IDLE     stall_if1=0
    R0=ffffffc8 R1=00000000 R2=0000007b R3=0000000c SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RD C02003: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=0000005c)
  RD C02004: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02004: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C02005: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02010: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02014: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02018: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02021: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02022: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C02028: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C02029: R3  <- 00000004 (4) [WB]  (WB_PC=0000007c)
  RF C02034: R3  <- 00000010 (16) [WB]  (WB_PC=00000080)
  RF C02038: R3  <- 0000000c (12) [WB]  (WB_PC=00000084)
  RF C02042: R3  <- 00000008 (8) [WB]  (WB_PC=00000088)
  RD C02045: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=0000008c)
  RF C02046: R3  <- 00000062 (98) [WB]  (WB_PC=0000008c)
  WR C02050: [ffffffec]->w1073741819 = 00000062 (98) STR   (MEM_PC=00000090)
  RD C02051: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C02052: R3  <- 00000002 (2) [WB]  (WB_PC=00000094)
  RF C02057: R3  <- 00000008 (8) [WB]  (WB_PC=00000098)
  RF C02061: R3  <- 00000004 (4) [WB]  (WB_PC=0000009c)
  RF C02065: R3  <- 00000000 (0) [WB]  (WB_PC=000000a0)
  RD C02068: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=000000a4)
  RD C02069: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C02069: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C02070: R3  <- 00000004 (4) [WB]  (WB_PC=000000a8)
  RF C02075: R3  <- 00000010 (16) [WB]  (WB_PC=000000ac)
  RF C02079: R3  <- 0000000c (12) [WB]  (WB_PC=000000b0)
  RF C02083: R3  <- 00000008 (8) [WB]  (WB_PC=000000b4)
  WR C02086: [ffffffd4]->w1073741813 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C02087: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C02088: R3  <- 00000002 (2) [WB]  (WB_PC=000000bc)
  RF C02093: R3  <- 00000008 (8) [WB]  (WB_PC=000000c0)
  RF C02097: R3  <- 00000004 (4) [WB]  (WB_PC=000000c4)
  RD C02101: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C02101: R3  <- 00000000 (0) [WB]  (WB_PC=000000c8)
  RF C02102: R2  <- 00000062 (98) [WB]  (WB_PC=000000cc)
  WR C02106: [ffffffcc]->w1073741811 = 00000062 (98) STR   (MEM_PC=000000d0)
  RD C02107: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02108: R3  <- 00000004 (4) [WB]  (WB_PC=000000d4)
  RF C02113: R3  <- 00000005 (5) [WB]  (WB_PC=000000d8)
  WR C02116: [fffffff0]->w1073741820 = 00000005 (5) STR   (MEM_PC=000000dc)
  RD C02117: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02118: R3  <- 00000005 (5) [WB]  (WB_PC=000000e0)
  RD C02130: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02131: R3  <- 00000005 (5) [WB]  (WB_PC=0000004c)
  RF C02136: R3  <- 00000014 (20) [WB]  (WB_PC=00000050)
  RF C02140: R3  <- 00000010 (16) [WB]  (WB_PC=00000054)
  RF C02144: R3  <- 0000000c (12) [WB]  (WB_PC=00000058)
  RD C02147: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=0000005c)
  RD C02148: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02148: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C02149: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02154: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02158: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02162: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02165: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02166: R3  <- 00000062 (98) [WB]  (WB_PC=00000070)
  RD C02178: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02179: R3  <- 00000005 (5) [WB]  (WB_PC=000000d4)
  RF C02184: R3  <- 00000006 (6) [WB]  (WB_PC=000000d8)
  WR C02187: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=000000dc)
  RD C02188: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02189: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C02201: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02202: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C02207: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C02211: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C02215: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C02218: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C02219: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02219: R2  <- 0000000a (10) [WB]  (WB_PC=0000005c)
  RF C02220: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02225: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02229: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02233: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02236: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02237: R3  <- 00000062 (98) [WB]  (WB_PC=00000070)
  RD C02243: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C02244: R3  <- 00000006 (6) [WB]  (WB_PC=0000007c)
  RF C02249: R3  <- 00000018 (24) [WB]  (WB_PC=00000080)
  RF C02253: R3  <- 00000014 (20) [WB]  (WB_PC=00000084)
  RF C02257: R3  <- 00000010 (16) [WB]  (WB_PC=00000088)
  RD C02260: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=0000008c)
  RF C02261: R3  <- 0000000a (10) [WB]  (WB_PC=0000008c)
  WR C02265: [ffffffec]->w1073741819 = 0000000a (10) STR   (MEM_PC=00000090)
  RD C02266: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C02267: R3  <- 00000002 (2) [WB]  (WB_PC=00000094)
  RF C02272: R3  <- 00000008 (8) [WB]  (WB_PC=00000098)
  RF C02276: R3  <- 00000004 (4) [WB]  (WB_PC=0000009c)
  RF C02280: R3  <- 00000000 (0) [WB]  (WB_PC=000000a0)
  RD C02283: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=000000a4)
  RD C02284: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C02284: R2  <- 00000062 (98) [WB]  (WB_PC=000000a4)
  RF C02285: R3  <- 00000006 (6) [WB]  (WB_PC=000000a8)
  RF C02290: R3  <- 00000018 (24) [WB]  (WB_PC=000000ac)
  RF C02294: R3  <- 00000014 (20) [WB]  (WB_PC=000000b0)
  RF C02298: R3  <- 00000010 (16) [WB]  (WB_PC=000000b4)
  WR C02301: [ffffffdc]->w1073741815 = 00000062 (98) STR   (MEM_PC=000000b8)
  RD C02302: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C02303: R3  <- 00000002 (2) [WB]  (WB_PC=000000bc)
  RF C02308: R3  <- 00000008 (8) [WB]  (WB_PC=000000c0)
  RF C02312: R3  <- 00000004 (4) [WB]  (WB_PC=000000c4)
  RD C02316: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C02316: R3  <- 00000000 (0) [WB]  (WB_PC=000000c8)
  RF C02317: R2  <- 0000000a (10) [WB]  (WB_PC=000000cc)
  WR C02321: [ffffffcc]->w1073741811 = 0000000a (10) STR   (MEM_PC=000000d0)
  RD C02322: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02323: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C02328: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C02331: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C02332: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02333: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C02345: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02346: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C02351: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C02355: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C02359: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C02362: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C02363: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02363: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C02364: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02369: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02373: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02377: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02380: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02381: R3  <- 0000000a (10) [WB]  (WB_PC=00000070)
  RD C02393: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02394: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C02399: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C02402: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C02403: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02404: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C02416: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02417: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C02422: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C02426: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C02430: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C02433: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C02434: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02434: R2  <- 00000002 (2) [WB]  (WB_PC=0000005c)
  RF C02435: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02440: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02444: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02448: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02451: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02452: R3  <- 0000000a (10) [WB]  (WB_PC=00000070)
  RD C02458: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C02459: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C02464: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C02468: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C02472: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C02475: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C02476: R3  <- 00000002 (2) [WB]  (WB_PC=0000008c)
  WR C02480: [ffffffec]->w1073741819 = 00000002 (2) STR   (MEM_PC=00000090)
  RD C02481: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C02482: R3  <- 00000002 (2) [WB]  (WB_PC=00000094)
  RF C02487: R3  <- 00000008 (8) [WB]  (WB_PC=00000098)
  RF C02491: R3  <- 00000004 (4) [WB]  (WB_PC=0000009c)
  RF C02495: R3  <- 00000000 (0) [WB]  (WB_PC=000000a0)
  RD C02498: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=000000a4)
  RD C02499: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C02499: R2  <- 0000000a (10) [WB]  (WB_PC=000000a4)
  RF C02500: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C02505: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C02509: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C02513: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C02516: [ffffffe4]->w1073741817 = 0000000a (10) STR   (MEM_PC=000000b8)
  RD C02517: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C02518: R3  <- 00000002 (2) [WB]  (WB_PC=000000bc)
  RF C02523: R3  <- 00000008 (8) [WB]  (WB_PC=000000c0)
  RF C02527: R3  <- 00000004 (4) [WB]  (WB_PC=000000c4)
  RD C02531: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C02531: R3  <- 00000000 (0) [WB]  (WB_PC=000000c8)
  RF C02532: R2  <- 00000002 (2) [WB]  (WB_PC=000000cc)
  WR C02536: [ffffffcc]->w1073741811 = 00000002 (2) STR   (MEM_PC=000000d0)
  RD C02537: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02538: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C02543: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C02546: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C02547: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02548: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C02560: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02561: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C02566: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C02570: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C02574: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C02577: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C02578: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02578: R2  <- 00000000 (0) [WB]  (WB_PC=0000005c)
  RF C02579: R3  <- 00000002 (2) [WB]  (WB_PC=00000060)
  RF C02584: R3  <- 00000008 (8) [WB]  (WB_PC=00000064)
  RF C02588: R3  <- 00000004 (4) [WB]  (WB_PC=00000068)
  RF C02592: R3  <- 00000000 (0) [WB]  (WB_PC=0000006c)
  RD C02595: [ffffffcc]->w1073741811  dest=R3   (MEM_PC=00000070)
  RF C02596: R3  <- 00000002 (2) [WB]  (WB_PC=00000070)
  RD C02602: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C02603: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C02608: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C02612: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C02616: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C02619: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C02620: R3  <- 00000000 (0) [WB]  (WB_PC=0000008c)
  WR C02624: [ffffffec]->w1073741819 = 00000000 (0) STR   (MEM_PC=00000090)
  RD C02625: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C02626: R3  <- 00000002 (2) [WB]  (WB_PC=00000094)
  RF C02631: R3  <- 00000008 (8) [WB]  (WB_PC=00000098)
  RF C02635: R3  <- 00000004 (4) [WB]  (WB_PC=0000009c)
  RF C02639: R3  <- 00000000 (0) [WB]  (WB_PC=000000a0)
  RD C02642: [ffffffcc]->w1073741811  dest=R2   (MEM_PC=000000a4)
  RD C02643: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C02643: R2  <- 00000002 (2) [WB]  (WB_PC=000000a4)
  RF C02644: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C02649: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C02653: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C02657: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C02660: [ffffffe8]->w1073741818 = 00000002 (2) STR   (MEM_PC=000000b8)
  RD C02661: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C02662: R3  <- 00000002 (2) [WB]  (WB_PC=000000bc)
  RF C02667: R3  <- 00000008 (8) [WB]  (WB_PC=000000c0)
  RF C02671: R3  <- 00000004 (4) [WB]  (WB_PC=000000c4)
  RD C02675: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C02675: R3  <- 00000000 (0) [WB]  (WB_PC=000000c8)
  RF C02676: R2  <- 00000000 (0) [WB]  (WB_PC=000000cc)
  WR C02680: [ffffffcc]->w1073741811 = 00000000 (0) STR   (MEM_PC=000000d0)
  RD C02681: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02682: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C02687: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C02690: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C02691: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02692: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C02698: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C02699: R3  <- 00000002 (2) [WB]  (WB_PC=000000ec)
  RF C02704: R3  <- 00000003 (3) [WB]  (WB_PC=000000f0)
  WR C02707: [fffffff4]->w1073741821 = 00000003 (3) STR   (MEM_PC=000000f4)
  RD C02708: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C02709: R3  <- 00000003 (3) [WB]  (WB_PC=000000f8)
  RD C02721: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C02722: R3  <- 00000003 (3) [WB]  (WB_PC=0000003c)
  RF C02727: R3  <- 00000004 (4) [WB]  (WB_PC=00000040)
  WR C02730: [fffffff0]->w1073741820 = 00000004 (4) STR   (MEM_PC=00000044)
  RD C02738: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02739: R3  <- 00000004 (4) [WB]  (WB_PC=000000e0)
  RD C02751: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02752: R3  <- 00000004 (4) [WB]  (WB_PC=0000004c)
  RF C02757: R3  <- 00000010 (16) [WB]  (WB_PC=00000050)
  RF C02761: R3  <- 0000000c (12) [WB]  (WB_PC=00000054)
  RF C02765: R3  <- 00000008 (8) [WB]  (WB_PC=00000058)
  RD C02768: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=0000005c)
  RD C02769: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02769: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C02770: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C02775: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C02779: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C02783: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  RD C02786: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C02787: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C02793: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C02794: R3  <- 00000004 (4) [WB]  (WB_PC=0000007c)
  RF C02799: R3  <- 00000010 (16) [WB]  (WB_PC=00000080)
  RF C02803: R3  <- 0000000c (12) [WB]  (WB_PC=00000084)
  RF C02807: R3  <- 00000008 (8) [WB]  (WB_PC=00000088)
  RD C02810: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=0000008c)
  RF C02811: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C02815: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C02816: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C02817: R3  <- 00000003 (3) [WB]  (WB_PC=00000094)
  RF C02822: R3  <- 0000000c (12) [WB]  (WB_PC=00000098)
  RF C02826: R3  <- 00000008 (8) [WB]  (WB_PC=0000009c)
  RF C02830: R3  <- 00000004 (4) [WB]  (WB_PC=000000a0)
  RD C02833: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=000000a4)
  RD C02834: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C02834: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C02835: R3  <- 00000004 (4) [WB]  (WB_PC=000000a8)
  RF C02840: R3  <- 00000010 (16) [WB]  (WB_PC=000000ac)
  RF C02844: R3  <- 0000000c (12) [WB]  (WB_PC=000000b0)
  RF C02848: R3  <- 00000008 (8) [WB]  (WB_PC=000000b4)
  WR C02851: [ffffffd4]->w1073741813 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C02852: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C02853: R3  <- 00000003 (3) [WB]  (WB_PC=000000bc)
  RF C02858: R3  <- 0000000c (12) [WB]  (WB_PC=000000c0)
  RF C02862: R3  <- 00000008 (8) [WB]  (WB_PC=000000c4)
  RD C02866: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C02866: R3  <- 00000004 (4) [WB]  (WB_PC=000000c8)
  RF C02867: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C02871: [ffffffd0]->w1073741812 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C02872: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02873: R3  <- 00000004 (4) [WB]  (WB_PC=000000d4)
  RF C02878: R3  <- 00000005 (5) [WB]  (WB_PC=000000d8)
  WR C02881: [fffffff0]->w1073741820 = 00000005 (5) STR   (MEM_PC=000000dc)
  RD C02882: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02883: R3  <- 00000005 (5) [WB]  (WB_PC=000000e0)
  RD C02895: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02896: R3  <- 00000005 (5) [WB]  (WB_PC=0000004c)
  RF C02901: R3  <- 00000014 (20) [WB]  (WB_PC=00000050)
  RF C02905: R3  <- 00000010 (16) [WB]  (WB_PC=00000054)
  RF C02909: R3  <- 0000000c (12) [WB]  (WB_PC=00000058)
  RD C02912: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=0000005c)
  RD C02913: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02913: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C02914: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C02919: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C02923: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C02927: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  RD C02930: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C02931: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C02943: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C02944: R3  <- 00000005 (5) [WB]  (WB_PC=000000d4)
  RF C02949: R3  <- 00000006 (6) [WB]  (WB_PC=000000d8)
  WR C02952: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=000000dc)
  RD C02953: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C02954: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C02966: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C02967: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C02972: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C02976: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C02980: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C02983: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C02984: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C02984: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C02985: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C02990: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C02994: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C02998: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  [STATUS C003000] PC=0x00000080  BDTU=IDLE     stall_if1=1
    R0=ffffffc8 R1=00000000 R2=00000062 R3=00000004 SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RD C03001: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C03002: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C03008: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03009: R3  <- 00000006 (6) [WB]  (WB_PC=0000007c)
  RF C03014: R3  <- 00000018 (24) [WB]  (WB_PC=00000080)
  RF C03018: R3  <- 00000014 (20) [WB]  (WB_PC=00000084)
  RF C03022: R3  <- 00000010 (16) [WB]  (WB_PC=00000088)
  RD C03025: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=0000008c)
  RF C03026: R3  <- 00000062 (98) [WB]  (WB_PC=0000008c)
  WR C03030: [ffffffec]->w1073741819 = 00000062 (98) STR   (MEM_PC=00000090)
  RD C03031: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03032: R3  <- 00000003 (3) [WB]  (WB_PC=00000094)
  RF C03037: R3  <- 0000000c (12) [WB]  (WB_PC=00000098)
  RF C03041: R3  <- 00000008 (8) [WB]  (WB_PC=0000009c)
  RF C03045: R3  <- 00000004 (4) [WB]  (WB_PC=000000a0)
  RD C03048: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=000000a4)
  RD C03049: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03049: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C03050: R3  <- 00000006 (6) [WB]  (WB_PC=000000a8)
  RF C03055: R3  <- 00000018 (24) [WB]  (WB_PC=000000ac)
  RF C03059: R3  <- 00000014 (20) [WB]  (WB_PC=000000b0)
  RF C03063: R3  <- 00000010 (16) [WB]  (WB_PC=000000b4)
  WR C03066: [ffffffdc]->w1073741815 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C03067: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03068: R3  <- 00000003 (3) [WB]  (WB_PC=000000bc)
  RF C03073: R3  <- 0000000c (12) [WB]  (WB_PC=000000c0)
  RF C03077: R3  <- 00000008 (8) [WB]  (WB_PC=000000c4)
  RD C03081: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03081: R3  <- 00000004 (4) [WB]  (WB_PC=000000c8)
  RF C03082: R2  <- 00000062 (98) [WB]  (WB_PC=000000cc)
  WR C03086: [ffffffd0]->w1073741812 = 00000062 (98) STR   (MEM_PC=000000d0)
  RD C03087: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03088: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C03093: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C03096: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C03097: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03098: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C03110: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03111: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C03116: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C03120: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C03124: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C03127: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C03128: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03128: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C03129: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C03134: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C03138: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C03142: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  RD C03145: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C03146: R3  <- 00000062 (98) [WB]  (WB_PC=00000070)
  RD C03152: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03153: R3  <- 00000007 (7) [WB]  (WB_PC=0000007c)
  RF C03158: R3  <- 0000001c (28) [WB]  (WB_PC=00000080)
  RF C03162: R3  <- 00000018 (24) [WB]  (WB_PC=00000084)
  RF C03166: R3  <- 00000014 (20) [WB]  (WB_PC=00000088)
  RD C03169: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=0000008c)
  RF C03170: R3  <- 00000041 (65) [WB]  (WB_PC=0000008c)
  WR C03174: [ffffffec]->w1073741819 = 00000041 (65) STR   (MEM_PC=00000090)
  RD C03175: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03176: R3  <- 00000003 (3) [WB]  (WB_PC=00000094)
  RF C03181: R3  <- 0000000c (12) [WB]  (WB_PC=00000098)
  RF C03185: R3  <- 00000008 (8) [WB]  (WB_PC=0000009c)
  RF C03189: R3  <- 00000004 (4) [WB]  (WB_PC=000000a0)
  RD C03192: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=000000a4)
  RD C03193: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03193: R2  <- 00000062 (98) [WB]  (WB_PC=000000a4)
  RF C03194: R3  <- 00000007 (7) [WB]  (WB_PC=000000a8)
  RF C03199: R3  <- 0000001c (28) [WB]  (WB_PC=000000ac)
  RF C03203: R3  <- 00000018 (24) [WB]  (WB_PC=000000b0)
  RF C03207: R3  <- 00000014 (20) [WB]  (WB_PC=000000b4)
  WR C03210: [ffffffe0]->w1073741816 = 00000062 (98) STR   (MEM_PC=000000b8)
  RD C03211: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03212: R3  <- 00000003 (3) [WB]  (WB_PC=000000bc)
  RF C03217: R3  <- 0000000c (12) [WB]  (WB_PC=000000c0)
  RF C03221: R3  <- 00000008 (8) [WB]  (WB_PC=000000c4)
  RD C03225: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03225: R3  <- 00000004 (4) [WB]  (WB_PC=000000c8)
  RF C03226: R2  <- 00000041 (65) [WB]  (WB_PC=000000cc)
  WR C03230: [ffffffd0]->w1073741812 = 00000041 (65) STR   (MEM_PC=000000d0)
  RD C03231: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03232: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C03237: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C03240: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C03241: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03242: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C03254: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03255: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C03260: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C03264: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C03268: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C03271: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C03272: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03272: R2  <- 0000000a (10) [WB]  (WB_PC=0000005c)
  RF C03273: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C03278: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C03282: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C03286: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  RD C03289: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C03290: R3  <- 00000041 (65) [WB]  (WB_PC=00000070)
  RD C03296: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03297: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C03302: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C03306: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C03310: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C03313: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C03314: R3  <- 0000000a (10) [WB]  (WB_PC=0000008c)
  WR C03318: [ffffffec]->w1073741819 = 0000000a (10) STR   (MEM_PC=00000090)
  RD C03319: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03320: R3  <- 00000003 (3) [WB]  (WB_PC=00000094)
  RF C03325: R3  <- 0000000c (12) [WB]  (WB_PC=00000098)
  RF C03329: R3  <- 00000008 (8) [WB]  (WB_PC=0000009c)
  RF C03333: R3  <- 00000004 (4) [WB]  (WB_PC=000000a0)
  RD C03336: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=000000a4)
  RD C03337: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03337: R2  <- 00000041 (65) [WB]  (WB_PC=000000a4)
  RF C03338: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C03343: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C03347: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C03351: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C03354: [ffffffe4]->w1073741817 = 00000041 (65) STR   (MEM_PC=000000b8)
  RD C03355: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03356: R3  <- 00000003 (3) [WB]  (WB_PC=000000bc)
  RF C03361: R3  <- 0000000c (12) [WB]  (WB_PC=000000c0)
  RF C03365: R3  <- 00000008 (8) [WB]  (WB_PC=000000c4)
  RD C03369: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03369: R3  <- 00000004 (4) [WB]  (WB_PC=000000c8)
  RF C03370: R2  <- 0000000a (10) [WB]  (WB_PC=000000cc)
  WR C03374: [ffffffd0]->w1073741812 = 0000000a (10) STR   (MEM_PC=000000d0)
  RD C03375: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03376: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C03381: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C03384: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C03385: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03386: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C03398: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03399: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C03404: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C03408: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C03412: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C03415: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C03416: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03416: R2  <- 00000002 (2) [WB]  (WB_PC=0000005c)
  RF C03417: R3  <- 00000003 (3) [WB]  (WB_PC=00000060)
  RF C03422: R3  <- 0000000c (12) [WB]  (WB_PC=00000064)
  RF C03426: R3  <- 00000008 (8) [WB]  (WB_PC=00000068)
  RF C03430: R3  <- 00000004 (4) [WB]  (WB_PC=0000006c)
  RD C03433: [ffffffd0]->w1073741812  dest=R3   (MEM_PC=00000070)
  RF C03434: R3  <- 0000000a (10) [WB]  (WB_PC=00000070)
  RD C03440: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03441: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C03446: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C03450: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C03454: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C03457: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C03458: R3  <- 00000002 (2) [WB]  (WB_PC=0000008c)
  WR C03462: [ffffffec]->w1073741819 = 00000002 (2) STR   (MEM_PC=00000090)
  RD C03463: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03464: R3  <- 00000003 (3) [WB]  (WB_PC=00000094)
  RF C03469: R3  <- 0000000c (12) [WB]  (WB_PC=00000098)
  RF C03473: R3  <- 00000008 (8) [WB]  (WB_PC=0000009c)
  RF C03477: R3  <- 00000004 (4) [WB]  (WB_PC=000000a0)
  RD C03480: [ffffffd0]->w1073741812  dest=R2   (MEM_PC=000000a4)
  RD C03481: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03481: R2  <- 0000000a (10) [WB]  (WB_PC=000000a4)
  RF C03482: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C03487: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C03491: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C03495: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C03498: [ffffffe8]->w1073741818 = 0000000a (10) STR   (MEM_PC=000000b8)
  RD C03499: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03500: R3  <- 00000003 (3) [WB]  (WB_PC=000000bc)
  RF C03505: R3  <- 0000000c (12) [WB]  (WB_PC=000000c0)
  RF C03509: R3  <- 00000008 (8) [WB]  (WB_PC=000000c4)
  RD C03513: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03513: R3  <- 00000004 (4) [WB]  (WB_PC=000000c8)
  RF C03514: R2  <- 00000002 (2) [WB]  (WB_PC=000000cc)
  WR C03518: [ffffffd0]->w1073741812 = 00000002 (2) STR   (MEM_PC=000000d0)
  RD C03519: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03520: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C03525: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C03528: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C03529: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03530: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C03536: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C03537: R3  <- 00000003 (3) [WB]  (WB_PC=000000ec)
  RF C03542: R3  <- 00000004 (4) [WB]  (WB_PC=000000f0)
  WR C03545: [fffffff4]->w1073741821 = 00000004 (4) STR   (MEM_PC=000000f4)
  RD C03546: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C03547: R3  <- 00000004 (4) [WB]  (WB_PC=000000f8)
  RD C03559: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C03560: R3  <- 00000004 (4) [WB]  (WB_PC=0000003c)
  RF C03565: R3  <- 00000005 (5) [WB]  (WB_PC=00000040)
  WR C03568: [fffffff0]->w1073741820 = 00000005 (5) STR   (MEM_PC=00000044)
  RD C03576: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03577: R3  <- 00000005 (5) [WB]  (WB_PC=000000e0)
  RD C03589: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03590: R3  <- 00000005 (5) [WB]  (WB_PC=0000004c)
  RF C03595: R3  <- 00000014 (20) [WB]  (WB_PC=00000050)
  RF C03599: R3  <- 00000010 (16) [WB]  (WB_PC=00000054)
  RF C03603: R3  <- 0000000c (12) [WB]  (WB_PC=00000058)
  RD C03606: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=0000005c)
  RD C03607: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03607: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C03608: R3  <- 00000004 (4) [WB]  (WB_PC=00000060)
  RF C03613: R3  <- 00000010 (16) [WB]  (WB_PC=00000064)
  RF C03617: R3  <- 0000000c (12) [WB]  (WB_PC=00000068)
  RF C03621: R3  <- 00000008 (8) [WB]  (WB_PC=0000006c)
  RD C03624: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=00000070)
  RF C03625: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C03631: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03632: R3  <- 00000005 (5) [WB]  (WB_PC=0000007c)
  RF C03637: R3  <- 00000014 (20) [WB]  (WB_PC=00000080)
  RF C03641: R3  <- 00000010 (16) [WB]  (WB_PC=00000084)
  RF C03645: R3  <- 0000000c (12) [WB]  (WB_PC=00000088)
  RD C03648: [ffffffd8]->w1073741814  dest=R3   (MEM_PC=0000008c)
  RF C03649: R3  <- 0000007d (125) [WB]  (WB_PC=0000008c)
  WR C03653: [ffffffec]->w1073741819 = 0000007d (125) STR   (MEM_PC=00000090)
  RD C03654: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03655: R3  <- 00000004 (4) [WB]  (WB_PC=00000094)
  RF C03660: R3  <- 00000010 (16) [WB]  (WB_PC=00000098)
  RF C03664: R3  <- 0000000c (12) [WB]  (WB_PC=0000009c)
  RF C03668: R3  <- 00000008 (8) [WB]  (WB_PC=000000a0)
  RD C03671: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=000000a4)
  RD C03672: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03672: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C03673: R3  <- 00000005 (5) [WB]  (WB_PC=000000a8)
  RF C03678: R3  <- 00000014 (20) [WB]  (WB_PC=000000ac)
  RF C03682: R3  <- 00000010 (16) [WB]  (WB_PC=000000b0)
  RF C03686: R3  <- 0000000c (12) [WB]  (WB_PC=000000b4)
  WR C03689: [ffffffd8]->w1073741814 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C03690: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03691: R3  <- 00000004 (4) [WB]  (WB_PC=000000bc)
  RF C03696: R3  <- 00000010 (16) [WB]  (WB_PC=000000c0)
  RF C03700: R3  <- 0000000c (12) [WB]  (WB_PC=000000c4)
  RD C03704: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03704: R3  <- 00000008 (8) [WB]  (WB_PC=000000c8)
  RF C03705: R2  <- 0000007d (125) [WB]  (WB_PC=000000cc)
  WR C03709: [ffffffd4]->w1073741813 = 0000007d (125) STR   (MEM_PC=000000d0)
  RD C03710: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03711: R3  <- 00000005 (5) [WB]  (WB_PC=000000d4)
  RF C03716: R3  <- 00000006 (6) [WB]  (WB_PC=000000d8)
  WR C03719: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=000000dc)
  RD C03720: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03721: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C03733: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03734: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C03739: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C03743: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C03747: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C03750: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C03751: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03751: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C03752: R3  <- 00000004 (4) [WB]  (WB_PC=00000060)
  RF C03757: R3  <- 00000010 (16) [WB]  (WB_PC=00000064)
  RF C03761: R3  <- 0000000c (12) [WB]  (WB_PC=00000068)
  RF C03765: R3  <- 00000008 (8) [WB]  (WB_PC=0000006c)
  RD C03768: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=00000070)
  RF C03769: R3  <- 0000007d (125) [WB]  (WB_PC=00000070)
  RD C03775: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03776: R3  <- 00000006 (6) [WB]  (WB_PC=0000007c)
  RF C03781: R3  <- 00000018 (24) [WB]  (WB_PC=00000080)
  RF C03785: R3  <- 00000014 (20) [WB]  (WB_PC=00000084)
  RF C03789: R3  <- 00000010 (16) [WB]  (WB_PC=00000088)
  RD C03792: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=0000008c)
  RF C03793: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C03797: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C03798: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03799: R3  <- 00000004 (4) [WB]  (WB_PC=00000094)
  RF C03804: R3  <- 00000010 (16) [WB]  (WB_PC=00000098)
  RF C03808: R3  <- 0000000c (12) [WB]  (WB_PC=0000009c)
  RF C03812: R3  <- 00000008 (8) [WB]  (WB_PC=000000a0)
  RD C03815: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=000000a4)
  RD C03816: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03816: R2  <- 0000007d (125) [WB]  (WB_PC=000000a4)
  RF C03817: R3  <- 00000006 (6) [WB]  (WB_PC=000000a8)
  RF C03822: R3  <- 00000018 (24) [WB]  (WB_PC=000000ac)
  RF C03826: R3  <- 00000014 (20) [WB]  (WB_PC=000000b0)
  RF C03830: R3  <- 00000010 (16) [WB]  (WB_PC=000000b4)
  WR C03833: [ffffffdc]->w1073741815 = 0000007d (125) STR   (MEM_PC=000000b8)
  RD C03834: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03835: R3  <- 00000004 (4) [WB]  (WB_PC=000000bc)
  RF C03840: R3  <- 00000010 (16) [WB]  (WB_PC=000000c0)
  RF C03844: R3  <- 0000000c (12) [WB]  (WB_PC=000000c4)
  RD C03848: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03848: R3  <- 00000008 (8) [WB]  (WB_PC=000000c8)
  RF C03849: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C03853: [ffffffd4]->w1073741813 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C03854: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03855: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C03860: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C03863: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C03864: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C03865: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C03877: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C03878: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C03883: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C03887: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C03891: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C03894: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C03895: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C03895: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C03896: R3  <- 00000004 (4) [WB]  (WB_PC=00000060)
  RF C03901: R3  <- 00000010 (16) [WB]  (WB_PC=00000064)
  RF C03905: R3  <- 0000000c (12) [WB]  (WB_PC=00000068)
  RF C03909: R3  <- 00000008 (8) [WB]  (WB_PC=0000006c)
  RD C03912: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=00000070)
  RF C03913: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C03919: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C03920: R3  <- 00000007 (7) [WB]  (WB_PC=0000007c)
  RF C03925: R3  <- 0000001c (28) [WB]  (WB_PC=00000080)
  RF C03929: R3  <- 00000018 (24) [WB]  (WB_PC=00000084)
  RF C03933: R3  <- 00000014 (20) [WB]  (WB_PC=00000088)
  RD C03936: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=0000008c)
  RF C03937: R3  <- 00000062 (98) [WB]  (WB_PC=0000008c)
  WR C03941: [ffffffec]->w1073741819 = 00000062 (98) STR   (MEM_PC=00000090)
  RD C03942: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C03943: R3  <- 00000004 (4) [WB]  (WB_PC=00000094)
  RF C03948: R3  <- 00000010 (16) [WB]  (WB_PC=00000098)
  RF C03952: R3  <- 0000000c (12) [WB]  (WB_PC=0000009c)
  RF C03956: R3  <- 00000008 (8) [WB]  (WB_PC=000000a0)
  RD C03959: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=000000a4)
  RD C03960: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C03960: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C03961: R3  <- 00000007 (7) [WB]  (WB_PC=000000a8)
  RF C03966: R3  <- 0000001c (28) [WB]  (WB_PC=000000ac)
  RF C03970: R3  <- 00000018 (24) [WB]  (WB_PC=000000b0)
  RF C03974: R3  <- 00000014 (20) [WB]  (WB_PC=000000b4)
  WR C03977: [ffffffe0]->w1073741816 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C03978: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C03979: R3  <- 00000004 (4) [WB]  (WB_PC=000000bc)
  RF C03984: R3  <- 00000010 (16) [WB]  (WB_PC=000000c0)
  RF C03988: R3  <- 0000000c (12) [WB]  (WB_PC=000000c4)
  RD C03992: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C03992: R3  <- 00000008 (8) [WB]  (WB_PC=000000c8)
  RF C03993: R2  <- 00000062 (98) [WB]  (WB_PC=000000cc)
  WR C03997: [ffffffd4]->w1073741813 = 00000062 (98) STR   (MEM_PC=000000d0)
  RD C03998: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C03999: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  [STATUS C004000] PC=0x000000e8  BDTU=IDLE     stall_if1=1
    R0=ffffffc8 R1=00000000 R2=00000062 R3=00000007 SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RF C04004: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C04007: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C04008: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04009: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C04021: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04022: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C04027: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C04031: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C04035: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C04038: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C04039: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04039: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C04040: R3  <- 00000004 (4) [WB]  (WB_PC=00000060)
  RF C04045: R3  <- 00000010 (16) [WB]  (WB_PC=00000064)
  RF C04049: R3  <- 0000000c (12) [WB]  (WB_PC=00000068)
  RF C04053: R3  <- 00000008 (8) [WB]  (WB_PC=0000006c)
  RD C04056: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=00000070)
  RF C04057: R3  <- 00000062 (98) [WB]  (WB_PC=00000070)
  RD C04063: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04064: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C04069: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C04073: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C04077: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C04080: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C04081: R3  <- 00000041 (65) [WB]  (WB_PC=0000008c)
  WR C04085: [ffffffec]->w1073741819 = 00000041 (65) STR   (MEM_PC=00000090)
  RD C04086: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04087: R3  <- 00000004 (4) [WB]  (WB_PC=00000094)
  RF C04092: R3  <- 00000010 (16) [WB]  (WB_PC=00000098)
  RF C04096: R3  <- 0000000c (12) [WB]  (WB_PC=0000009c)
  RF C04100: R3  <- 00000008 (8) [WB]  (WB_PC=000000a0)
  RD C04103: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=000000a4)
  RD C04104: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04104: R2  <- 00000062 (98) [WB]  (WB_PC=000000a4)
  RF C04105: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C04110: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C04114: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C04118: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C04121: [ffffffe4]->w1073741817 = 00000062 (98) STR   (MEM_PC=000000b8)
  RD C04122: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04123: R3  <- 00000004 (4) [WB]  (WB_PC=000000bc)
  RF C04128: R3  <- 00000010 (16) [WB]  (WB_PC=000000c0)
  RF C04132: R3  <- 0000000c (12) [WB]  (WB_PC=000000c4)
  RD C04136: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04136: R3  <- 00000008 (8) [WB]  (WB_PC=000000c8)
  RF C04137: R2  <- 00000041 (65) [WB]  (WB_PC=000000cc)
  WR C04141: [ffffffd4]->w1073741813 = 00000041 (65) STR   (MEM_PC=000000d0)
  RD C04142: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04143: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C04148: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C04151: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C04152: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04153: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C04165: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04166: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C04171: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C04175: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C04179: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C04182: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C04183: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04183: R2  <- 0000000a (10) [WB]  (WB_PC=0000005c)
  RF C04184: R3  <- 00000004 (4) [WB]  (WB_PC=00000060)
  RF C04189: R3  <- 00000010 (16) [WB]  (WB_PC=00000064)
  RF C04193: R3  <- 0000000c (12) [WB]  (WB_PC=00000068)
  RF C04197: R3  <- 00000008 (8) [WB]  (WB_PC=0000006c)
  RD C04200: [ffffffd4]->w1073741813  dest=R3   (MEM_PC=00000070)
  RF C04201: R3  <- 00000041 (65) [WB]  (WB_PC=00000070)
  RD C04207: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04208: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C04213: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C04217: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C04221: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C04224: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C04225: R3  <- 0000000a (10) [WB]  (WB_PC=0000008c)
  WR C04229: [ffffffec]->w1073741819 = 0000000a (10) STR   (MEM_PC=00000090)
  RD C04230: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04231: R3  <- 00000004 (4) [WB]  (WB_PC=00000094)
  RF C04236: R3  <- 00000010 (16) [WB]  (WB_PC=00000098)
  RF C04240: R3  <- 0000000c (12) [WB]  (WB_PC=0000009c)
  RF C04244: R3  <- 00000008 (8) [WB]  (WB_PC=000000a0)
  RD C04247: [ffffffd4]->w1073741813  dest=R2   (MEM_PC=000000a4)
  RD C04248: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04248: R2  <- 00000041 (65) [WB]  (WB_PC=000000a4)
  RF C04249: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C04254: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C04258: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C04262: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C04265: [ffffffe8]->w1073741818 = 00000041 (65) STR   (MEM_PC=000000b8)
  RD C04266: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04267: R3  <- 00000004 (4) [WB]  (WB_PC=000000bc)
  RF C04272: R3  <- 00000010 (16) [WB]  (WB_PC=000000c0)
  RF C04276: R3  <- 0000000c (12) [WB]  (WB_PC=000000c4)
  RD C04280: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04280: R3  <- 00000008 (8) [WB]  (WB_PC=000000c8)
  RF C04281: R2  <- 0000000a (10) [WB]  (WB_PC=000000cc)
  WR C04285: [ffffffd4]->w1073741813 = 0000000a (10) STR   (MEM_PC=000000d0)
  RD C04286: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04287: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C04292: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C04295: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C04296: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04297: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C04303: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C04304: R3  <- 00000004 (4) [WB]  (WB_PC=000000ec)
  RF C04309: R3  <- 00000005 (5) [WB]  (WB_PC=000000f0)
  WR C04312: [fffffff4]->w1073741821 = 00000005 (5) STR   (MEM_PC=000000f4)
  RD C04313: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C04314: R3  <- 00000005 (5) [WB]  (WB_PC=000000f8)
  RD C04326: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C04327: R3  <- 00000005 (5) [WB]  (WB_PC=0000003c)
  RF C04332: R3  <- 00000006 (6) [WB]  (WB_PC=00000040)
  WR C04335: [fffffff0]->w1073741820 = 00000006 (6) STR   (MEM_PC=00000044)
  RD C04343: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04344: R3  <- 00000006 (6) [WB]  (WB_PC=000000e0)
  RD C04356: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04357: R3  <- 00000006 (6) [WB]  (WB_PC=0000004c)
  RF C04362: R3  <- 00000018 (24) [WB]  (WB_PC=00000050)
  RF C04366: R3  <- 00000014 (20) [WB]  (WB_PC=00000054)
  RF C04370: R3  <- 00000010 (16) [WB]  (WB_PC=00000058)
  RD C04373: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=0000005c)
  RD C04374: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04374: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C04375: R3  <- 00000005 (5) [WB]  (WB_PC=00000060)
  RF C04380: R3  <- 00000014 (20) [WB]  (WB_PC=00000064)
  RF C04384: R3  <- 00000010 (16) [WB]  (WB_PC=00000068)
  RF C04388: R3  <- 0000000c (12) [WB]  (WB_PC=0000006c)
  RD C04391: [ffffffd8]->w1073741814  dest=R3   (MEM_PC=00000070)
  RF C04392: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C04398: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04399: R3  <- 00000006 (6) [WB]  (WB_PC=0000007c)
  RF C04404: R3  <- 00000018 (24) [WB]  (WB_PC=00000080)
  RF C04408: R3  <- 00000014 (20) [WB]  (WB_PC=00000084)
  RF C04412: R3  <- 00000010 (16) [WB]  (WB_PC=00000088)
  RD C04415: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=0000008c)
  RF C04416: R3  <- 0000007d (125) [WB]  (WB_PC=0000008c)
  WR C04420: [ffffffec]->w1073741819 = 0000007d (125) STR   (MEM_PC=00000090)
  RD C04421: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04422: R3  <- 00000005 (5) [WB]  (WB_PC=00000094)
  RF C04427: R3  <- 00000014 (20) [WB]  (WB_PC=00000098)
  RF C04431: R3  <- 00000010 (16) [WB]  (WB_PC=0000009c)
  RF C04435: R3  <- 0000000c (12) [WB]  (WB_PC=000000a0)
  RD C04438: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=000000a4)
  RD C04439: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04439: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C04440: R3  <- 00000006 (6) [WB]  (WB_PC=000000a8)
  RF C04445: R3  <- 00000018 (24) [WB]  (WB_PC=000000ac)
  RF C04449: R3  <- 00000014 (20) [WB]  (WB_PC=000000b0)
  RF C04453: R3  <- 00000010 (16) [WB]  (WB_PC=000000b4)
  WR C04456: [ffffffdc]->w1073741815 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C04457: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04458: R3  <- 00000005 (5) [WB]  (WB_PC=000000bc)
  RF C04463: R3  <- 00000014 (20) [WB]  (WB_PC=000000c0)
  RF C04467: R3  <- 00000010 (16) [WB]  (WB_PC=000000c4)
  RD C04471: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04471: R3  <- 0000000c (12) [WB]  (WB_PC=000000c8)
  RF C04472: R2  <- 0000007d (125) [WB]  (WB_PC=000000cc)
  WR C04476: [ffffffd8]->w1073741814 = 0000007d (125) STR   (MEM_PC=000000d0)
  RD C04477: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04478: R3  <- 00000006 (6) [WB]  (WB_PC=000000d4)
  RF C04483: R3  <- 00000007 (7) [WB]  (WB_PC=000000d8)
  WR C04486: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=000000dc)
  RD C04487: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04488: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C04500: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04501: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C04506: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C04510: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C04514: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C04517: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C04518: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04518: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C04519: R3  <- 00000005 (5) [WB]  (WB_PC=00000060)
  RF C04524: R3  <- 00000014 (20) [WB]  (WB_PC=00000064)
  RF C04528: R3  <- 00000010 (16) [WB]  (WB_PC=00000068)
  RF C04532: R3  <- 0000000c (12) [WB]  (WB_PC=0000006c)
  RD C04535: [ffffffd8]->w1073741814  dest=R3   (MEM_PC=00000070)
  RF C04536: R3  <- 0000007d (125) [WB]  (WB_PC=00000070)
  RD C04542: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04543: R3  <- 00000007 (7) [WB]  (WB_PC=0000007c)
  RF C04548: R3  <- 0000001c (28) [WB]  (WB_PC=00000080)
  RF C04552: R3  <- 00000018 (24) [WB]  (WB_PC=00000084)
  RF C04556: R3  <- 00000014 (20) [WB]  (WB_PC=00000088)
  RD C04559: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=0000008c)
  RF C04560: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C04564: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C04565: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04566: R3  <- 00000005 (5) [WB]  (WB_PC=00000094)
  RF C04571: R3  <- 00000014 (20) [WB]  (WB_PC=00000098)
  RF C04575: R3  <- 00000010 (16) [WB]  (WB_PC=0000009c)
  RF C04579: R3  <- 0000000c (12) [WB]  (WB_PC=000000a0)
  RD C04582: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=000000a4)
  RD C04583: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04583: R2  <- 0000007d (125) [WB]  (WB_PC=000000a4)
  RF C04584: R3  <- 00000007 (7) [WB]  (WB_PC=000000a8)
  RF C04589: R3  <- 0000001c (28) [WB]  (WB_PC=000000ac)
  RF C04593: R3  <- 00000018 (24) [WB]  (WB_PC=000000b0)
  RF C04597: R3  <- 00000014 (20) [WB]  (WB_PC=000000b4)
  WR C04600: [ffffffe0]->w1073741816 = 0000007d (125) STR   (MEM_PC=000000b8)
  RD C04601: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04602: R3  <- 00000005 (5) [WB]  (WB_PC=000000bc)
  RF C04607: R3  <- 00000014 (20) [WB]  (WB_PC=000000c0)
  RF C04611: R3  <- 00000010 (16) [WB]  (WB_PC=000000c4)
  RD C04615: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04615: R3  <- 0000000c (12) [WB]  (WB_PC=000000c8)
  RF C04616: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C04620: [ffffffd8]->w1073741814 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C04621: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04622: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C04627: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C04630: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C04631: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04632: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C04644: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04645: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C04650: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C04654: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C04658: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C04661: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C04662: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04662: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C04663: R3  <- 00000005 (5) [WB]  (WB_PC=00000060)
  RF C04668: R3  <- 00000014 (20) [WB]  (WB_PC=00000064)
  RF C04672: R3  <- 00000010 (16) [WB]  (WB_PC=00000068)
  RF C04676: R3  <- 0000000c (12) [WB]  (WB_PC=0000006c)
  RD C04679: [ffffffd8]->w1073741814  dest=R3   (MEM_PC=00000070)
  RF C04680: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C04686: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04687: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C04692: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C04696: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C04700: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C04703: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C04704: R3  <- 00000062 (98) [WB]  (WB_PC=0000008c)
  WR C04708: [ffffffec]->w1073741819 = 00000062 (98) STR   (MEM_PC=00000090)
  RD C04709: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04710: R3  <- 00000005 (5) [WB]  (WB_PC=00000094)
  RF C04715: R3  <- 00000014 (20) [WB]  (WB_PC=00000098)
  RF C04719: R3  <- 00000010 (16) [WB]  (WB_PC=0000009c)
  RF C04723: R3  <- 0000000c (12) [WB]  (WB_PC=000000a0)
  RD C04726: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=000000a4)
  RD C04727: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04727: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C04728: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C04733: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C04737: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C04741: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C04744: [ffffffe4]->w1073741817 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C04745: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04746: R3  <- 00000005 (5) [WB]  (WB_PC=000000bc)
  RF C04751: R3  <- 00000014 (20) [WB]  (WB_PC=000000c0)
  RF C04755: R3  <- 00000010 (16) [WB]  (WB_PC=000000c4)
  RD C04759: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04759: R3  <- 0000000c (12) [WB]  (WB_PC=000000c8)
  RF C04760: R2  <- 00000062 (98) [WB]  (WB_PC=000000cc)
  WR C04764: [ffffffd8]->w1073741814 = 00000062 (98) STR   (MEM_PC=000000d0)
  RD C04765: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04766: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C04771: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C04774: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C04775: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04776: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C04788: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04789: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C04794: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C04798: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C04802: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C04805: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C04806: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04806: R2  <- 00000041 (65) [WB]  (WB_PC=0000005c)
  RF C04807: R3  <- 00000005 (5) [WB]  (WB_PC=00000060)
  RF C04812: R3  <- 00000014 (20) [WB]  (WB_PC=00000064)
  RF C04816: R3  <- 00000010 (16) [WB]  (WB_PC=00000068)
  RF C04820: R3  <- 0000000c (12) [WB]  (WB_PC=0000006c)
  RD C04823: [ffffffd8]->w1073741814  dest=R3   (MEM_PC=00000070)
  RF C04824: R3  <- 00000062 (98) [WB]  (WB_PC=00000070)
  RD C04830: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C04831: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C04836: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C04840: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C04844: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C04847: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C04848: R3  <- 00000041 (65) [WB]  (WB_PC=0000008c)
  WR C04852: [ffffffec]->w1073741819 = 00000041 (65) STR   (MEM_PC=00000090)
  RD C04853: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C04854: R3  <- 00000005 (5) [WB]  (WB_PC=00000094)
  RF C04859: R3  <- 00000014 (20) [WB]  (WB_PC=00000098)
  RF C04863: R3  <- 00000010 (16) [WB]  (WB_PC=0000009c)
  RF C04867: R3  <- 0000000c (12) [WB]  (WB_PC=000000a0)
  RD C04870: [ffffffd8]->w1073741814  dest=R2   (MEM_PC=000000a4)
  RD C04871: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C04871: R2  <- 00000062 (98) [WB]  (WB_PC=000000a4)
  RF C04872: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C04877: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C04881: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C04885: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C04888: [ffffffe8]->w1073741818 = 00000062 (98) STR   (MEM_PC=000000b8)
  RD C04889: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C04890: R3  <- 00000005 (5) [WB]  (WB_PC=000000bc)
  RF C04895: R3  <- 00000014 (20) [WB]  (WB_PC=000000c0)
  RF C04899: R3  <- 00000010 (16) [WB]  (WB_PC=000000c4)
  RD C04903: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C04903: R3  <- 0000000c (12) [WB]  (WB_PC=000000c8)
  RF C04904: R2  <- 00000041 (65) [WB]  (WB_PC=000000cc)
  WR C04908: [ffffffd8]->w1073741814 = 00000041 (65) STR   (MEM_PC=000000d0)
  RD C04909: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C04910: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C04915: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C04918: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C04919: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04920: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C04926: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C04927: R3  <- 00000005 (5) [WB]  (WB_PC=000000ec)
  RF C04932: R3  <- 00000006 (6) [WB]  (WB_PC=000000f0)
  WR C04935: [fffffff4]->w1073741821 = 00000006 (6) STR   (MEM_PC=000000f4)
  RD C04936: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C04937: R3  <- 00000006 (6) [WB]  (WB_PC=000000f8)
  RD C04949: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C04950: R3  <- 00000006 (6) [WB]  (WB_PC=0000003c)
  RF C04955: R3  <- 00000007 (7) [WB]  (WB_PC=00000040)
  WR C04958: [fffffff0]->w1073741820 = 00000007 (7) STR   (MEM_PC=00000044)
  RD C04966: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C04967: R3  <- 00000007 (7) [WB]  (WB_PC=000000e0)
  RD C04979: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C04980: R3  <- 00000007 (7) [WB]  (WB_PC=0000004c)
  RF C04985: R3  <- 0000001c (28) [WB]  (WB_PC=00000050)
  RF C04989: R3  <- 00000018 (24) [WB]  (WB_PC=00000054)
  RF C04993: R3  <- 00000014 (20) [WB]  (WB_PC=00000058)
  RD C04996: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=0000005c)
  RD C04997: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C04997: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C04998: R3  <- 00000006 (6) [WB]  (WB_PC=00000060)
  [STATUS C005000] PC=0x00000074  BDTU=IDLE     stall_if1=1
    R0=ffffffc8 R1=00000000 R2=0000007d R3=00000006 SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RF C05003: R3  <- 00000018 (24) [WB]  (WB_PC=00000064)
  RF C05007: R3  <- 00000014 (20) [WB]  (WB_PC=00000068)
  RF C05011: R3  <- 00000010 (16) [WB]  (WB_PC=0000006c)
  RD C05014: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=00000070)
  RF C05015: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C05021: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05022: R3  <- 00000007 (7) [WB]  (WB_PC=0000007c)
  RF C05027: R3  <- 0000001c (28) [WB]  (WB_PC=00000080)
  RF C05031: R3  <- 00000018 (24) [WB]  (WB_PC=00000084)
  RF C05035: R3  <- 00000014 (20) [WB]  (WB_PC=00000088)
  RD C05038: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=0000008c)
  RF C05039: R3  <- 0000007d (125) [WB]  (WB_PC=0000008c)
  WR C05043: [ffffffec]->w1073741819 = 0000007d (125) STR   (MEM_PC=00000090)
  RD C05044: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05045: R3  <- 00000006 (6) [WB]  (WB_PC=00000094)
  RF C05050: R3  <- 00000018 (24) [WB]  (WB_PC=00000098)
  RF C05054: R3  <- 00000014 (20) [WB]  (WB_PC=0000009c)
  RF C05058: R3  <- 00000010 (16) [WB]  (WB_PC=000000a0)
  RD C05061: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=000000a4)
  RD C05062: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05062: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C05063: R3  <- 00000007 (7) [WB]  (WB_PC=000000a8)
  RF C05068: R3  <- 0000001c (28) [WB]  (WB_PC=000000ac)
  RF C05072: R3  <- 00000018 (24) [WB]  (WB_PC=000000b0)
  RF C05076: R3  <- 00000014 (20) [WB]  (WB_PC=000000b4)
  WR C05079: [ffffffe0]->w1073741816 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C05080: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05081: R3  <- 00000006 (6) [WB]  (WB_PC=000000bc)
  RF C05086: R3  <- 00000018 (24) [WB]  (WB_PC=000000c0)
  RF C05090: R3  <- 00000014 (20) [WB]  (WB_PC=000000c4)
  RD C05094: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05094: R3  <- 00000010 (16) [WB]  (WB_PC=000000c8)
  RF C05095: R2  <- 0000007d (125) [WB]  (WB_PC=000000cc)
  WR C05099: [ffffffdc]->w1073741815 = 0000007d (125) STR   (MEM_PC=000000d0)
  RD C05100: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05101: R3  <- 00000007 (7) [WB]  (WB_PC=000000d4)
  RF C05106: R3  <- 00000008 (8) [WB]  (WB_PC=000000d8)
  WR C05109: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=000000dc)
  RD C05110: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05111: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C05123: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C05124: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C05129: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C05133: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C05137: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C05140: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C05141: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C05141: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C05142: R3  <- 00000006 (6) [WB]  (WB_PC=00000060)
  RF C05147: R3  <- 00000018 (24) [WB]  (WB_PC=00000064)
  RF C05151: R3  <- 00000014 (20) [WB]  (WB_PC=00000068)
  RF C05155: R3  <- 00000010 (16) [WB]  (WB_PC=0000006c)
  RD C05158: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=00000070)
  RF C05159: R3  <- 0000007d (125) [WB]  (WB_PC=00000070)
  RD C05165: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05166: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C05171: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C05175: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C05179: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C05182: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C05183: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C05187: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C05188: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05189: R3  <- 00000006 (6) [WB]  (WB_PC=00000094)
  RF C05194: R3  <- 00000018 (24) [WB]  (WB_PC=00000098)
  RF C05198: R3  <- 00000014 (20) [WB]  (WB_PC=0000009c)
  RF C05202: R3  <- 00000010 (16) [WB]  (WB_PC=000000a0)
  RD C05205: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=000000a4)
  RD C05206: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05206: R2  <- 0000007d (125) [WB]  (WB_PC=000000a4)
  RF C05207: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C05212: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C05216: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C05220: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C05223: [ffffffe4]->w1073741817 = 0000007d (125) STR   (MEM_PC=000000b8)
  RD C05224: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05225: R3  <- 00000006 (6) [WB]  (WB_PC=000000bc)
  RF C05230: R3  <- 00000018 (24) [WB]  (WB_PC=000000c0)
  RF C05234: R3  <- 00000014 (20) [WB]  (WB_PC=000000c4)
  RD C05238: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05238: R3  <- 00000010 (16) [WB]  (WB_PC=000000c8)
  RF C05239: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C05243: [ffffffdc]->w1073741815 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C05244: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05245: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C05250: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C05253: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C05254: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05255: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C05267: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C05268: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C05273: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C05277: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C05281: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C05284: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C05285: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C05285: R2  <- 00000062 (98) [WB]  (WB_PC=0000005c)
  RF C05286: R3  <- 00000006 (6) [WB]  (WB_PC=00000060)
  RF C05291: R3  <- 00000018 (24) [WB]  (WB_PC=00000064)
  RF C05295: R3  <- 00000014 (20) [WB]  (WB_PC=00000068)
  RF C05299: R3  <- 00000010 (16) [WB]  (WB_PC=0000006c)
  RD C05302: [ffffffdc]->w1073741815  dest=R3   (MEM_PC=00000070)
  RF C05303: R3  <- 0000007b (123) [WB]  (WB_PC=00000070)
  RD C05309: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05310: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C05315: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C05319: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C05323: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C05326: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C05327: R3  <- 00000062 (98) [WB]  (WB_PC=0000008c)
  WR C05331: [ffffffec]->w1073741819 = 00000062 (98) STR   (MEM_PC=00000090)
  RD C05332: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05333: R3  <- 00000006 (6) [WB]  (WB_PC=00000094)
  RF C05338: R3  <- 00000018 (24) [WB]  (WB_PC=00000098)
  RF C05342: R3  <- 00000014 (20) [WB]  (WB_PC=0000009c)
  RF C05346: R3  <- 00000010 (16) [WB]  (WB_PC=000000a0)
  RD C05349: [ffffffdc]->w1073741815  dest=R2   (MEM_PC=000000a4)
  RD C05350: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05350: R2  <- 0000007b (123) [WB]  (WB_PC=000000a4)
  RF C05351: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C05356: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C05360: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C05364: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C05367: [ffffffe8]->w1073741818 = 0000007b (123) STR   (MEM_PC=000000b8)
  RD C05368: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05369: R3  <- 00000006 (6) [WB]  (WB_PC=000000bc)
  RF C05374: R3  <- 00000018 (24) [WB]  (WB_PC=000000c0)
  RF C05378: R3  <- 00000014 (20) [WB]  (WB_PC=000000c4)
  RD C05382: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05382: R3  <- 00000010 (16) [WB]  (WB_PC=000000c8)
  RF C05383: R2  <- 00000062 (98) [WB]  (WB_PC=000000cc)
  WR C05387: [ffffffdc]->w1073741815 = 00000062 (98) STR   (MEM_PC=000000d0)
  RD C05388: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05389: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C05394: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C05397: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C05398: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05399: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C05405: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C05406: R3  <- 00000006 (6) [WB]  (WB_PC=000000ec)
  RF C05411: R3  <- 00000007 (7) [WB]  (WB_PC=000000f0)
  WR C05414: [fffffff4]->w1073741821 = 00000007 (7) STR   (MEM_PC=000000f4)
  RD C05415: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C05416: R3  <- 00000007 (7) [WB]  (WB_PC=000000f8)
  RD C05428: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C05429: R3  <- 00000007 (7) [WB]  (WB_PC=0000003c)
  RF C05434: R3  <- 00000008 (8) [WB]  (WB_PC=00000040)
  WR C05437: [fffffff0]->w1073741820 = 00000008 (8) STR   (MEM_PC=00000044)
  RD C05445: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05446: R3  <- 00000008 (8) [WB]  (WB_PC=000000e0)
  RD C05458: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C05459: R3  <- 00000008 (8) [WB]  (WB_PC=0000004c)
  RF C05464: R3  <- 00000020 (32) [WB]  (WB_PC=00000050)
  RF C05468: R3  <- 0000001c (28) [WB]  (WB_PC=00000054)
  RF C05472: R3  <- 00000018 (24) [WB]  (WB_PC=00000058)
  RD C05475: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=0000005c)
  RD C05476: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C05476: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C05477: R3  <- 00000007 (7) [WB]  (WB_PC=00000060)
  RF C05482: R3  <- 0000001c (28) [WB]  (WB_PC=00000064)
  RF C05486: R3  <- 00000018 (24) [WB]  (WB_PC=00000068)
  RF C05490: R3  <- 00000014 (20) [WB]  (WB_PC=0000006c)
  RD C05493: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=00000070)
  RF C05494: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C05500: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05501: R3  <- 00000008 (8) [WB]  (WB_PC=0000007c)
  RF C05506: R3  <- 00000020 (32) [WB]  (WB_PC=00000080)
  RF C05510: R3  <- 0000001c (28) [WB]  (WB_PC=00000084)
  RF C05514: R3  <- 00000018 (24) [WB]  (WB_PC=00000088)
  RD C05517: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=0000008c)
  RF C05518: R3  <- 0000007d (125) [WB]  (WB_PC=0000008c)
  WR C05522: [ffffffec]->w1073741819 = 0000007d (125) STR   (MEM_PC=00000090)
  RD C05523: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05524: R3  <- 00000007 (7) [WB]  (WB_PC=00000094)
  RF C05529: R3  <- 0000001c (28) [WB]  (WB_PC=00000098)
  RF C05533: R3  <- 00000018 (24) [WB]  (WB_PC=0000009c)
  RF C05537: R3  <- 00000014 (20) [WB]  (WB_PC=000000a0)
  RD C05540: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=000000a4)
  RD C05541: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05541: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C05542: R3  <- 00000008 (8) [WB]  (WB_PC=000000a8)
  RF C05547: R3  <- 00000020 (32) [WB]  (WB_PC=000000ac)
  RF C05551: R3  <- 0000001c (28) [WB]  (WB_PC=000000b0)
  RF C05555: R3  <- 00000018 (24) [WB]  (WB_PC=000000b4)
  WR C05558: [ffffffe4]->w1073741817 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C05559: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05560: R3  <- 00000007 (7) [WB]  (WB_PC=000000bc)
  RF C05565: R3  <- 0000001c (28) [WB]  (WB_PC=000000c0)
  RF C05569: R3  <- 00000018 (24) [WB]  (WB_PC=000000c4)
  RD C05573: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05573: R3  <- 00000014 (20) [WB]  (WB_PC=000000c8)
  RF C05574: R2  <- 0000007d (125) [WB]  (WB_PC=000000cc)
  WR C05578: [ffffffe0]->w1073741816 = 0000007d (125) STR   (MEM_PC=000000d0)
  RD C05579: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05580: R3  <- 00000008 (8) [WB]  (WB_PC=000000d4)
  RF C05585: R3  <- 00000009 (9) [WB]  (WB_PC=000000d8)
  WR C05588: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=000000dc)
  RD C05589: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05590: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C05602: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C05603: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C05608: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C05612: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C05616: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C05619: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C05620: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C05620: R2  <- 0000007b (123) [WB]  (WB_PC=0000005c)
  RF C05621: R3  <- 00000007 (7) [WB]  (WB_PC=00000060)
  RF C05626: R3  <- 0000001c (28) [WB]  (WB_PC=00000064)
  RF C05630: R3  <- 00000018 (24) [WB]  (WB_PC=00000068)
  RF C05634: R3  <- 00000014 (20) [WB]  (WB_PC=0000006c)
  RD C05637: [ffffffe0]->w1073741816  dest=R3   (MEM_PC=00000070)
  RF C05638: R3  <- 0000007d (125) [WB]  (WB_PC=00000070)
  RD C05644: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05645: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C05650: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C05654: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C05658: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C05661: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C05662: R3  <- 0000007b (123) [WB]  (WB_PC=0000008c)
  WR C05666: [ffffffec]->w1073741819 = 0000007b (123) STR   (MEM_PC=00000090)
  RD C05667: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05668: R3  <- 00000007 (7) [WB]  (WB_PC=00000094)
  RF C05673: R3  <- 0000001c (28) [WB]  (WB_PC=00000098)
  RF C05677: R3  <- 00000018 (24) [WB]  (WB_PC=0000009c)
  RF C05681: R3  <- 00000014 (20) [WB]  (WB_PC=000000a0)
  RD C05684: [ffffffe0]->w1073741816  dest=R2   (MEM_PC=000000a4)
  RD C05685: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05685: R2  <- 0000007d (125) [WB]  (WB_PC=000000a4)
  RF C05686: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C05691: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C05695: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C05699: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C05702: [ffffffe8]->w1073741818 = 0000007d (125) STR   (MEM_PC=000000b8)
  RD C05703: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05704: R3  <- 00000007 (7) [WB]  (WB_PC=000000bc)
  RF C05709: R3  <- 0000001c (28) [WB]  (WB_PC=000000c0)
  RF C05713: R3  <- 00000018 (24) [WB]  (WB_PC=000000c4)
  RD C05717: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05717: R3  <- 00000014 (20) [WB]  (WB_PC=000000c8)
  RF C05718: R2  <- 0000007b (123) [WB]  (WB_PC=000000cc)
  WR C05722: [ffffffe0]->w1073741816 = 0000007b (123) STR   (MEM_PC=000000d0)
  RD C05723: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05724: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C05729: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C05732: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C05733: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05734: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C05740: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C05741: R3  <- 00000007 (7) [WB]  (WB_PC=000000ec)
  RF C05746: R3  <- 00000008 (8) [WB]  (WB_PC=000000f0)
  WR C05749: [fffffff4]->w1073741821 = 00000008 (8) STR   (MEM_PC=000000f4)
  RD C05750: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C05751: R3  <- 00000008 (8) [WB]  (WB_PC=000000f8)
  RD C05763: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C05764: R3  <- 00000008 (8) [WB]  (WB_PC=0000003c)
  RF C05769: R3  <- 00000009 (9) [WB]  (WB_PC=00000040)
  WR C05772: [fffffff0]->w1073741820 = 00000009 (9) STR   (MEM_PC=00000044)
  RD C05780: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05781: R3  <- 00000009 (9) [WB]  (WB_PC=000000e0)
  RD C05793: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000004c)
  RF C05794: R3  <- 00000009 (9) [WB]  (WB_PC=0000004c)
  RF C05799: R3  <- 00000024 (36) [WB]  (WB_PC=00000050)
  RF C05803: R3  <- 00000020 (32) [WB]  (WB_PC=00000054)
  RF C05807: R3  <- 0000001c (28) [WB]  (WB_PC=00000058)
  RD C05810: [ffffffe8]->w1073741818  dest=R2   (MEM_PC=0000005c)
  RD C05811: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000060)
  RF C05811: R2  <- 0000007d (125) [WB]  (WB_PC=0000005c)
  RF C05812: R3  <- 00000008 (8) [WB]  (WB_PC=00000060)
  RF C05817: R3  <- 00000020 (32) [WB]  (WB_PC=00000064)
  RF C05821: R3  <- 0000001c (28) [WB]  (WB_PC=00000068)
  RF C05825: R3  <- 00000018 (24) [WB]  (WB_PC=0000006c)
  RD C05828: [ffffffe4]->w1073741817  dest=R3   (MEM_PC=00000070)
  RF C05829: R3  <- 00000143 (323) [WB]  (WB_PC=00000070)
  RD C05835: [fffffff0]->w1073741820  dest=R3   (MEM_PC=0000007c)
  RF C05836: R3  <- 00000009 (9) [WB]  (WB_PC=0000007c)
  RF C05841: R3  <- 00000024 (36) [WB]  (WB_PC=00000080)
  RF C05845: R3  <- 00000020 (32) [WB]  (WB_PC=00000084)
  RF C05849: R3  <- 0000001c (28) [WB]  (WB_PC=00000088)
  RD C05852: [ffffffe8]->w1073741818  dest=R3   (MEM_PC=0000008c)
  RF C05853: R3  <- 0000007d (125) [WB]  (WB_PC=0000008c)
  WR C05857: [ffffffec]->w1073741819 = 0000007d (125) STR   (MEM_PC=00000090)
  RD C05858: [fffffff4]->w1073741821  dest=R3   (MEM_PC=00000094)
  RF C05859: R3  <- 00000008 (8) [WB]  (WB_PC=00000094)
  RF C05864: R3  <- 00000020 (32) [WB]  (WB_PC=00000098)
  RF C05868: R3  <- 0000001c (28) [WB]  (WB_PC=0000009c)
  RF C05872: R3  <- 00000018 (24) [WB]  (WB_PC=000000a0)
  RD C05875: [ffffffe4]->w1073741817  dest=R2   (MEM_PC=000000a4)
  RD C05876: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000a8)
  RF C05876: R2  <- 00000143 (323) [WB]  (WB_PC=000000a4)
  RF C05877: R3  <- 00000009 (9) [WB]  (WB_PC=000000a8)
  RF C05882: R3  <- 00000024 (36) [WB]  (WB_PC=000000ac)
  RF C05886: R3  <- 00000020 (32) [WB]  (WB_PC=000000b0)
  RF C05890: R3  <- 0000001c (28) [WB]  (WB_PC=000000b4)
  WR C05893: [ffffffe8]->w1073741818 = 00000143 (323) STR   (MEM_PC=000000b8)
  RD C05894: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000bc)
  RF C05895: R3  <- 00000008 (8) [WB]  (WB_PC=000000bc)
  RF C05900: R3  <- 00000020 (32) [WB]  (WB_PC=000000c0)
  RF C05904: R3  <- 0000001c (28) [WB]  (WB_PC=000000c4)
  RD C05908: [ffffffec]->w1073741819  dest=R2   (MEM_PC=000000cc)
  RF C05908: R3  <- 00000018 (24) [WB]  (WB_PC=000000c8)
  RF C05909: R2  <- 0000007d (125) [WB]  (WB_PC=000000cc)
  WR C05913: [ffffffe4]->w1073741817 = 0000007d (125) STR   (MEM_PC=000000d0)
  RD C05914: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000d4)
  RF C05915: R3  <- 00000009 (9) [WB]  (WB_PC=000000d4)
  RF C05920: R3  <- 0000000a (10) [WB]  (WB_PC=000000d8)
  WR C05923: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=000000dc)
  RD C05924: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05925: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C05931: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C05932: R3  <- 00000008 (8) [WB]  (WB_PC=000000ec)
  RF C05937: R3  <- 00000009 (9) [WB]  (WB_PC=000000f0)
  WR C05940: [fffffff4]->w1073741821 = 00000009 (9) STR   (MEM_PC=000000f4)
  RD C05941: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C05942: R3  <- 00000009 (9) [WB]  (WB_PC=000000f8)
  RD C05954: [fffffff4]->w1073741821  dest=R3   (MEM_PC=0000003c)
  RF C05955: R3  <- 00000009 (9) [WB]  (WB_PC=0000003c)
  RF C05960: R3  <- 0000000a (10) [WB]  (WB_PC=00000040)
  WR C05963: [fffffff0]->w1073741820 = 0000000a (10) STR   (MEM_PC=00000044)
  RD C05971: [fffffff0]->w1073741820  dest=R3   (MEM_PC=000000e0)
  RF C05972: R3  <- 0000000a (10) [WB]  (WB_PC=000000e0)
  RD C05978: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000ec)
  RF C05979: R3  <- 00000009 (9) [WB]  (WB_PC=000000ec)
  RF C05984: R3  <- 0000000a (10) [WB]  (WB_PC=000000f0)
  WR C05987: [fffffff4]->w1073741821 = 0000000a (10) STR   (MEM_PC=000000f4)
  RD C05988: [fffffff4]->w1073741821  dest=R3   (MEM_PC=000000f8)
  RF C05989: R3  <- 0000000a (10) [WB]  (WB_PC=000000f8)
  RF C05996: R3  <- 00000000 (0) [WB]  (WB_PC=00000104)
  RF C06000: R0  <- 00000000 (0) [WB]  (WB_PC=00000108)
  [STATUS C006000] PC=0x0000011c  BDTU=IDLE     stall_if1=0
    R0=ffffffc8 R1=00000000 R2=0000007d R3=00000000 SP=ffffffc0 LR=0000013c R11=fffffffc R12=ffffffe4
  RF C06001: R13 <- fffffff8 (-8) [WB]  (WB_PC=0000010c)
  RF C06006: R11 <- 00000000 (0) [BDTU_P1]
  RF C06007: R14 <- 00000200 (512) [BDTU_P1]
  RF C06008: R13 <- 00000000 (0) [BDTU_P2]
  >>> BDTU FLUSH C06010: redirecting PC to 00000114 (pc_plus4_mem)

[342356000] PC reached halt address 0x00000200 at cycle 6018

════════════════════════════════════════════════════════════════
  END-OF-RUN: Bubble Sort  (6018 cycles, exit=0, dmem_writes=168, dmem_reads=522)
════════════════════════════════════════════════════════════════
  +-----------------------------------------+
  |          Register File Dump             |
  +-----------------------------------------+
  |  R0   = 0x00000000  (0)
  |  R1   = 0x00000000  (0)
  |  R2   = 0x0000007d  (125)
  |  R3   = 0x00000000  (0)
  |  R4   = 0x00000000  (0)
  |  R5   = 0x00000000  (0)
  |  R6   = 0x00000000  (0)
  |  R7   = 0x00000000  (0)
  |  R8   = 0x00000000  (0)
  |  R9   = 0x00000000  (0)
  |  R10  = 0x00000000  (0)
  |  R11  = 0x00000000  (0)
  |  R12  = 0xffffffe4  (-28)
  |  R13  = 0x00000000  (0)
  |  R14  = 0x00000200  (512)
  |  R15  = 0x00000000  (0)
  +-----------------------------------------+
  |  CPSR  = 0010 (N=0 Z=0 C=1 V=0)    |
  +-----------------------------------------+

[B9] De-asserting start pin...
  MMIO available (req_rdy=1)
[B10] Reading 4096 DMEM words via MMIO (full BRAM)...
  DMEM readback complete.
  DMEM words changed from original hex: 13 out of 4096
  -- ALL changed DMEM words (before -> after) --
    [w4081 / 0x00003fc4] 00000000 -> fffffe39  (0 -> -455)
    [w4082 / 0x00003fc8] 00000000 -> ffffffc8  (0 -> -56)
    [w4084 / 0x00003fd0] 00000000 -> 00000002  (0 -> 2)
    [w4085 / 0x00003fd4] 00000000 -> 0000000a  (0 -> 10)
    [w4086 / 0x00003fd8] 00000000 -> 00000041  (0 -> 65)
    [w4087 / 0x00003fdc] 00000000 -> 00000062  (0 -> 98)
    [w4088 / 0x00003fe0] 00000000 -> 0000007b  (0 -> 123)
    [w4089 / 0x00003fe4] 00000000 -> 0000007d  (0 -> 125)
    [w4090 / 0x00003fe8] 00000000 -> 00000143  (0 -> 323)
    [w4091 / 0x00003fec] 00000000 -> 0000007d  (0 -> 125)
    [w4092 / 0x00003ff0] 00000000 -> 0000000a  (0 -> 10)
    [w4093 / 0x00003ff4] 00000000 -> 0000000a  (0 -> 10)
    [w4095 / 0x00003ffc] 00000000 -> 00000200  (0 -> 512)
  -- DMEM top 16 words (stack region) --
    [word 4080 / 0x00003fc0] = 0x00000000 (0)
    [word 4081 / 0x00003fc4] = 0xfffffe39 (-455)
    [word 4082 / 0x00003fc8] = 0xffffffc8 (-56)
    [word 4083 / 0x00003fcc] = 0x00000000 (0)
    [word 4084 / 0x00003fd0] = 0x00000002 (2)
    [word 4085 / 0x00003fd4] = 0x0000000a (10)
    [word 4086 / 0x00003fd8] = 0x00000041 (65)
    [word 4087 / 0x00003fdc] = 0x00000062 (98)
    [word 4088 / 0x00003fe0] = 0x0000007b (123)
    [word 4089 / 0x00003fe4] = 0x0000007d (125)
    [word 4090 / 0x00003fe8] = 0x00000143 (323)
    [word 4091 / 0x00003fec] = 0x0000007d (125)
    [word 4092 / 0x00003ff0] = 0x0000000a (10)
    [word 4093 / 0x00003ff4] = 0x0000000a (10)
    [word 4094 / 0x00003ff8] = 0x00000000 (0)
    [word 4095 / 0x00003ffc] = 0x00000200 (512)
  Searching for sorted array in DMEM...
  FOUND sorted array at DMEM word 4081 (byte 0x00003fc4):
    [0] = 0xfffffe39  (-455)
    [1] = 0xffffffc8  (-56)
    [2] = 0x00000000  (0)
    [3] = 0x00000002  (2)
    [4] = 0x0000000a  (10)
    [5] = 0x00000041  (65)
    [6] = 0x00000062  (98)
    [7] = 0x0000007b  (123)
    [8] = 0x0000007d  (125)
    [9] = 0x00000143  (323)

[B11] Verification...
  Verifying sort order (10 elements)...
    PASS: Correctly sorted in ascending order.

  Comparing against expected sorted array...
    [PASS] arr[0] = -455
    [PASS] arr[1] = -56
    [PASS] arr[2] = 0
    [PASS] arr[3] = 2
    [PASS] arr[4] = 10
    [PASS] arr[5] = 65
    [PASS] arr[6] = 98
    [PASS] arr[7] = 123
    [PASS] arr[8] = 125
    [PASS] arr[9] = 323
    ALL 10 ELEMENTS MATCH.

╔══════════════════════════════════════════════════════════════╗
║                        SUMMARY                              ║
╠══════════════════════════════════════════════════════════════╣
║  Sort Cycles  :   6018                                     ║
║  Sort Exit    : CLEAN (halt reached)                         ║
║  Sort Result  : FOUND (10 elements)                          ║
║  IMEM Depth   : 1024 words (loaded 1024)                        ║
║  DMEM Depth   : 4096 words (loaded 4096)                       ║
║  Checks       : 312 PASSED, 0 FAILED (312 total)            ║
╚══════════════════════════════════════════════════════════════╝
  >>> ALL TESTS PASSED <<<

../tb/soc_tb.v:1069: $finish called at 547466000 (1ps)
