{
  "module_name": "rs780_dpm.h",
  "hash_id": "7330b168102ae35117062096081ac0e53cea54a3513eba271207578d8aa39f87",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rs780_dpm.h",
  "human_readable_source": " \n#ifndef __RS780_DPM_H__\n#define __RS780_DPM_H__\n\nenum rs780_vddc_level {\n\tRS780_VDDC_LEVEL_UNKNOWN = 0,\n\tRS780_VDDC_LEVEL_LOW = 1,\n\tRS780_VDDC_LEVEL_HIGH = 2,\n};\n\nstruct igp_power_info {\n\t \n\tbool invert_pwm_required;\n\tbool pwm_voltage_control;\n\tbool voltage_control;\n\tbool gfx_clock_gating;\n\t \n\tu32 system_config;\n\tu32 bootup_uma_clk;\n\tu16 max_voltage;\n\tu16 min_voltage;\n\tu16 boot_voltage;\n\tu16 inter_voltage_low;\n\tu16 inter_voltage_high;\n\tu16 num_of_cycles_in_period;\n\t \n\tint crtc_id;\n\tint refresh_rate;\n};\n\nstruct igp_ps {\n\tenum rs780_vddc_level min_voltage;\n\tenum rs780_vddc_level max_voltage;\n\tu32 sclk_low;\n\tu32 sclk_high;\n\tu32 flags;\n};\n\n#define RS780_CGFTV_DFLT                 0x0303000f\n#define RS780_FBDIVTIMERVAL_DFLT         0x2710\n\n#define RS780_FVTHROTUTC0_DFLT   0x04010040\n#define RS780_FVTHROTUTC1_DFLT   0x04010040\n#define RS780_FVTHROTUTC2_DFLT   0x04010040\n#define RS780_FVTHROTUTC3_DFLT   0x04010040\n#define RS780_FVTHROTUTC4_DFLT   0x04010040\n\n#define RS780_FVTHROTDTC0_DFLT 0x04010040\n#define RS780_FVTHROTDTC1_DFLT 0x04010040\n#define RS780_FVTHROTDTC2_DFLT 0x04010040\n#define RS780_FVTHROTDTC3_DFLT 0x04010040\n#define RS780_FVTHROTDTC4_DFLT 0x04010040\n\n#define RS780_FVTHROTFBUSREG0_DFLT       0x00001001\n#define RS780_FVTHROTFBUSREG1_DFLT       0x00002002\n#define RS780_FVTHROTFBDSREG0_DFLT       0x00004001\n#define RS780_FVTHROTFBDSREG1_DFLT       0x00020010\n\n#define RS780_FVTHROTPWMUSREG0_DFLT      0x00002001\n#define RS780_FVTHROTPWMUSREG1_DFLT      0x00004003\n#define RS780_FVTHROTPWMDSREG0_DFLT      0x00002001\n#define RS780_FVTHROTPWMDSREG1_DFLT      0x00004003\n\n#define RS780_FVTHROTPWMFBDIVRANGEREG0_DFLT  0x37\n#define RS780_FVTHROTPWMFBDIVRANGEREG1_DFLT  0x4b\n#define RS780_FVTHROTPWMFBDIVRANGEREG2_DFLT  0x8b\n\n#define RS780D_FVTHROTPWMFBDIVRANGEREG0_DFLT  0x8b\n#define RS780D_FVTHROTPWMFBDIVRANGEREG1_DFLT  0x8c\n#define RS780D_FVTHROTPWMFBDIVRANGEREG2_DFLT  0xb5\n\n#define RS880D_FVTHROTPWMFBDIVRANGEREG0_DFLT  0x8d\n#define RS880D_FVTHROTPWMFBDIVRANGEREG1_DFLT  0x8e\n#define RS880D_FVTHROTPWMFBDIVRANGEREG2_DFLT  0xBa\n\n#define RS780_FVTHROTPWMRANGE0_GPIO_DFLT  0x1a\n#define RS780_FVTHROTPWMRANGE1_GPIO_DFLT  0x1a\n#define RS780_FVTHROTPWMRANGE2_GPIO_DFLT  0x0\n#define RS780_FVTHROTPWMRANGE3_GPIO_DFLT  0x0\n\n#define RS780_SLOWCLKFEEDBACKDIV_DFLT 110\n\n#define RS780_CGCLKGATING_DFLT           0x0000E204\n\n#define RS780_DEFAULT_VCLK_FREQ  53300  \n#define RS780_DEFAULT_DCLK_FREQ  40000  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}