// Seed: 9365983
module module_0;
  tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_4;
  wire id_5;
  initial assume (id_5);
endmodule
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 module_2,
    output supply0 id_4
);
  assign id_4 = (1);
  assign module_3.type_6 = 0;
endmodule
module module_3 (
    output tri1 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    output tri1 id_8,
    output wand id_9
    , id_12,
    input uwire id_10
);
  assign id_6 = 1;
  module_2 modCall_1 (
      id_10,
      id_10,
      id_2,
      id_5,
      id_6
  );
endmodule
