<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="reversi_FPGA">
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Div1" CBX_FILE_NAME="lpm_divide_jhm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_m9m.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Mod2" CBX_FILE_NAME="lpm_divide_m9m.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_jhm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Div2" CBX_FILE_NAME="lpm_divide_jhm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|reversi_FPGA|lpm_divide:Mod1" CBX_FILE_NAME="lpm_divide_m9m.tdf"/>
	</PROJECT>
</LOG_ROOT>
