[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-doc",
	"source": "yosys",
	"version": "0.52-1",
	"section": "doc",
	"priority": "optional",
	"architecture": "all",
	"suggests": [
		"yosys"
	],
	"installedSize": 3045,
	"maintainer": "Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis (documentation)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys-doc_0.52-1_all.deb",
	"size": 2915912,
	"md5": "2dfc3bfbfd0e12275f002fc833f81399",
	"sha256": "0f0e4f9ae4433716e292999383195230a6b9345f9fbfd4f6824c328e0e755cec",
	"descriptionMd5": "ab7d9326edc3c3820fff6f5ffb1d9709"
}]