Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 08:37:08 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SoC-Lab-FIR_Lab4/Lab4-1/vivado_proj/project_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.871        0.000                      0                   65        0.313        0.000                      0                   65        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            5.871        0.000                      0                   65        0.313        0.000                      0                   65        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.372ns (59.404%)  route 1.621ns (40.596%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.448 r  delay_count_reg[28]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     7.066    data0[28]
                                                                      r  delay_count[28]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.373 r  delay_count[28]_i_1/O
                         net (fo=1, unplaced)         0.000     7.373    delay_count[28]
                         FDRE                                         r  delay_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[28]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.255ns (58.179%)  route 1.621ns (41.821%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.331 r  delay_count_reg[24]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.949    data0[24]
                                                                      r  delay_count[24]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.256 r  delay_count[24]_i_1/O
                         net (fo=1, unplaced)         0.000     7.256    delay_count[24]
                         FDRE                                         r  delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[24]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 2.408ns (62.335%)  route 1.455ns (37.665%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  delay_count_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.234    delay_count_reg[28]_i_2_n_0
                                                                      r  delay_count_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.490 r  delay_count_reg[31]_i_8/O[2]
                         net (fo=1, unplaced)         0.452     6.942    data0[31]
                                                                      r  delay_count[31]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     7.243 r  delay_count[31]_i_3/O
                         net (fo=1, unplaced)         0.000     7.243    delay_count[31]
                         FDRE                                         r  delay_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[31]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 2.494ns (65.476%)  route 1.315ns (34.523%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  delay_count_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.234    delay_count_reg[28]_i_2_n_0
                                                                      r  delay_count_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.571 r  delay_count_reg[31]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     6.883    data0[30]
                                                                      r  delay_count[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     7.189 r  delay_count[30]_i_1/O
                         net (fo=1, unplaced)         0.000     7.189    delay_count[30]
                         FDRE                                         r  delay_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[30]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.138ns (56.877%)  route 1.621ns (43.123%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.214 r  delay_count_reg[20]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.832    data0[20]
                                                                      r  delay_count[20]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.139 r  delay_count[20]_i_1/O
                         net (fo=1, unplaced)         0.000     7.139    delay_count[20]
                         FDRE                                         r  delay_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[20]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.291ns (61.159%)  route 1.455ns (38.841%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.373 r  delay_count_reg[28]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     6.825    data0[27]
                                                                      r  delay_count[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     7.126 r  delay_count[27]_i_1/O
                         net (fo=1, unplaced)         0.000     7.126    delay_count[27]
                         FDRE                                         r  delay_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[27]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[27]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.377ns (64.382%)  route 1.315ns (35.618%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.454 r  delay_count_reg[28]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     6.766    data0[26]
                                                                      r  delay_count[26]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     7.072 r  delay_count[26]_i_1/O
                         net (fo=1, unplaced)         0.000     7.072    delay_count[26]
                         FDRE                                         r  delay_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[26]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.378ns (64.410%)  route 1.314ns (35.590%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.883    delay_count_reg[16]_i_2_n_0
                                                                      r  delay_count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.000    delay_count_reg[20]_i_2_n_0
                                                                      r  delay_count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.117    delay_count_reg[24]_i_2_n_0
                                                                      r  delay_count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  delay_count_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.234    delay_count_reg[28]_i_2_n_0
                                                                      r  delay_count_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.466 r  delay_count_reg[31]_i_8/O[0]
                         net (fo=1, unplaced)         0.311     6.777    data0[29]
                                                                      r  delay_count[29]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295     7.072 r  delay_count[29]_i_1/O
                         net (fo=1, unplaced)         0.000     7.072    delay_count[29]
                         FDRE                                         r  delay_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[29]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 delay_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.021ns (27.980%)  route 2.628ns (72.020%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[22]/Q
                         net (fo=2, unplaced)         0.752     4.610    delay_count_reg_n_0_[22]
                                                                      r  delay_count[31]_i_11/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.905 r  delay_count[31]_i_11/O
                         net (fo=1, unplaced)         0.902     5.807    delay_count[31]_i_11_n_0
                                                                      r  delay_count[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.931 r  delay_count[31]_i_7/O
                         net (fo=33, unplaced)        0.974     6.905    delay_count[31]_i_7_n_0
                                                                      r  delay_count[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  delay_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.029    delay_count[0]
                         FDRE                                         r  delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 2.021ns (55.491%)  route 1.621ns (44.509%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  delay_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    delay_count_reg_n_0_[4]
                                                                      r  delay_count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    delay_count_reg[4]_i_2_n_0
                                                                      r  delay_count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    delay_count_reg[8]_i_2_n_0
                                                                      r  delay_count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    delay_count_reg[12]_i_2_n_0
                                                                      r  delay_count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.097 r  delay_count_reg[16]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.715    data0[16]
                                                                      r  delay_count[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.022 r  delay_count[16]_i_1/O
                         net (fo=1, unplaced)         0.000     7.022    delay_count[16]
                         FDRE                                         r  delay_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[16]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    delay_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.245ns (44.025%)  route 0.312ns (55.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.312     1.518    delay_count_reg_n_0_[0]
                                                                      f  delay_count[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.616 r  delay_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.616    delay_count[0]
                         FDRE                                         r  delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.706%)  route 0.371ns (60.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[1]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     1.674 r  delay_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.674    delay_count[1]
                         FDRE                                         r  delay_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[10]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[10]
                         FDRE                                         r  delay_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[11]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[11]
                         FDRE                                         r  delay_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[12]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[12]
                         FDRE                                         r  delay_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[13]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[13]
                         FDRE                                         r  delay_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[14]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[14]
                         FDRE                                         r  delay_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[14]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[15]
                         FDRE                                         r  delay_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[16]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[16]
                         FDRE                                         r  delay_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[16]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.245ns (39.804%)  route 0.371ns (60.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  delay_count_reg[0]/Q
                         net (fo=34, unplaced)        0.371     1.577    delay_count_reg_n_0_[0]
                                                                      r  delay_count[17]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     1.675 r  delay_count[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    delay_count[17]
                         FDRE                                         r  delay_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delay_count_reg[17]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delay_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delay_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delay_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delay_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delay_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                delay_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                delay_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[10]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[11]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[12]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[13]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[14]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[15]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  ready_reg/Q
                         net (fo=2, unplaced)         0.337     1.544    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.749    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[10]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[11]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[12]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[13]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[14]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.585     1.645 r  user_bram/RAM_reg_0/DOBDO[15]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  user_bram/RAM_reg_1/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     1.060    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.645 r  user_bram/RAM_reg_1/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.344ns (37.487%)  route 2.241ns (62.513%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.521     3.460    delay_count0
                                                                      r  ready_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.584 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     3.584    ready_i_1_n_0
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  ready_reg/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[16]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            delay_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.220ns (35.004%)  route 2.265ns (64.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[11]
                                                                      f  user_bram/RAM_reg_0_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=3, unplaced)         0.920     2.815    user_bram_n_1
                                                                      f  delay_count[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.939 r  delay_count[31]_i_2/O
                         net (fo=33, unplaced)        0.545     3.484    delay_count0
                         FDRE                                         r  delay_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.988    clk_BUFG
                         FDRE                                         r  delay_count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      r  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[6]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[10]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[1]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[2]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[3]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_bram/wbs_adr_i_IBUF[4]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKARDCLK





