{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "u50",
   "name": "gen3x16_xdma",
   "version_major": "201920",
   "version_minor": "3",
   "description": "\n    This platform targets the Alveo U50 Data Center Accelerator Card. This high-performance acceleration platform features HBM, the expanded partial reconfiguration flow for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.\n  ",
   "generated_by": {
    "name": "Vivado",
    "version": "2019.2",
    "cl": "2708876",
    "time_stamp": "Wed Feb 19 10:53:31 2020"
   },
   "board": {
    "name": "xilinx.com:au50:1.0",
    "vendor": "xilinx.com",
    "part": "xcu50-fsvh2104-2-e",
    "board_part": "xilinx.com:au50:part0:1.0"
   },
   "available_resources": {
    "LUT": "871680",
    "REG": "",
    "BRAM": "1344",
    "DSP": "5952",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000000",
     "tag": "HBM[0]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000001",
     "tag": "HBM[10]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "2",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000002",
     "tag": "HBM[11]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "3",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000003",
     "tag": "HBM[12]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "4",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000004",
     "tag": "HBM[13]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "5",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000005",
     "tag": "HBM[14]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "6",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000006",
     "tag": "HBM[15]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "7",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000007",
     "tag": "HBM[16]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "8",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000008",
     "tag": "HBM[17]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "9",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000009",
     "tag": "HBM[18]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "10",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000a",
     "tag": "HBM[19]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "11",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000b",
     "tag": "HBM[1]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "12",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000c",
     "tag": "HBM[20]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "13",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000d",
     "tag": "HBM[21]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "14",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000e",
     "tag": "HBM[22]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "15",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000000f",
     "tag": "HBM[23]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "16",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000010",
     "tag": "HBM[24]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "17",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000011",
     "tag": "HBM[25]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "18",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000012",
     "tag": "HBM[26]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "19",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000013",
     "tag": "HBM[27]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "20",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000014",
     "tag": "HBM[28]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "21",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000015",
     "tag": "HBM[29]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "22",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000016",
     "tag": "HBM[2]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "23",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000017",
     "tag": "HBM[30]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "24",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000018",
     "tag": "HBM[31]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "25",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000019",
     "tag": "HBM[3]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "26",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001a",
     "tag": "HBM[4]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "27",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001b",
     "tag": "HBM[5]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "28",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001c",
     "tag": "HBM[6]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "29",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001d",
     "tag": "HBM[7]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "30",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001e",
     "tag": "HBM[8]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "31",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x0000001f",
     "tag": "HBM[9]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "32",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000020",
     "tag": "PLRAM[0]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "33",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000021",
     "tag": "PLRAM[1]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "34",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000022",
     "tag": "PLRAM[2]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "35",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000023",
     "tag": "PLRAM[3]",
     "slr": "",
     "spTag": ""
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "_bd_top_blp_s_aclk_ctrl_00",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 50,
     "spec_period": 20,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "_bd_top_clk_kernel2_in",
     "id": 1,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 500,
     "spec_period": 2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "_bd_top_clk_kernel_in",
     "id": 0,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 300,
     "spec_period": 3.333333,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2022.1",
    "cl": "3524075",
    "time_stamp": "2022-04-13-17:42:45",
    "options": "/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --link krnl_vsub.xo -o krnl_vsub.xclbin --save-temps ",
    "xclbin_name": "krnl_vsub",
    "uuid": "7d62c74a-585e-40b1-9cf6-d090f69e3a2b",
    "link_uuid": "7d62c74a-585e-40b1-9cf6-d090f69e3a2b",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "level0_i/ulp",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "krnl_vsub",
       "cu_name": "krnl_vsub_1",
       "base_address": "",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [],
       "reset_port_name": ""
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "in1",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "in2",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "out_r",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      }
     ]
    }
   ]
  }
 }
}

