Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 27 00:48:23 2022
| Host         : DESKTOP-TCD6F2O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file car_control_sets_placed.rpt
| Design       : car
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------+------------------+----------------+--------------+
|    Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------+------------------+------------------+----------------+--------------+
| ~u1/divclk2       |               |                  |                1 |              1 |         1.00 |
| ~u1/divclk        |               |                  |                1 |              3 |         3.00 |
| ~u1/CLK           |               |                  |                2 |              4 |         2.00 |
| ~u1/divclk3_reg_0 |               |                  |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG    |               |                  |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG    |               | u1/divclk_1      |                8 |             31 |         3.88 |
| ~clk_IBUF_BUFG    |               | u1/divclk2_5     |                8 |             31 |         3.88 |
| ~clk_IBUF_BUFG    |               | u1/divclk3       |                8 |             31 |         3.88 |
| ~clk_IBUF_BUFG    |               | u1/divclk1       |                8 |             31 |         3.88 |
+-------------------+---------------+------------------+------------------+----------------+--------------+


