#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 13 02:06:19 2021
# Process ID: 58764
# Current directory: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/system_wrapper.vds
# Journal file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: Dispatch client connection id - 54117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.691 ; gain = 0.000
Command: synth_design -top system_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1616.184 ; gain = 124.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/Vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [F:/Vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'system' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2753]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_0_0' (2#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_0_0' is unconnected for instance 'axi_i2c' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3029]
WARNING: [Synth 8-7023] instance 'axi_i2c' of module 'system_axi_iic_0_0' has 27 connections declared, but only 26 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3029]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ic_zynq_ps_S_AXI_HP0_FPD_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3572]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_F6ZC3Y' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2392]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (3#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2679]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2679]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_0' has 72 connections declared, but only 70 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2679]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_F6ZC3Y' (4#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2392]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ic_zynq_ps_S_AXI_HP0_FPD_0' (5#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3572]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0_0' (6#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5088]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1V7W4W3' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1V7W4W3' (7#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PKNXOY' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:898]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (8#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_m01_regslice_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_m01_regslice_0' (9#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_m01_regslice_0' is unconnected for instance 'm01_regslice' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1221]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_m01_regslice_0' is unconnected for instance 'm01_regslice' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1221]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'system_m01_regslice_0' has 40 connections declared, but only 38 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1221]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PKNXOY' (10#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:898]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1IVSNKI' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2106]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1IVSNKI' (11#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2106]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (12#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_aruser' does not match port width (32) of module 'system_xbar_1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5863]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_awuser' does not match port width (32) of module 'system_xbar_1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5876]
INFO: [Synth 8-6155] done synthesizing module 'system_ps8_0_axi_periph_0' (13#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5088]
INFO: [Synth 8-6157] synthesizing module 'system_axi_inter_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3942]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FFJOHT' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (14#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:251]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:251]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_1' has 60 connections declared, but only 58 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FFJOHT' (15#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_6FTVM8' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:598]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (16#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:837]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:837]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_2' has 60 connections declared, but only 58 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:837]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_6FTVM8' (17#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:598]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_HH6ILE' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1262]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (18#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1501]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_3' has 60 connections declared, but only 58 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1501]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_HH6ILE' (19#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1262]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1447R5F' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1562]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1447R5F' (20#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1562]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_13MN6MO' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1820]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_13MN6MO' (21#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1820]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (22#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (48) of port connection 'm_axi_arid' does not match port width (64) of module 'system_xbar_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5011]
WARNING: [Synth 8-689] width (48) of port connection 'm_axi_awid' does not match port width (64) of module 'system_xbar_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5023]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'system_xbar_0' is unconnected for instance 'xbar' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5005]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'system_xbar_0' is unconnected for instance 'xbar' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5005]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 82 connections declared, but only 80 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:5005]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_inter_0' (23#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3942]
WARNING: [Synth 8-7071] port 'M03_AXI_araddr' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arburst' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arcache' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arlen' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arlock' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arqos' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arregion' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arsize' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_arvalid' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awaddr' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awburst' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awcache' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awlen' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awlock' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awqos' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awregion' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awsize' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_awvalid' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_bready' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_rready' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_wdata' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_wlast' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_wstrb' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7071] port 'M03_AXI_wvalid' of module 'system_axi_inter_0' is unconnected for instance 'axi_inter1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
WARNING: [Synth 8-7023] instance 'axi_inter1' of module 'system_axi_inter_0' has 137 connections declared, but only 111 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3257]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (24#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (25#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (26#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_1' (27#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_2' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (27#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_2' (28#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_krnl_vadd_1_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_krnl_vadd_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_krnl_vadd_1_0' (29#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_krnl_vadd_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3402]
WARNING: [Synth 8-7023] instance 'krnl_vadd_1' of module 'system_krnl_vadd_1_0' has 55 connections declared, but only 54 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3402]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (29#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_0' (30#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_stepper_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_stepper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_stepper_0_0' (31#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_stepper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_divider_1_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_divider_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_divider_1_0' (32#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_divider_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (33#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (34#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0_0' (35#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'sys_ret200' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3480]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'sys_ret200' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3480]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'sys_ret200' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3480]
WARNING: [Synth 8-7023] instance 'sys_ret200' of module 'system_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3480]
INFO: [Synth 8-6157] synthesizing module 'system_zynq_ultra_ps_e_0_0' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_zynq_ultra_ps_e_0_0' (36#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-58764-DESKTOP-OELG8MS/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ps' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3488]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ps' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3488]
WARNING: [Synth 8-7023] instance 'zynq_ps' of module 'system_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3488]
INFO: [Synth 8-6155] done synthesizing module 'system' (37#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2753]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (38#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.613 ; gain = 186.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1696.520 ; gain = 204.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1696.520 ; gain = 204.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1708.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ps'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ps'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/sys_ret200'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/sys_ret200'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_divider_1_0/system_divider_1_0/system_divider_1_0_in_context.xdc] for cell 'system_i/stepper_div'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_divider_1_0/system_divider_1_0/system_divider_1_0_in_context.xdc] for cell 'system_i/stepper_div'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_stepper_0_0/system_stepper_0_0/system_stepper_0_0_in_context.xdc] for cell 'system_i/stepper'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_stepper_0_0/system_stepper_0_0/system_stepper_0_0_in_context.xdc] for cell 'system_i/stepper'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_io'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_io'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0/system_axi_iic_0_0_in_context.xdc] for cell 'system_i/axi_i2c'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0/system_axi_iic_0_0_in_context.xdc] for cell 'system_i/axi_i2c'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/axi_inter/xbar'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/axi_inter/xbar'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0/system_m01_regslice_0_in_context.xdc] for cell 'system_i/axi_inter/m01_couplers/m01_regslice'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0/system_m01_regslice_0_in_context.xdc] for cell 'system_i/axi_inter/m01_couplers/m01_regslice'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter/m01_couplers/auto_pc'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter/m01_couplers/auto_pc'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/axi_inter1/xbar'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/axi_inter1/xbar'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m00_couplers/auto_pc'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m00_couplers/auto_pc'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m01_couplers/auto_pc'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m01_couplers/auto_pc'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m02_couplers/auto_pc'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3/system_auto_pc_2_in_context.xdc] for cell 'system_i/axi_inter1/m02_couplers/auto_pc'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/system_krnl_vadd_1_0/system_krnl_vadd_1_0_in_context.xdc] for cell 'system_i/krnl_vadd_1'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/system_krnl_vadd_1_0/system_krnl_vadd_1_0_in_context.xdc] for cell 'system_i/krnl_vadd_1'
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_ic_zynq_ps_S_AXI_HP0_FPD/s00_couplers/auto_us'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_ic_zynq_ps_S_AXI_HP0_FPD/s00_couplers/auto_us'
Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/new/system.xdc]
Finished Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1778.277 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_io' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1779.258 ; gain = 287.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1779.258 ; gain = 287.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/zynq_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sys_ret200. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/stepper_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/stepper. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_io. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_i2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/latch_bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cmd_bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fce_ena_bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/stepper_state. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter1/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter1/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter1/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_inter1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/krnl_vadd_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ps_S_AXI_HP0_FPD/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ps_S_AXI_HP0_FPD. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1779.258 ; gain = 287.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1779.258 ; gain = 287.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.258 ; gain = 287.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2318.758 ; gain = 826.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2319.859 ; gain = 827.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.488 ; gain = 847.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_auto_us_0           |         1|
|2     |system_xbar_1              |         1|
|3     |system_auto_pc_0           |         1|
|4     |system_m01_regslice_0      |         1|
|5     |system_xbar_0              |         1|
|6     |system_auto_pc_1           |         1|
|7     |system_auto_pc_2           |         1|
|8     |system_auto_pc_3           |         1|
|9     |system_axi_iic_0_0         |         1|
|10    |system_axi_intc_0_0        |         1|
|11    |system_axi_gpio_0_0        |         1|
|12    |system_clk_wiz_0_0         |         1|
|13    |system_krnl_vadd_1_0       |         1|
|14    |system_stepper_0_0         |         1|
|15    |system_divider_1_0         |         1|
|16    |system_proc_sys_reset_0_0  |         1|
|17    |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |system_auto_pc           |     4|
|5     |system_auto_us           |     1|
|6     |system_axi_gpio_0        |     1|
|7     |system_axi_iic_0         |     1|
|8     |system_axi_intc_0        |     1|
|9     |system_clk_wiz_0         |     1|
|10    |system_divider_1         |     1|
|11    |system_krnl_vadd_1       |     1|
|12    |system_m01_regslice      |     1|
|13    |system_proc_sys_reset_0  |     1|
|14    |system_stepper_0         |     1|
|15    |system_xbar              |     2|
|17    |system_zynq_ultra_ps_e_0 |     1|
|18    |IBUF                     |     2|
|19    |IOBUF                    |     2|
|20    |OBUF                     |     3|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.258 ; gain = 769.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.258 ; gain = 852.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2353.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete, checksum: 71148bf
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2393.008 ; gain = 1165.316
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 02:07:01 2022...
