// Seed: 644067157
module module_0 ();
  reg id_1;
  assign id_1 = 1;
  reg id_2;
  assign id_1 = id_3 ? id_3 : id_1;
  tri0 id_4;
  always @(1 or posedge id_4)
    if (id_4)
      if (id_4) deassign id_1;
      else id_1 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_8(
      1'b0, id_3, id_1
  );
endmodule
