INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:13:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 load1/data_tehb/dataReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (clk rise@3.840ns - clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.578ns (33.144%)  route 3.183ns (66.856%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.323 - 3.840 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=978, unset)          0.508     0.508    load1/data_tehb/clk
                         FDRE                                         r  load1/data_tehb/dataReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  load1/data_tehb/dataReg_reg[25]/Q
                         net (fo=1, unplaced)         0.416     1.150    load1/data_tehb/control/signX_c1_reg[25]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 f  load1/data_tehb/control/expX_c1[2]_i_2/O
                         net (fo=6, unplaced)         0.737     2.006    load1/data_tehb/control/dataReg_reg[25]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.049 r  load1/data_tehb/control/newY_c1[22]_i_7/O
                         net (fo=3, unplaced)         0.262     2.311    load1/data_tehb/control/newY_c1[22]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.354 r  load1/data_tehb/control/newY_c1[21]_i_6/O
                         net (fo=22, unplaced)        0.306     2.660    load1/data_tehb/control/newY_c1[21]_i_6_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.703 r  load1/data_tehb/control/newY_c1[3]_i_3/O
                         net (fo=4, unplaced)         0.268     2.971    load5/data_tehb/control/newY_c1_reg[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.014 r  load5/data_tehb/control/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.459     3.473    addf0/operator/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.718 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.725    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.775 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.775    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.825 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.825    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.875 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.875    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     4.010 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     4.272    mem_controller2/read_arbiter/data/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.127     4.399 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.858    addf0/operator/expDiff_c1_reg[3]_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.103 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.110    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.269 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     5.269    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.840     3.840 r  
                                                      0.000     3.840 r  clk (IN)
                         net (fo=978, unset)          0.483     4.323    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.323    
                         clock uncertainty           -0.035     4.287    
                         FDRE (Setup_fdre_C_D)        0.076     4.363    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 -0.906    




