/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2023-2024. All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*!
 * \file scatter_list_rsble.h
 * \brief
 */
// 此文件实现所有芯片、-2轴更新、小batch大element、尾轴对齐block场景，对应模板220
// R: row, S: small, B: batch(updates的前两维除以核数得到), L: large, E: element(updates的后两维乘积)
#ifndef SCATTER_LIST_RSBLE_H_
#define SCATTER_LIST_RSBLE_H_

#include "kernel_operator.h"
#include "scatter_list_base.h"

namespace ScatterList {
using namespace AscendC;

template <typename T1, typename T2>
class ScatterListRSBLE : public ScatterListBase<T1> {
public:
    __aicore__ inline ScatterListRSBLE(){};
    __aicore__ inline void Init(GM_ADDR var, GM_ADDR indice, GM_ADDR updates, GM_ADDR mask, GM_ADDR varOut,
                                GM_ADDR workspace, const ScatterListTilingData* tilingData);
    __aicore__ inline void Process();

private:
    __aicore__ inline void CopyIn();
    __aicore__ inline void CopyOutEqLen(const int64_t &eachCoreBatchNum);
    __aicore__ inline void CopyOutNotEqLen(const int64_t &eachCoreBatchNum);

    constexpr static uint32_t bufferNum = 1;

private:
    TPipe pipe;
    TQue<QuePosition::VECIN, 1> indiceInQueue;
    TQue<QuePosition::VECIN, bufferNum> updatesInQueue;
    TQue<QuePosition::VECIN, 1> maskInQueue;

    GlobalTensor<T1> varGm;
    GlobalTensor<T2> indiceGm;
    GlobalTensor<T1> updatesGm;
    GlobalTensor<uint8_t> maskGm;

    int64_t blockIdx = 0;
    GM_ADDR varPtr = nullptr;
    bool maskIsNull = false;
    int64_t preCoreBatchIdx = 0;
    int64_t curCoreBatchIdx = 0;
    int64_t dim0Idx = 0;
    int64_t dim1Idx = 0;
    int64_t dim2OffsetIdx = 0;
    int64_t dim2Idx = 0;
    int64_t dim2UpdateLen = 0;
    int64_t dstGmOffset = 0;
    int64_t srcGmOffset = 0;

    // tiling params
    ScatterListTilingData m_tilingData;
};

template <typename T1, typename T2>
__aicore__ inline void ScatterListRSBLE<T1, T2>::Init(GM_ADDR var, GM_ADDR indice, GM_ADDR updates, GM_ADDR mask,
                                                      GM_ADDR varOut, GM_ADDR workspace,
                                                      const ScatterListTilingData* tilingData) {
    blockIdx = GetBlockIdx();
    varPtr = var;
    indiceGm.SetGlobalBuffer((__gm__ T2*)indice);
    updatesGm.SetGlobalBuffer((__gm__ T1*)updates);

    this->ParseTilingData(tilingData, m_tilingData);
    preCoreBatchIdx = blockIdx * m_tilingData.preCoreBatchNum;
    pipe.InitBuffer(indiceInQueue, 1, m_tilingData.indiceUbSize);
    pipe.InitBuffer(updatesInQueue, bufferNum, m_tilingData.updatesUbSize);

    if (mask == nullptr) {
        maskIsNull = true;
    } else {
        maskGm.SetGlobalBuffer((__gm__ uint8_t*)mask);
        pipe.InitBuffer(maskInQueue, 1, m_tilingData.maskUbSize);
    }
}

template <typename T1, typename T2>
__aicore__ inline void ScatterListRSBLE<T1, T2>::Process() {
    if (blockIdx >= m_tilingData.useCoreNum) {
        return;
    }
    if (blockIdx == m_tilingData.useCoreNum - 1) {
        if (m_tilingData.indiceDims == 1) {
            CopyIn();
            CopyOutEqLen(m_tilingData.lastCoreBatchNum);
        } else {
            CopyIn();
            CopyOutNotEqLen(m_tilingData.lastCoreBatchNum);
        }
    } else {
        if (m_tilingData.indiceDims == 1) {
            CopyIn();
            CopyOutEqLen(m_tilingData.preCoreBatchNum);
        } else {
            CopyIn();
            CopyOutNotEqLen(m_tilingData.preCoreBatchNum);
        }
    }
}

template <typename T1, typename T2>
__aicore__ inline void ScatterListRSBLE<T1, T2>::CopyIn() {
    LocalTensor<T1> updatesUb = updatesInQueue.AllocTensor<T1>();
    DataCopy(updatesUb, updatesGm[preCoreBatchIdx * m_tilingData.dim3Count], m_tilingData.updatesCount);
    updatesInQueue.EnQue(updatesUb);

    LocalTensor<T2> indiceUb = indiceInQueue.AllocTensor<T2>();
    DataCopy(indiceUb, indiceGm, m_tilingData.indiceCount);
    indiceInQueue.EnQue(indiceUb);

    if (!maskIsNull) {
        LocalTensor<uint8_t> maskUb = maskInQueue.AllocTensor<uint8_t>();
        DataCopy(maskUb, maskGm, m_tilingData.maskCount);
        maskInQueue.EnQue(maskUb);
    }
}

template <typename T1, typename T2>
__aicore__ inline void ScatterListRSBLE<T1, T2>::CopyOutEqLen(const int64_t &eachCoreBatchNum) {
    LocalTensor<T1> updatesUb = updatesInQueue.DeQue<T1>();
    LocalTensor<T2> indiceUb = indiceInQueue.DeQue<T2>();
    LocalTensor<uint8_t> maskUb;
    if (!maskIsNull) {
        maskUb = maskInQueue.DeQue<uint8_t>();
    }
    this->Mte2ToS();
    this->Mte2ToMte3();

    for (int64_t eachCoreBatchIdx = 0; eachCoreBatchIdx < eachCoreBatchNum; eachCoreBatchIdx++) {
        curCoreBatchIdx = preCoreBatchIdx + eachCoreBatchIdx;
        dim0Idx = curCoreBatchIdx / (m_tilingData.dim1Count * m_tilingData.dim2Count);
        if (maskIsNull || maskUb.GetValue(dim0Idx) == 1) {
            varGm.SetGlobalBuffer(this->GetTensorAddr(varPtr, dim0Idx));
            dim1Idx = curCoreBatchIdx / m_tilingData.dim2Count % m_tilingData.dim1Count;
            dim2OffsetIdx = indiceUb.GetValue(dim0Idx);
            dim2Idx = curCoreBatchIdx % m_tilingData.dim2Count;
            dstGmOffset = dim1Idx * m_tilingData.dstBatchStride + (dim2OffsetIdx + dim2Idx) * m_tilingData.dim3Count;
            srcGmOffset = eachCoreBatchIdx * m_tilingData.dim3Count;
            DataCopy(varGm[dstGmOffset], updatesUb[srcGmOffset], m_tilingData.dim3Count);
        }
    }

    indiceInQueue.FreeTensor(indiceUb);
    updatesInQueue.FreeTensor(updatesUb);
    if (!maskIsNull) {
        maskInQueue.FreeTensor(maskUb);
    }
}

template <typename T1, typename T2>
__aicore__ inline void ScatterListRSBLE<T1, T2>::CopyOutNotEqLen(const int64_t &eachCoreBatchNum) {
    LocalTensor<T1> updatesUb = updatesInQueue.DeQue<T1>();
    LocalTensor<T2> indiceUb = indiceInQueue.DeQue<T2>();
    LocalTensor<uint8_t> maskUb;
    if (!maskIsNull) {
        maskUb = maskInQueue.DeQue<uint8_t>();
    }
    this->Mte2ToS();
    this->Mte2ToMte3();

    for (int64_t eachCoreBatchIdx = 0; eachCoreBatchIdx < eachCoreBatchNum; eachCoreBatchIdx++) {
        curCoreBatchIdx = preCoreBatchIdx + eachCoreBatchIdx;
        dim0Idx = curCoreBatchIdx / (m_tilingData.dim1Count * m_tilingData.dim2Count);
        if (maskIsNull || maskUb.GetValue(dim0Idx) == 1) {
            varGm.SetGlobalBuffer(this->GetTensorAddr(varPtr, dim0Idx));
            dim1Idx = curCoreBatchIdx / m_tilingData.dim2Count % m_tilingData.dim1Count;
            dim2OffsetIdx = indiceUb.GetValue(dim0Idx * 2);
            dim2UpdateLen = indiceUb.GetValue(dim0Idx * 2 + 1);
            dim2Idx = curCoreBatchIdx % m_tilingData.dim2Count;
            if (dim2Idx < dim2UpdateLen) {
                dstGmOffset = dim1Idx * m_tilingData.dstBatchStride + (dim2OffsetIdx + dim2Idx) * m_tilingData.dim3Count;
                srcGmOffset = eachCoreBatchIdx * m_tilingData.dim3Count;
                DataCopy(varGm[dstGmOffset], updatesUb[srcGmOffset], m_tilingData.dim3Count);
            }
        }
    }

    indiceInQueue.FreeTensor(indiceUb);
    updatesInQueue.FreeTensor(updatesUb);
    if (!maskIsNull) {
        maskInQueue.FreeTensor(maskUb);
    }
}

}  // namespace ScatterList

#endif  // SCATTER_LIST_RSBLE_H_
