;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @0, #-2
	SUB @0, @2
	SUB -17, @6
	SUB @0, @2
	SLT 20, @12
	SUB #0, -0
	ADD 210, 60
	SUB @121, 106
	ADD 270, 60
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SPL -207, @-120
	SUB @-0, 1
	SLT 20, @12
	SLT 20, @12
	CMP -7, <-22
	MOV 1, <20
	SUB @21, 6
	JMZ -1, @-20
	JMZ -1, @-20
	SUB <171, 0
	SUB #72, @200
	SUB @-127, 100
	SUB -207, <-120
	SUB 17, @300
	SLT 200, 960
	SUB #0, -0
	SUB -207, <-120
	SUB 17, @300
	SUB #0, 0
	SPL -207, @-120
	SUB @121, 106
	CMP -702, -10
	SUB #0, 0
	SUB @-127, 100
	DJN -1, @-20
	SPL -0, <-2
	SPL 0, <-2
	SUB @-127, 100
	DJN -1, @-20
	SPL 0, <-2
	MOV 17, @-300
	SPL @0, #-2
