Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Apr 29 20:45:49 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mAddAdd//distilled//time-summary-report
| Design            : mAddAdd
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (124)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (124)
--------------------------------
 There are 124 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                66415        0.011        0.000                      0                66415        2.458        0.000                       0                 15870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.000        0.000                      0                66415        0.011        0.000                      0                66415        2.458        0.000                       0                 15870  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 memMergeIn_CTf_dbuf_mem_reg_bram_269/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            memOut_CTf_dbuf_d_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (CLK rise@6.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.612ns (48.024%)  route 2.827ns (51.976%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 9.656 - 6.000 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.714ns (routing 1.583ns, distribution 2.131ns)
  Clock Net Delay (Destination): 2.938ns (routing 1.442ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AY11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  clk_IBUF_BUFG_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=15869, routed)       3.714     4.724    clk_IBUF_BUFG
    RAMB36_X0Y84         RAMB36E2                                     r  memMergeIn_CTf_dbuf_mem_reg_bram_269/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y84         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.148     5.872 r  memMergeIn_CTf_dbuf_mem_reg_bram_269/CASDOUTA[0]
                         net (fo=1, routed)           0.032     5.904    memMergeIn_CTf_dbuf_mem_reg_bram_269_n_35
    RAMB36_X0Y85         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     6.114 r  memMergeIn_CTf_dbuf_mem_reg_bram_270/CASDOUTA[0]
                         net (fo=1, routed)           0.032     6.146    memMergeIn_CTf_dbuf_mem_reg_bram_270_n_35
    RAMB36_X0Y86         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     6.356 r  memMergeIn_CTf_dbuf_mem_reg_bram_271/CASDOUTA[0]
                         net (fo=1, routed)           0.032     6.388    memMergeIn_CTf_dbuf_mem_reg_bram_271_n_35
    RAMB36_X0Y87         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     6.598 r  memMergeIn_CTf_dbuf_mem_reg_bram_272/CASDOUTA[0]
                         net (fo=1, routed)           0.032     6.630    memMergeIn_CTf_dbuf_mem_reg_bram_272_n_35
    RAMB36_X0Y88         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     6.840 r  memMergeIn_CTf_dbuf_mem_reg_bram_273/CASDOUTA[0]
                         net (fo=1, routed)           0.032     6.872    memMergeIn_CTf_dbuf_mem_reg_bram_273_n_35
    RAMB36_X0Y89         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     7.082 r  memMergeIn_CTf_dbuf_mem_reg_bram_274/CASDOUTA[0]
                         net (fo=1, routed)           0.032     7.114    memMergeIn_CTf_dbuf_mem_reg_bram_274_n_35
    RAMB36_X0Y90         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     7.324 r  memMergeIn_CTf_dbuf_mem_reg_bram_275/CASDOUTA[0]
                         net (fo=1, routed)           0.032     7.356    memMergeIn_CTf_dbuf_mem_reg_bram_275_n_35
    RAMB36_X0Y91         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     7.473 r  memMergeIn_CTf_dbuf_mem_reg_bram_276/DOUTADOUT[0]
                         net (fo=1, routed)           0.859     8.332    memMergeIn_CTf_dbuf_mem_reg_bram_276_n_99
    SLICE_X40Y455        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     8.368 r  memOut_CTf_buf[146]_i_1/O
                         net (fo=2, routed)           1.693    10.061    memOut_CTf_d[146]
    SLICE_X117Y428       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    10.112 r  memOut_CTf_dbuf_d[146]_i_1/O
                         net (fo=1, routed)           0.051    10.163    memOut_CTf_rbuf_d[146]
    SLICE_X117Y428       FDRE                                         r  memOut_CTf_dbuf_d_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.000     6.000 r  
    AY11                                              0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     6.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.408    clk_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.694    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.718 r  clk_IBUF_BUFG_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=15869, routed)       2.938     9.656    clk_IBUF_BUFG
    SLICE_X117Y428       FDRE                                         r  memOut_CTf_dbuf_d_reg[146]/C
                         clock pessimism              0.518    10.174    
                         clock uncertainty           -0.035    10.138    
    SLICE_X117Y428       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.163    memOut_CTf_dbuf_d_reg[146]
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lizzieLet0_4QNode_Bool_4QNode_Bool_5QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_6QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_9QNode_Bool_1t1'a8W_1lizzieLet0_4QNode_Bool_4QNode_Bool_7QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_10QNode_Bool_1t2'a8X_1lizzieLet0_4QNode_Bool_4QNode_Bool_8QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_11QNode_Bool_1t3'a8Y_1Lcall_f3_bufchan_d_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            memMergeIn_CTf_dbuf_d_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.082ns (43.617%)  route 0.106ns (56.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.048ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      2.701ns (routing 1.442ns, distribution 1.259ns)
  Clock Net Delay (Destination): 3.038ns (routing 1.583ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AY11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     0.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    clk_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.694    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.718 r  clk_IBUF_BUFG_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=15869, routed)       2.701     3.419    clk_IBUF_BUFG
    SLICE_X117Y391       FDRE                                         r  lizzieLet0_4QNode_Bool_4QNode_Bool_5QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_6QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_9QNode_Bool_1t1'a8W_1lizzieLet0_4QNode_Bool_4QNode_Bool_7QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_10QNode_Bool_1t2'a8X_1lizzieLet0_4QNode_Bool_4QNode_Bool_8QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_11QNode_Bool_1t3'a8Y_1Lcall_f3_bufchan_d_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.479 r  lizzieLet0_4QNode_Bool_4QNode_Bool_5QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_6QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_9QNode_Bool_1t1'a8W_1lizzieLet0_4QNode_Bool_4QNode_Bool_7QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_10QNode_Bool_1t2'a8X_1lizzieLet0_4QNode_Bool_4QNode_Bool_8QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_11QNode_Bool_1t3'a8Y_1Lcall_f3_bufchan_d_reg[151]/Q
                         net (fo=3, routed)           0.070     3.549    lizzieLet0_4QNode_Bool_4QNode_Bool_5QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_6QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_9QNode_Bool_1t1'a8W_1lizzieLet0_4QNode_Bool_4QNode_Bool_7QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_10QNode_Bool_1t2'a8X_1lizzieLet0_4QNode_Bool_4QNode_Bool_8QNode_Bool_1lizzieLet0_4QNode_Bool_4QNode_Bool_11QNode_Bool_1t3'a8Y_1Lcall_f3_bufchan_d__0[151]
    SLICE_X118Y391       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     3.571 r  memMergeIn_CTf_dbuf_d[168]_i_1/O
                         net (fo=1, routed)           0.036     3.607    memMergeIn_CTf_rbuf_d[168]
    SLICE_X118Y391       FDRE                                         r  memMergeIn_CTf_dbuf_d_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AY11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  clk_IBUF_BUFG_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=15869, routed)       3.038     4.048    clk_IBUF_BUFG
    SLICE_X118Y391       FDRE                                         r  memMergeIn_CTf_dbuf_d_reg[168]/C
                         clock pessimism             -0.512     3.536    
    SLICE_X118Y391       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.596    memMergeIn_CTf_dbuf_d_reg[168]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.000       4.645      RAMB36_X3Y63  memMergeIn_CTf''''''''''''_dbuf_mem_reg_bram_119/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.000       2.458      RAMB36_X7Y76  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.000       2.458      RAMB36_X7Y63  memMergeIn_CTf''''''''''''_dbuf_mem_reg_bram_162/CLKARDCLK



