// Seed: 2840563864
`define pp_1 (  pp_2  ,  pp_3  )  0
module module_0 (
    input logic id_0
);
  initial begin
    id_1 = id_0 & id_1;
  end
  assign id_2 = 1'b0;
  assign id_2 = id_2;
endmodule
