#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b0bc0d9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001b0bc342980_0 .net "PC", 31 0, L_000001b0bc3c9210;  1 drivers
v000001b0bc3432e0_0 .net "cycles_consumed", 31 0, v000001b0bc344500_0;  1 drivers
v000001b0bc344e60_0 .var "input_clk", 0 0;
v000001b0bc342840_0 .var "rst", 0 0;
S_000001b0bc0e96f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001b0bc0d9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b0bc2810d0 .functor NOR 1, v000001b0bc344e60_0, v000001b0bc32d9f0_0, C4<0>, C4<0>;
L_000001b0bc280a40 .functor AND 1, v000001b0bc313110_0, v000001b0bc3122b0_0, C4<1>, C4<1>;
L_000001b0bc281f40 .functor AND 1, L_000001b0bc280a40, L_000001b0bc342a20, C4<1>, C4<1>;
L_000001b0bc2818b0 .functor AND 1, v000001b0bc3027a0_0, v000001b0bc303100_0, C4<1>, C4<1>;
L_000001b0bc281220 .functor AND 1, L_000001b0bc2818b0, L_000001b0bc342ac0, C4<1>, C4<1>;
L_000001b0bc281df0 .functor AND 1, v000001b0bc32dc70_0, v000001b0bc32f070_0, C4<1>, C4<1>;
L_000001b0bc282410 .functor AND 1, L_000001b0bc281df0, L_000001b0bc342b60, C4<1>, C4<1>;
L_000001b0bc281300 .functor AND 1, v000001b0bc313110_0, v000001b0bc3122b0_0, C4<1>, C4<1>;
L_000001b0bc281370 .functor AND 1, L_000001b0bc281300, L_000001b0bc342d40, C4<1>, C4<1>;
L_000001b0bc282100 .functor AND 1, v000001b0bc3027a0_0, v000001b0bc303100_0, C4<1>, C4<1>;
L_000001b0bc2816f0 .functor AND 1, L_000001b0bc282100, L_000001b0bc342e80, C4<1>, C4<1>;
L_000001b0bc2815a0 .functor AND 1, v000001b0bc32dc70_0, v000001b0bc32f070_0, C4<1>, C4<1>;
L_000001b0bc281990 .functor AND 1, L_000001b0bc2815a0, L_000001b0bc342f20, C4<1>, C4<1>;
L_000001b0bc345700 .functor NOT 1, L_000001b0bc2810d0, C4<0>, C4<0>, C4<0>;
L_000001b0bc346b90 .functor NOT 1, L_000001b0bc2810d0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35c9b0 .functor NOT 1, L_000001b0bc2810d0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35cda0 .functor NOT 1, L_000001b0bc2810d0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35ce10 .functor NOT 1, L_000001b0bc2810d0, C4<0>, C4<0>, C4<0>;
L_000001b0bc3c9210 .functor BUFZ 32, v000001b0bc32d1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc3301f0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b0bc347450;  1 drivers
v000001b0bc3319b0_0 .net "EX1_ALU_OPER2", 31 0, L_000001b0bc35b590;  1 drivers
v000001b0bc332590_0 .net "EX1_PC", 31 0, v000001b0bc315550_0;  1 drivers
v000001b0bc3321d0_0 .net "EX1_PFC", 31 0, v000001b0bc3152d0_0;  1 drivers
v000001b0bc330bf0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b0bc3425c0;  1 drivers
v000001b0bc330c90_0 .net "EX1_forward_to_B", 31 0, v000001b0bc315e10_0;  1 drivers
v000001b0bc3312d0_0 .net "EX1_is_beq", 0 0, v000001b0bc315370_0;  1 drivers
v000001b0bc3323b0_0 .net "EX1_is_bne", 0 0, v000001b0bc314ab0_0;  1 drivers
v000001b0bc330f10_0 .net "EX1_is_jal", 0 0, v000001b0bc3155f0_0;  1 drivers
v000001b0bc330970_0 .net "EX1_is_jr", 0 0, v000001b0bc314b50_0;  1 drivers
v000001b0bc332630_0 .net "EX1_is_oper2_immed", 0 0, v000001b0bc3157d0_0;  1 drivers
v000001b0bc332270_0 .net "EX1_memread", 0 0, v000001b0bc315870_0;  1 drivers
v000001b0bc330d30_0 .net "EX1_memwrite", 0 0, v000001b0bc315a50_0;  1 drivers
v000001b0bc330ab0_0 .net "EX1_opcode", 11 0, v000001b0bc315910_0;  1 drivers
v000001b0bc331190_0 .net "EX1_predicted", 0 0, v000001b0bc3159b0_0;  1 drivers
v000001b0bc332450_0 .net "EX1_rd_ind", 4 0, v000001b0bc315d70_0;  1 drivers
v000001b0bc330150_0 .net "EX1_rd_indzero", 0 0, v000001b0bc315af0_0;  1 drivers
v000001b0bc330330_0 .net "EX1_regwrite", 0 0, v000001b0bc315b90_0;  1 drivers
v000001b0bc330830_0 .net "EX1_rs1", 31 0, v000001b0bc314790_0;  1 drivers
v000001b0bc3314b0_0 .net "EX1_rs1_ind", 4 0, v000001b0bc314830_0;  1 drivers
v000001b0bc331a50_0 .net "EX1_rs2", 31 0, v000001b0bc3148d0_0;  1 drivers
v000001b0bc330fb0_0 .net "EX1_rs2_ind", 4 0, v000001b0bc314970_0;  1 drivers
v000001b0bc330290_0 .net "EX1_rs2_out", 31 0, L_000001b0bc35b910;  1 drivers
v000001b0bc331050_0 .net "EX2_ALU_OPER1", 31 0, v000001b0bc313c50_0;  1 drivers
v000001b0bc330b50_0 .net "EX2_ALU_OPER2", 31 0, v000001b0bc313cf0_0;  1 drivers
v000001b0bc330dd0_0 .net "EX2_ALU_OUT", 31 0, L_000001b0bc340220;  1 drivers
v000001b0bc3324f0_0 .net "EX2_PC", 31 0, v000001b0bc3146f0_0;  1 drivers
v000001b0bc331730_0 .net "EX2_PFC_to_IF", 31 0, v000001b0bc313d90_0;  1 drivers
v000001b0bc331410_0 .net "EX2_forward_to_B", 31 0, v000001b0bc312ad0_0;  1 drivers
v000001b0bc331f50_0 .net "EX2_is_beq", 0 0, v000001b0bc312b70_0;  1 drivers
v000001b0bc331230_0 .net "EX2_is_bne", 0 0, v000001b0bc312490_0;  1 drivers
v000001b0bc331b90_0 .net "EX2_is_jal", 0 0, v000001b0bc312cb0_0;  1 drivers
v000001b0bc332810_0 .net "EX2_is_jr", 0 0, v000001b0bc313f70_0;  1 drivers
v000001b0bc332310_0 .net "EX2_is_oper2_immed", 0 0, v000001b0bc313390_0;  1 drivers
v000001b0bc3326d0_0 .net "EX2_memread", 0 0, v000001b0bc313e30_0;  1 drivers
v000001b0bc331370_0 .net "EX2_memwrite", 0 0, v000001b0bc314150_0;  1 drivers
v000001b0bc332770_0 .net "EX2_opcode", 11 0, v000001b0bc312030_0;  1 drivers
v000001b0bc331550_0 .net "EX2_predicted", 0 0, v000001b0bc312d50_0;  1 drivers
v000001b0bc3328b0_0 .net "EX2_rd_ind", 4 0, v000001b0bc312210_0;  1 drivers
v000001b0bc330e70_0 .net "EX2_rd_indzero", 0 0, v000001b0bc3122b0_0;  1 drivers
v000001b0bc3315f0_0 .net "EX2_regwrite", 0 0, v000001b0bc313110_0;  1 drivers
v000001b0bc331ff0_0 .net "EX2_rs1", 31 0, v000001b0bc312df0_0;  1 drivers
v000001b0bc3310f0_0 .net "EX2_rs1_ind", 4 0, v000001b0bc312e90_0;  1 drivers
v000001b0bc331690_0 .net "EX2_rs2_ind", 4 0, v000001b0bc313070_0;  1 drivers
v000001b0bc332130_0 .net "EX2_rs2_out", 31 0, v000001b0bc3131b0_0;  1 drivers
v000001b0bc331af0_0 .net "ID_INST", 31 0, v000001b0bc318e70_0;  1 drivers
v000001b0bc331c30_0 .net "ID_PC", 31 0, v000001b0bc319050_0;  1 drivers
v000001b0bc331870_0 .net "ID_PFC_to_EX", 31 0, L_000001b0bc33fbe0;  1 drivers
v000001b0bc331910_0 .net "ID_PFC_to_IF", 31 0, L_000001b0bc33e380;  1 drivers
v000001b0bc331cd0_0 .net "ID_forward_to_B", 31 0, L_000001b0bc33e9c0;  1 drivers
v000001b0bc331d70_0 .net "ID_is_beq", 0 0, L_000001b0bc33ec40;  1 drivers
v000001b0bc331e10_0 .net "ID_is_bne", 0 0, L_000001b0bc33d7a0;  1 drivers
v000001b0bc3303d0_0 .net "ID_is_j", 0 0, L_000001b0bc33f820;  1 drivers
v000001b0bc330470_0 .net "ID_is_jal", 0 0, L_000001b0bc33f780;  1 drivers
v000001b0bc330510_0 .net "ID_is_jr", 0 0, L_000001b0bc33ee20;  1 drivers
v000001b0bc3305b0_0 .net "ID_is_oper2_immed", 0 0, L_000001b0bc346a40;  1 drivers
v000001b0bc330650_0 .net "ID_memread", 0 0, L_000001b0bc33d700;  1 drivers
v000001b0bc3306f0_0 .net "ID_memwrite", 0 0, L_000001b0bc33fe60;  1 drivers
v000001b0bc3308d0_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  1 drivers
v000001b0bc330790_0 .net "ID_predicted", 0 0, v000001b0bc31cb10_0;  1 drivers
v000001b0bc332c70_0 .net "ID_rd_ind", 4 0, v000001b0bc32b6f0_0;  1 drivers
v000001b0bc332f90_0 .net "ID_regwrite", 0 0, L_000001b0bc33faa0;  1 drivers
v000001b0bc3329f0_0 .net "ID_rs1", 31 0, v000001b0bc3205d0_0;  1 drivers
v000001b0bc332950_0 .net "ID_rs1_ind", 4 0, v000001b0bc32d770_0;  1 drivers
v000001b0bc332a90_0 .net "ID_rs2", 31 0, v000001b0bc3207b0_0;  1 drivers
v000001b0bc333030_0 .net "ID_rs2_ind", 4 0, v000001b0bc32c690_0;  1 drivers
v000001b0bc332b30_0 .net "IF_INST", 31 0, L_000001b0bc346d50;  1 drivers
v000001b0bc332bd0_0 .net "IF_pc", 31 0, v000001b0bc32d1d0_0;  1 drivers
v000001b0bc332ef0_0 .net "MEM_ALU_OUT", 31 0, v000001b0bc3025c0_0;  1 drivers
v000001b0bc332d10_0 .net "MEM_Data_mem_out", 31 0, v000001b0bc32ee90_0;  1 drivers
v000001b0bc332db0_0 .net "MEM_memread", 0 0, v000001b0bc304280_0;  1 drivers
v000001b0bc332e50_0 .net "MEM_memwrite", 0 0, v000001b0bc3023e0_0;  1 drivers
v000001b0bc3439c0_0 .net "MEM_opcode", 11 0, v000001b0bc3039c0_0;  1 drivers
v000001b0bc3441e0_0 .net "MEM_rd_ind", 4 0, v000001b0bc3037e0_0;  1 drivers
v000001b0bc343ec0_0 .net "MEM_rd_indzero", 0 0, v000001b0bc303100_0;  1 drivers
v000001b0bc343c40_0 .net "MEM_regwrite", 0 0, v000001b0bc3027a0_0;  1 drivers
v000001b0bc343f60_0 .net "MEM_rs2", 31 0, v000001b0bc3036a0_0;  1 drivers
v000001b0bc343ba0_0 .net "PC", 31 0, L_000001b0bc3c9210;  alias, 1 drivers
v000001b0bc342c00_0 .net "STALL_ID1_FLUSH", 0 0, v000001b0bc31bd50_0;  1 drivers
v000001b0bc344780_0 .net "STALL_ID2_FLUSH", 0 0, v000001b0bc31d6f0_0;  1 drivers
v000001b0bc3448c0_0 .net "STALL_IF_FLUSH", 0 0, v000001b0bc31e5f0_0;  1 drivers
v000001b0bc344280_0 .net "WB_ALU_OUT", 31 0, v000001b0bc32ef30_0;  1 drivers
v000001b0bc344000_0 .net "WB_Data_mem_out", 31 0, v000001b0bc330010_0;  1 drivers
v000001b0bc343060_0 .net "WB_memread", 0 0, v000001b0bc32f7f0_0;  1 drivers
v000001b0bc343880_0 .net "WB_rd_ind", 4 0, v000001b0bc3300b0_0;  1 drivers
v000001b0bc344960_0 .net "WB_rd_indzero", 0 0, v000001b0bc32f070_0;  1 drivers
v000001b0bc3434c0_0 .net "WB_regwrite", 0 0, v000001b0bc32dc70_0;  1 drivers
v000001b0bc343420_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  1 drivers
v000001b0bc343380_0 .net *"_ivl_1", 0 0, L_000001b0bc280a40;  1 drivers
v000001b0bc344b40_0 .net *"_ivl_13", 0 0, L_000001b0bc281df0;  1 drivers
v000001b0bc342700_0 .net *"_ivl_14", 0 0, L_000001b0bc342b60;  1 drivers
v000001b0bc343a60_0 .net *"_ivl_19", 0 0, L_000001b0bc281300;  1 drivers
v000001b0bc3437e0_0 .net *"_ivl_2", 0 0, L_000001b0bc342a20;  1 drivers
v000001b0bc343740_0 .net *"_ivl_20", 0 0, L_000001b0bc342d40;  1 drivers
v000001b0bc344a00_0 .net *"_ivl_25", 0 0, L_000001b0bc282100;  1 drivers
v000001b0bc3445a0_0 .net *"_ivl_26", 0 0, L_000001b0bc342e80;  1 drivers
v000001b0bc343ce0_0 .net *"_ivl_31", 0 0, L_000001b0bc2815a0;  1 drivers
v000001b0bc3428e0_0 .net *"_ivl_32", 0 0, L_000001b0bc342f20;  1 drivers
v000001b0bc342de0_0 .net *"_ivl_40", 31 0, L_000001b0bc33de80;  1 drivers
L_000001b0bc360c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc343b00_0 .net *"_ivl_43", 26 0, L_000001b0bc360c58;  1 drivers
L_000001b0bc360ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc3440a0_0 .net/2u *"_ivl_44", 31 0, L_000001b0bc360ca0;  1 drivers
v000001b0bc344320_0 .net *"_ivl_52", 31 0, L_000001b0bc3b0f30;  1 drivers
L_000001b0bc360d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc343560_0 .net *"_ivl_55", 26 0, L_000001b0bc360d30;  1 drivers
L_000001b0bc360d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc343100_0 .net/2u *"_ivl_56", 31 0, L_000001b0bc360d78;  1 drivers
v000001b0bc343600_0 .net *"_ivl_7", 0 0, L_000001b0bc2818b0;  1 drivers
v000001b0bc344aa0_0 .net *"_ivl_8", 0 0, L_000001b0bc342ac0;  1 drivers
v000001b0bc343d80_0 .net "alu_selA", 1 0, L_000001b0bc342ca0;  1 drivers
v000001b0bc343e20_0 .net "alu_selB", 1 0, L_000001b0bc3452c0;  1 drivers
v000001b0bc3443c0_0 .net "clk", 0 0, L_000001b0bc2810d0;  1 drivers
v000001b0bc344500_0 .var "cycles_consumed", 31 0;
v000001b0bc344be0_0 .net "exhaz", 0 0, L_000001b0bc281220;  1 drivers
v000001b0bc3427a0_0 .net "exhaz2", 0 0, L_000001b0bc2816f0;  1 drivers
v000001b0bc344640_0 .net "hlt", 0 0, v000001b0bc32d9f0_0;  1 drivers
v000001b0bc3436a0_0 .net "idhaz", 0 0, L_000001b0bc281f40;  1 drivers
v000001b0bc3446e0_0 .net "idhaz2", 0 0, L_000001b0bc281370;  1 drivers
v000001b0bc3431a0_0 .net "if_id_write", 0 0, v000001b0bc31fd10_0;  1 drivers
v000001b0bc343920_0 .net "input_clk", 0 0, v000001b0bc344e60_0;  1 drivers
v000001b0bc344820_0 .net "is_branch_and_taken", 0 0, L_000001b0bc345850;  1 drivers
v000001b0bc342fc0_0 .net "memhaz", 0 0, L_000001b0bc282410;  1 drivers
v000001b0bc344140_0 .net "memhaz2", 0 0, L_000001b0bc281990;  1 drivers
v000001b0bc344460_0 .net "pc_src", 2 0, L_000001b0bc33d980;  1 drivers
v000001b0bc344c80_0 .net "pc_write", 0 0, v000001b0bc31ecd0_0;  1 drivers
v000001b0bc344d20_0 .net "rst", 0 0, v000001b0bc342840_0;  1 drivers
v000001b0bc343240_0 .net "store_rs2_forward", 1 0, L_000001b0bc345360;  1 drivers
v000001b0bc344dc0_0 .net "wdata_to_reg_file", 31 0, L_000001b0bc3c9750;  1 drivers
E_000001b0bc28be30/0 .event negedge, v000001b0bc31ba30_0;
E_000001b0bc28be30/1 .event posedge, v000001b0bc303d80_0;
E_000001b0bc28be30 .event/or E_000001b0bc28be30/0, E_000001b0bc28be30/1;
L_000001b0bc342a20 .cmp/eq 5, v000001b0bc312210_0, v000001b0bc314830_0;
L_000001b0bc342ac0 .cmp/eq 5, v000001b0bc3037e0_0, v000001b0bc314830_0;
L_000001b0bc342b60 .cmp/eq 5, v000001b0bc3300b0_0, v000001b0bc314830_0;
L_000001b0bc342d40 .cmp/eq 5, v000001b0bc312210_0, v000001b0bc314970_0;
L_000001b0bc342e80 .cmp/eq 5, v000001b0bc3037e0_0, v000001b0bc314970_0;
L_000001b0bc342f20 .cmp/eq 5, v000001b0bc3300b0_0, v000001b0bc314970_0;
L_000001b0bc33de80 .concat [ 5 27 0 0], v000001b0bc32b6f0_0, L_000001b0bc360c58;
L_000001b0bc33df20 .cmp/ne 32, L_000001b0bc33de80, L_000001b0bc360ca0;
L_000001b0bc3b0f30 .concat [ 5 27 0 0], v000001b0bc312210_0, L_000001b0bc360d30;
L_000001b0bc3b1750 .cmp/ne 32, L_000001b0bc3b0f30, L_000001b0bc360d78;
S_000001b0bc05d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b0bc281290 .functor NOT 1, L_000001b0bc281220, C4<0>, C4<0>, C4<0>;
L_000001b0bc281ed0 .functor AND 1, L_000001b0bc282410, L_000001b0bc281290, C4<1>, C4<1>;
L_000001b0bc281680 .functor OR 1, L_000001b0bc281f40, L_000001b0bc281ed0, C4<0>, C4<0>;
L_000001b0bc281bc0 .functor OR 1, L_000001b0bc281f40, L_000001b0bc281220, C4<0>, C4<0>;
v000001b0bc2a6f10_0 .net *"_ivl_12", 0 0, L_000001b0bc281bc0;  1 drivers
v000001b0bc2a6bf0_0 .net *"_ivl_2", 0 0, L_000001b0bc281290;  1 drivers
v000001b0bc2a7a50_0 .net *"_ivl_5", 0 0, L_000001b0bc281ed0;  1 drivers
v000001b0bc2a6ab0_0 .net *"_ivl_7", 0 0, L_000001b0bc281680;  1 drivers
v000001b0bc2a7c30_0 .net "alu_selA", 1 0, L_000001b0bc342ca0;  alias, 1 drivers
v000001b0bc2a7050_0 .net "exhaz", 0 0, L_000001b0bc281220;  alias, 1 drivers
v000001b0bc2a7870_0 .net "idhaz", 0 0, L_000001b0bc281f40;  alias, 1 drivers
v000001b0bc2a7cd0_0 .net "memhaz", 0 0, L_000001b0bc282410;  alias, 1 drivers
L_000001b0bc342ca0 .concat8 [ 1 1 0 0], L_000001b0bc281680, L_000001b0bc281bc0;
S_000001b0bc05d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b0bc2821e0 .functor NOT 1, L_000001b0bc2816f0, C4<0>, C4<0>, C4<0>;
L_000001b0bc281c30 .functor AND 1, L_000001b0bc281990, L_000001b0bc2821e0, C4<1>, C4<1>;
L_000001b0bc2808f0 .functor OR 1, L_000001b0bc281370, L_000001b0bc281c30, C4<0>, C4<0>;
L_000001b0bc281ca0 .functor NOT 1, v000001b0bc3157d0_0, C4<0>, C4<0>, C4<0>;
L_000001b0bc282250 .functor AND 1, L_000001b0bc2808f0, L_000001b0bc281ca0, C4<1>, C4<1>;
L_000001b0bc281e60 .functor OR 1, L_000001b0bc281370, L_000001b0bc2816f0, C4<0>, C4<0>;
L_000001b0bc280ab0 .functor NOT 1, v000001b0bc3157d0_0, C4<0>, C4<0>, C4<0>;
L_000001b0bc282640 .functor AND 1, L_000001b0bc281e60, L_000001b0bc280ab0, C4<1>, C4<1>;
v000001b0bc2a7d70_0 .net "EX1_is_oper2_immed", 0 0, v000001b0bc3157d0_0;  alias, 1 drivers
v000001b0bc2a81d0_0 .net *"_ivl_11", 0 0, L_000001b0bc282250;  1 drivers
v000001b0bc2a7e10_0 .net *"_ivl_16", 0 0, L_000001b0bc281e60;  1 drivers
v000001b0bc2a7eb0_0 .net *"_ivl_17", 0 0, L_000001b0bc280ab0;  1 drivers
v000001b0bc2a7230_0 .net *"_ivl_2", 0 0, L_000001b0bc2821e0;  1 drivers
v000001b0bc2a7f50_0 .net *"_ivl_20", 0 0, L_000001b0bc282640;  1 drivers
v000001b0bc2a8310_0 .net *"_ivl_5", 0 0, L_000001b0bc281c30;  1 drivers
v000001b0bc2a83b0_0 .net *"_ivl_7", 0 0, L_000001b0bc2808f0;  1 drivers
v000001b0bc2a8090_0 .net *"_ivl_8", 0 0, L_000001b0bc281ca0;  1 drivers
v000001b0bc2a72d0_0 .net "alu_selB", 1 0, L_000001b0bc3452c0;  alias, 1 drivers
v000001b0bc2a8450_0 .net "exhaz", 0 0, L_000001b0bc2816f0;  alias, 1 drivers
v000001b0bc2a8130_0 .net "idhaz", 0 0, L_000001b0bc281370;  alias, 1 drivers
v000001b0bc2a8270_0 .net "memhaz", 0 0, L_000001b0bc281990;  alias, 1 drivers
L_000001b0bc3452c0 .concat8 [ 1 1 0 0], L_000001b0bc282250, L_000001b0bc282640;
S_000001b0bc0a6040 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b0bc282560 .functor NOT 1, L_000001b0bc2816f0, C4<0>, C4<0>, C4<0>;
L_000001b0bc2826b0 .functor AND 1, L_000001b0bc281990, L_000001b0bc282560, C4<1>, C4<1>;
L_000001b0bc282480 .functor OR 1, L_000001b0bc281370, L_000001b0bc2826b0, C4<0>, C4<0>;
L_000001b0bc282720 .functor OR 1, L_000001b0bc281370, L_000001b0bc2816f0, C4<0>, C4<0>;
v000001b0bc2a84f0_0 .net *"_ivl_12", 0 0, L_000001b0bc282720;  1 drivers
v000001b0bc2a75f0_0 .net *"_ivl_2", 0 0, L_000001b0bc282560;  1 drivers
v000001b0bc2a8590_0 .net *"_ivl_5", 0 0, L_000001b0bc2826b0;  1 drivers
v000001b0bc2a8630_0 .net *"_ivl_7", 0 0, L_000001b0bc282480;  1 drivers
v000001b0bc2a68d0_0 .net "exhaz", 0 0, L_000001b0bc2816f0;  alias, 1 drivers
v000001b0bc2a6970_0 .net "idhaz", 0 0, L_000001b0bc281370;  alias, 1 drivers
v000001b0bc224e60_0 .net "memhaz", 0 0, L_000001b0bc281990;  alias, 1 drivers
v000001b0bc225ae0_0 .net "store_rs2_forward", 1 0, L_000001b0bc345360;  alias, 1 drivers
L_000001b0bc345360 .concat8 [ 1 1 0 0], L_000001b0bc282480, L_000001b0bc282720;
S_000001b0bc0a61d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b0bc2241e0_0 .net "EX_ALU_OUT", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc224460_0 .net "EX_memread", 0 0, v000001b0bc313e30_0;  alias, 1 drivers
v000001b0bc20ee80_0 .net "EX_memwrite", 0 0, v000001b0bc314150_0;  alias, 1 drivers
v000001b0bc20ef20_0 .net "EX_opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
v000001b0bc304140_0 .net "EX_rd_ind", 4 0, v000001b0bc312210_0;  alias, 1 drivers
v000001b0bc303380_0 .net "EX_rd_indzero", 0 0, L_000001b0bc3b1750;  1 drivers
v000001b0bc303060_0 .net "EX_regwrite", 0 0, v000001b0bc313110_0;  alias, 1 drivers
v000001b0bc304320_0 .net "EX_rs2_out", 31 0, v000001b0bc3131b0_0;  alias, 1 drivers
v000001b0bc3025c0_0 .var "MEM_ALU_OUT", 31 0;
v000001b0bc304280_0 .var "MEM_memread", 0 0;
v000001b0bc3023e0_0 .var "MEM_memwrite", 0 0;
v000001b0bc3039c0_0 .var "MEM_opcode", 11 0;
v000001b0bc3037e0_0 .var "MEM_rd_ind", 4 0;
v000001b0bc303100_0 .var "MEM_rd_indzero", 0 0;
v000001b0bc3027a0_0 .var "MEM_regwrite", 0 0;
v000001b0bc3036a0_0 .var "MEM_rs2", 31 0;
v000001b0bc3028e0_0 .net "clk", 0 0, L_000001b0bc35cda0;  1 drivers
v000001b0bc303d80_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28c370 .event posedge, v000001b0bc303d80_0, v000001b0bc3028e0_0;
S_000001b0bc0729c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b0bc0b14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc0b1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc0b1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc0b1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc0b15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc0b15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc0b1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc0b1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc0b16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc0b16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc0b1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc0b1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc0b1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc0b17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc0b17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc0b1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc0b1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc0b1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc0b18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc0b1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc0b1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc0b1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc0b19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc0b19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc0b1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0bc35bfa0 .functor XOR 1, L_000001b0bc35bf30, v000001b0bc312d50_0, C4<0>, C4<0>;
L_000001b0bc35cf60 .functor NOT 1, L_000001b0bc35bfa0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35cef0 .functor OR 1, v000001b0bc342840_0, L_000001b0bc35cf60, C4<0>, C4<0>;
L_000001b0bc35d040 .functor NOT 1, L_000001b0bc35cef0, C4<0>, C4<0>, C4<0>;
v000001b0bc308150_0 .net "ALU_OP", 3 0, v000001b0bc3086f0_0;  1 drivers
v000001b0bc3071b0_0 .net "BranchDecision", 0 0, L_000001b0bc35bf30;  1 drivers
v000001b0bc306990_0 .net "CF", 0 0, v000001b0bc308650_0;  1 drivers
v000001b0bc306530_0 .net "EX_opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
v000001b0bc3076b0_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  alias, 1 drivers
v000001b0bc306710_0 .net "ZF", 0 0, L_000001b0bc35c8d0;  1 drivers
L_000001b0bc360ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0bc3065d0_0 .net/2u *"_ivl_0", 31 0, L_000001b0bc360ce8;  1 drivers
v000001b0bc306fd0_0 .net *"_ivl_11", 0 0, L_000001b0bc35cef0;  1 drivers
v000001b0bc3068f0_0 .net *"_ivl_2", 31 0, L_000001b0bc341c60;  1 drivers
v000001b0bc3083d0_0 .net *"_ivl_6", 0 0, L_000001b0bc35bfa0;  1 drivers
v000001b0bc307070_0 .net *"_ivl_8", 0 0, L_000001b0bc35cf60;  1 drivers
v000001b0bc307a70_0 .net "alu_out", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc306a30_0 .net "alu_outw", 31 0, v000001b0bc306850_0;  1 drivers
v000001b0bc3074d0_0 .net "is_beq", 0 0, v000001b0bc312b70_0;  alias, 1 drivers
v000001b0bc308510_0 .net "is_bne", 0 0, v000001b0bc312490_0;  alias, 1 drivers
v000001b0bc306c10_0 .net "is_jal", 0 0, v000001b0bc312cb0_0;  alias, 1 drivers
v000001b0bc306cb0_0 .net "oper1", 31 0, v000001b0bc313c50_0;  alias, 1 drivers
v000001b0bc306350_0 .net "oper2", 31 0, v000001b0bc313cf0_0;  alias, 1 drivers
v000001b0bc306d50_0 .net "pc", 31 0, v000001b0bc3146f0_0;  alias, 1 drivers
v000001b0bc307b10_0 .net "predicted", 0 0, v000001b0bc312d50_0;  alias, 1 drivers
v000001b0bc3072f0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
L_000001b0bc341c60 .arith/sum 32, v000001b0bc3146f0_0, L_000001b0bc360ce8;
L_000001b0bc340220 .functor MUXZ 32, v000001b0bc306850_0, L_000001b0bc341c60, v000001b0bc312cb0_0, C4<>;
S_000001b0bc072b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b0bc0729c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b0bc35be50 .functor AND 1, v000001b0bc312b70_0, L_000001b0bc35bd00, C4<1>, C4<1>;
L_000001b0bc35b4b0 .functor NOT 1, L_000001b0bc35bd00, C4<0>, C4<0>, C4<0>;
L_000001b0bc35b520 .functor AND 1, v000001b0bc312490_0, L_000001b0bc35b4b0, C4<1>, C4<1>;
L_000001b0bc35bf30 .functor OR 1, L_000001b0bc35be50, L_000001b0bc35b520, C4<0>, C4<0>;
v000001b0bc307cf0_0 .net "BranchDecision", 0 0, L_000001b0bc35bf30;  alias, 1 drivers
v000001b0bc307890_0 .net *"_ivl_2", 0 0, L_000001b0bc35b4b0;  1 drivers
v000001b0bc306b70_0 .net "is_beq", 0 0, v000001b0bc312b70_0;  alias, 1 drivers
v000001b0bc3085b0_0 .net "is_beq_taken", 0 0, L_000001b0bc35be50;  1 drivers
v000001b0bc3079d0_0 .net "is_bne", 0 0, v000001b0bc312490_0;  alias, 1 drivers
v000001b0bc306490_0 .net "is_bne_taken", 0 0, L_000001b0bc35b520;  1 drivers
v000001b0bc307570_0 .net "is_eq", 0 0, L_000001b0bc35bd00;  1 drivers
v000001b0bc3060d0_0 .net "oper1", 31 0, v000001b0bc313c50_0;  alias, 1 drivers
v000001b0bc3062b0_0 .net "oper2", 31 0, v000001b0bc313cf0_0;  alias, 1 drivers
S_000001b0bc0c9b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b0bc072b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b0bc35b440 .functor XOR 1, L_000001b0bc340360, L_000001b0bc341580, C4<0>, C4<0>;
L_000001b0bc35c080 .functor XOR 1, L_000001b0bc341760, L_000001b0bc341800, C4<0>, C4<0>;
L_000001b0bc35c710 .functor XOR 1, L_000001b0bc341b20, L_000001b0bc341bc0, C4<0>, C4<0>;
L_000001b0bc35c550 .functor XOR 1, L_000001b0bc341da0, L_000001b0bc341e40, C4<0>, C4<0>;
L_000001b0bc35c240 .functor XOR 1, L_000001b0bc340400, L_000001b0bc341ee0, C4<0>, C4<0>;
L_000001b0bc35b7c0 .functor XOR 1, L_000001b0bc3420c0, L_000001b0bc340540, C4<0>, C4<0>;
L_000001b0bc35bc20 .functor XOR 1, L_000001b0bc3b69d0, L_000001b0bc3b53f0, C4<0>, C4<0>;
L_000001b0bc35c630 .functor XOR 1, L_000001b0bc3b6a70, L_000001b0bc3b5c10, C4<0>, C4<0>;
L_000001b0bc35b360 .functor XOR 1, L_000001b0bc3b7150, L_000001b0bc3b6ed0, C4<0>, C4<0>;
L_000001b0bc35bd70 .functor XOR 1, L_000001b0bc3b5670, L_000001b0bc3b5ad0, C4<0>, C4<0>;
L_000001b0bc35c860 .functor XOR 1, L_000001b0bc3b6930, L_000001b0bc3b6750, C4<0>, C4<0>;
L_000001b0bc35b280 .functor XOR 1, L_000001b0bc3b55d0, L_000001b0bc3b5850, C4<0>, C4<0>;
L_000001b0bc35b750 .functor XOR 1, L_000001b0bc3b5d50, L_000001b0bc3b67f0, C4<0>, C4<0>;
L_000001b0bc35c160 .functor XOR 1, L_000001b0bc3b6d90, L_000001b0bc3b7010, C4<0>, C4<0>;
L_000001b0bc35c4e0 .functor XOR 1, L_000001b0bc3b58f0, L_000001b0bc3b6110, C4<0>, C4<0>;
L_000001b0bc35ca90 .functor XOR 1, L_000001b0bc3b73d0, L_000001b0bc3b4f90, C4<0>, C4<0>;
L_000001b0bc35bec0 .functor XOR 1, L_000001b0bc3b7290, L_000001b0bc3b6e30, C4<0>, C4<0>;
L_000001b0bc35c2b0 .functor XOR 1, L_000001b0bc3b64d0, L_000001b0bc3b5f30, C4<0>, C4<0>;
L_000001b0bc35c320 .functor XOR 1, L_000001b0bc3b5cb0, L_000001b0bc3b6c50, C4<0>, C4<0>;
L_000001b0bc35c780 .functor XOR 1, L_000001b0bc3b76f0, L_000001b0bc3b5030, C4<0>, C4<0>;
L_000001b0bc35c7f0 .functor XOR 1, L_000001b0bc3b6b10, L_000001b0bc3b6390, C4<0>, C4<0>;
L_000001b0bc35bb40 .functor XOR 1, L_000001b0bc3b70b0, L_000001b0bc3b6570, C4<0>, C4<0>;
L_000001b0bc35cb70 .functor XOR 1, L_000001b0bc3b6070, L_000001b0bc3b5170, C4<0>, C4<0>;
L_000001b0bc35cbe0 .functor XOR 1, L_000001b0bc3b5b70, L_000001b0bc3b61b0, C4<0>, C4<0>;
L_000001b0bc35cc50 .functor XOR 1, L_000001b0bc3b6bb0, L_000001b0bc3b71f0, C4<0>, C4<0>;
L_000001b0bc35bbb0 .functor XOR 1, L_000001b0bc3b5990, L_000001b0bc3b5710, C4<0>, C4<0>;
L_000001b0bc35bc90 .functor XOR 1, L_000001b0bc3b6f70, L_000001b0bc3b5df0, C4<0>, C4<0>;
L_000001b0bc35ccc0 .functor XOR 1, L_000001b0bc3b5e90, L_000001b0bc3b5490, C4<0>, C4<0>;
L_000001b0bc35b210 .functor XOR 1, L_000001b0bc3b5fd0, L_000001b0bc3b5a30, C4<0>, C4<0>;
L_000001b0bc35bde0 .functor XOR 1, L_000001b0bc3b6250, L_000001b0bc3b57b0, C4<0>, C4<0>;
L_000001b0bc35b2f0 .functor XOR 1, L_000001b0bc3b62f0, L_000001b0bc3b6430, C4<0>, C4<0>;
L_000001b0bc35b3d0 .functor XOR 1, L_000001b0bc3b50d0, L_000001b0bc3b7470, C4<0>, C4<0>;
L_000001b0bc35bd00/0/0 .functor OR 1, L_000001b0bc3b6610, L_000001b0bc3b7510, L_000001b0bc3b66b0, L_000001b0bc3b6890;
L_000001b0bc35bd00/0/4 .functor OR 1, L_000001b0bc3b5210, L_000001b0bc3b6cf0, L_000001b0bc3b75b0, L_000001b0bc3b7650;
L_000001b0bc35bd00/0/8 .functor OR 1, L_000001b0bc3b52b0, L_000001b0bc3b5350, L_000001b0bc3b5530, L_000001b0bc3b7c90;
L_000001b0bc35bd00/0/12 .functor OR 1, L_000001b0bc3b7970, L_000001b0bc3b7e70, L_000001b0bc3b7b50, L_000001b0bc3b7dd0;
L_000001b0bc35bd00/0/16 .functor OR 1, L_000001b0bc3b7790, L_000001b0bc3b7d30, L_000001b0bc3b7bf0, L_000001b0bc3b7a10;
L_000001b0bc35bd00/0/20 .functor OR 1, L_000001b0bc3b7830, L_000001b0bc3b7ab0, L_000001b0bc3b78d0, L_000001b0bc3b0cb0;
L_000001b0bc35bd00/0/24 .functor OR 1, L_000001b0bc3b0a30, L_000001b0bc3b0490, L_000001b0bc3b0530, L_000001b0bc3b1f70;
L_000001b0bc35bd00/0/28 .functor OR 1, L_000001b0bc3b12f0, L_000001b0bc3b1070, L_000001b0bc3b2510, L_000001b0bc3b23d0;
L_000001b0bc35bd00/1/0 .functor OR 1, L_000001b0bc35bd00/0/0, L_000001b0bc35bd00/0/4, L_000001b0bc35bd00/0/8, L_000001b0bc35bd00/0/12;
L_000001b0bc35bd00/1/4 .functor OR 1, L_000001b0bc35bd00/0/16, L_000001b0bc35bd00/0/20, L_000001b0bc35bd00/0/24, L_000001b0bc35bd00/0/28;
L_000001b0bc35bd00 .functor NOR 1, L_000001b0bc35bd00/1/0, L_000001b0bc35bd00/1/4, C4<0>, C4<0>;
v000001b0bc302fc0_0 .net *"_ivl_0", 0 0, L_000001b0bc35b440;  1 drivers
v000001b0bc302480_0 .net *"_ivl_101", 0 0, L_000001b0bc3b6e30;  1 drivers
v000001b0bc3034c0_0 .net *"_ivl_102", 0 0, L_000001b0bc35c2b0;  1 drivers
v000001b0bc303880_0 .net *"_ivl_105", 0 0, L_000001b0bc3b64d0;  1 drivers
v000001b0bc302520_0 .net *"_ivl_107", 0 0, L_000001b0bc3b5f30;  1 drivers
v000001b0bc303560_0 .net *"_ivl_108", 0 0, L_000001b0bc35c320;  1 drivers
v000001b0bc302700_0 .net *"_ivl_11", 0 0, L_000001b0bc341800;  1 drivers
v000001b0bc302b60_0 .net *"_ivl_111", 0 0, L_000001b0bc3b5cb0;  1 drivers
v000001b0bc303a60_0 .net *"_ivl_113", 0 0, L_000001b0bc3b6c50;  1 drivers
v000001b0bc303b00_0 .net *"_ivl_114", 0 0, L_000001b0bc35c780;  1 drivers
v000001b0bc3040a0_0 .net *"_ivl_117", 0 0, L_000001b0bc3b76f0;  1 drivers
v000001b0bc303600_0 .net *"_ivl_119", 0 0, L_000001b0bc3b5030;  1 drivers
v000001b0bc303740_0 .net *"_ivl_12", 0 0, L_000001b0bc35c710;  1 drivers
v000001b0bc302c00_0 .net *"_ivl_120", 0 0, L_000001b0bc35c7f0;  1 drivers
v000001b0bc302020_0 .net *"_ivl_123", 0 0, L_000001b0bc3b6b10;  1 drivers
v000001b0bc302a20_0 .net *"_ivl_125", 0 0, L_000001b0bc3b6390;  1 drivers
v000001b0bc304500_0 .net *"_ivl_126", 0 0, L_000001b0bc35bb40;  1 drivers
v000001b0bc302980_0 .net *"_ivl_129", 0 0, L_000001b0bc3b70b0;  1 drivers
v000001b0bc3022a0_0 .net *"_ivl_131", 0 0, L_000001b0bc3b6570;  1 drivers
v000001b0bc302ac0_0 .net *"_ivl_132", 0 0, L_000001b0bc35cb70;  1 drivers
v000001b0bc302840_0 .net *"_ivl_135", 0 0, L_000001b0bc3b6070;  1 drivers
v000001b0bc3046e0_0 .net *"_ivl_137", 0 0, L_000001b0bc3b5170;  1 drivers
v000001b0bc302200_0 .net *"_ivl_138", 0 0, L_000001b0bc35cbe0;  1 drivers
v000001b0bc303920_0 .net *"_ivl_141", 0 0, L_000001b0bc3b5b70;  1 drivers
v000001b0bc303ba0_0 .net *"_ivl_143", 0 0, L_000001b0bc3b61b0;  1 drivers
v000001b0bc303c40_0 .net *"_ivl_144", 0 0, L_000001b0bc35cc50;  1 drivers
v000001b0bc3031a0_0 .net *"_ivl_147", 0 0, L_000001b0bc3b6bb0;  1 drivers
v000001b0bc303ce0_0 .net *"_ivl_149", 0 0, L_000001b0bc3b71f0;  1 drivers
v000001b0bc303e20_0 .net *"_ivl_15", 0 0, L_000001b0bc341b20;  1 drivers
v000001b0bc3041e0_0 .net *"_ivl_150", 0 0, L_000001b0bc35bbb0;  1 drivers
v000001b0bc303240_0 .net *"_ivl_153", 0 0, L_000001b0bc3b5990;  1 drivers
v000001b0bc304780_0 .net *"_ivl_155", 0 0, L_000001b0bc3b5710;  1 drivers
v000001b0bc302ca0_0 .net *"_ivl_156", 0 0, L_000001b0bc35bc90;  1 drivers
v000001b0bc303f60_0 .net *"_ivl_159", 0 0, L_000001b0bc3b6f70;  1 drivers
v000001b0bc304000_0 .net *"_ivl_161", 0 0, L_000001b0bc3b5df0;  1 drivers
v000001b0bc302f20_0 .net *"_ivl_162", 0 0, L_000001b0bc35ccc0;  1 drivers
v000001b0bc303ec0_0 .net *"_ivl_165", 0 0, L_000001b0bc3b5e90;  1 drivers
v000001b0bc3043c0_0 .net *"_ivl_167", 0 0, L_000001b0bc3b5490;  1 drivers
v000001b0bc304460_0 .net *"_ivl_168", 0 0, L_000001b0bc35b210;  1 drivers
v000001b0bc3020c0_0 .net *"_ivl_17", 0 0, L_000001b0bc341bc0;  1 drivers
v000001b0bc3032e0_0 .net *"_ivl_171", 0 0, L_000001b0bc3b5fd0;  1 drivers
v000001b0bc3045a0_0 .net *"_ivl_173", 0 0, L_000001b0bc3b5a30;  1 drivers
v000001b0bc302160_0 .net *"_ivl_174", 0 0, L_000001b0bc35bde0;  1 drivers
v000001b0bc304640_0 .net *"_ivl_177", 0 0, L_000001b0bc3b6250;  1 drivers
v000001b0bc302340_0 .net *"_ivl_179", 0 0, L_000001b0bc3b57b0;  1 drivers
v000001b0bc302660_0 .net *"_ivl_18", 0 0, L_000001b0bc35c550;  1 drivers
v000001b0bc302d40_0 .net *"_ivl_180", 0 0, L_000001b0bc35b2f0;  1 drivers
v000001b0bc302e80_0 .net *"_ivl_183", 0 0, L_000001b0bc3b62f0;  1 drivers
v000001b0bc303420_0 .net *"_ivl_185", 0 0, L_000001b0bc3b6430;  1 drivers
v000001b0bc305180_0 .net *"_ivl_186", 0 0, L_000001b0bc35b3d0;  1 drivers
v000001b0bc305e00_0 .net *"_ivl_190", 0 0, L_000001b0bc3b50d0;  1 drivers
v000001b0bc305220_0 .net *"_ivl_192", 0 0, L_000001b0bc3b7470;  1 drivers
v000001b0bc305c20_0 .net *"_ivl_194", 0 0, L_000001b0bc3b6610;  1 drivers
v000001b0bc3048c0_0 .net *"_ivl_196", 0 0, L_000001b0bc3b7510;  1 drivers
v000001b0bc305cc0_0 .net *"_ivl_198", 0 0, L_000001b0bc3b66b0;  1 drivers
v000001b0bc304960_0 .net *"_ivl_200", 0 0, L_000001b0bc3b6890;  1 drivers
v000001b0bc304be0_0 .net *"_ivl_202", 0 0, L_000001b0bc3b5210;  1 drivers
v000001b0bc304c80_0 .net *"_ivl_204", 0 0, L_000001b0bc3b6cf0;  1 drivers
v000001b0bc305680_0 .net *"_ivl_206", 0 0, L_000001b0bc3b75b0;  1 drivers
v000001b0bc304f00_0 .net *"_ivl_208", 0 0, L_000001b0bc3b7650;  1 drivers
v000001b0bc305540_0 .net *"_ivl_21", 0 0, L_000001b0bc341da0;  1 drivers
v000001b0bc304a00_0 .net *"_ivl_210", 0 0, L_000001b0bc3b52b0;  1 drivers
v000001b0bc305040_0 .net *"_ivl_212", 0 0, L_000001b0bc3b5350;  1 drivers
v000001b0bc304d20_0 .net *"_ivl_214", 0 0, L_000001b0bc3b5530;  1 drivers
v000001b0bc305ea0_0 .net *"_ivl_216", 0 0, L_000001b0bc3b7c90;  1 drivers
v000001b0bc304820_0 .net *"_ivl_218", 0 0, L_000001b0bc3b7970;  1 drivers
v000001b0bc305d60_0 .net *"_ivl_220", 0 0, L_000001b0bc3b7e70;  1 drivers
v000001b0bc304fa0_0 .net *"_ivl_222", 0 0, L_000001b0bc3b7b50;  1 drivers
v000001b0bc304aa0_0 .net *"_ivl_224", 0 0, L_000001b0bc3b7dd0;  1 drivers
v000001b0bc3052c0_0 .net *"_ivl_226", 0 0, L_000001b0bc3b7790;  1 drivers
v000001b0bc3050e0_0 .net *"_ivl_228", 0 0, L_000001b0bc3b7d30;  1 drivers
v000001b0bc304b40_0 .net *"_ivl_23", 0 0, L_000001b0bc341e40;  1 drivers
v000001b0bc305360_0 .net *"_ivl_230", 0 0, L_000001b0bc3b7bf0;  1 drivers
v000001b0bc304dc0_0 .net *"_ivl_232", 0 0, L_000001b0bc3b7a10;  1 drivers
v000001b0bc305400_0 .net *"_ivl_234", 0 0, L_000001b0bc3b7830;  1 drivers
v000001b0bc304e60_0 .net *"_ivl_236", 0 0, L_000001b0bc3b7ab0;  1 drivers
v000001b0bc3054a0_0 .net *"_ivl_238", 0 0, L_000001b0bc3b78d0;  1 drivers
v000001b0bc3055e0_0 .net *"_ivl_24", 0 0, L_000001b0bc35c240;  1 drivers
v000001b0bc305720_0 .net *"_ivl_240", 0 0, L_000001b0bc3b0cb0;  1 drivers
v000001b0bc3057c0_0 .net *"_ivl_242", 0 0, L_000001b0bc3b0a30;  1 drivers
v000001b0bc305900_0 .net *"_ivl_244", 0 0, L_000001b0bc3b0490;  1 drivers
v000001b0bc305860_0 .net *"_ivl_246", 0 0, L_000001b0bc3b0530;  1 drivers
v000001b0bc3059a0_0 .net *"_ivl_248", 0 0, L_000001b0bc3b1f70;  1 drivers
v000001b0bc305a40_0 .net *"_ivl_250", 0 0, L_000001b0bc3b12f0;  1 drivers
v000001b0bc305ae0_0 .net *"_ivl_252", 0 0, L_000001b0bc3b1070;  1 drivers
v000001b0bc305b80_0 .net *"_ivl_254", 0 0, L_000001b0bc3b2510;  1 drivers
v000001b0bc225e00_0 .net *"_ivl_256", 0 0, L_000001b0bc3b23d0;  1 drivers
v000001b0bc309af0_0 .net *"_ivl_27", 0 0, L_000001b0bc340400;  1 drivers
v000001b0bc308f10_0 .net *"_ivl_29", 0 0, L_000001b0bc341ee0;  1 drivers
v000001b0bc309d70_0 .net *"_ivl_3", 0 0, L_000001b0bc340360;  1 drivers
v000001b0bc309eb0_0 .net *"_ivl_30", 0 0, L_000001b0bc35b7c0;  1 drivers
v000001b0bc309870_0 .net *"_ivl_33", 0 0, L_000001b0bc3420c0;  1 drivers
v000001b0bc308bf0_0 .net *"_ivl_35", 0 0, L_000001b0bc340540;  1 drivers
v000001b0bc308b50_0 .net *"_ivl_36", 0 0, L_000001b0bc35bc20;  1 drivers
v000001b0bc3090f0_0 .net *"_ivl_39", 0 0, L_000001b0bc3b69d0;  1 drivers
v000001b0bc309cd0_0 .net *"_ivl_41", 0 0, L_000001b0bc3b53f0;  1 drivers
v000001b0bc309c30_0 .net *"_ivl_42", 0 0, L_000001b0bc35c630;  1 drivers
v000001b0bc309190_0 .net *"_ivl_45", 0 0, L_000001b0bc3b6a70;  1 drivers
v000001b0bc3095f0_0 .net *"_ivl_47", 0 0, L_000001b0bc3b5c10;  1 drivers
v000001b0bc308ab0_0 .net *"_ivl_48", 0 0, L_000001b0bc35b360;  1 drivers
v000001b0bc3099b0_0 .net *"_ivl_5", 0 0, L_000001b0bc341580;  1 drivers
v000001b0bc309230_0 .net *"_ivl_51", 0 0, L_000001b0bc3b7150;  1 drivers
v000001b0bc308d30_0 .net *"_ivl_53", 0 0, L_000001b0bc3b6ed0;  1 drivers
v000001b0bc308c90_0 .net *"_ivl_54", 0 0, L_000001b0bc35bd70;  1 drivers
v000001b0bc3094b0_0 .net *"_ivl_57", 0 0, L_000001b0bc3b5670;  1 drivers
v000001b0bc308dd0_0 .net *"_ivl_59", 0 0, L_000001b0bc3b5ad0;  1 drivers
v000001b0bc308fb0_0 .net *"_ivl_6", 0 0, L_000001b0bc35c080;  1 drivers
v000001b0bc308e70_0 .net *"_ivl_60", 0 0, L_000001b0bc35c860;  1 drivers
v000001b0bc308a10_0 .net *"_ivl_63", 0 0, L_000001b0bc3b6930;  1 drivers
v000001b0bc309690_0 .net *"_ivl_65", 0 0, L_000001b0bc3b6750;  1 drivers
v000001b0bc3088d0_0 .net *"_ivl_66", 0 0, L_000001b0bc35b280;  1 drivers
v000001b0bc309550_0 .net *"_ivl_69", 0 0, L_000001b0bc3b55d0;  1 drivers
v000001b0bc309410_0 .net *"_ivl_71", 0 0, L_000001b0bc3b5850;  1 drivers
v000001b0bc309730_0 .net *"_ivl_72", 0 0, L_000001b0bc35b750;  1 drivers
v000001b0bc309050_0 .net *"_ivl_75", 0 0, L_000001b0bc3b5d50;  1 drivers
v000001b0bc3092d0_0 .net *"_ivl_77", 0 0, L_000001b0bc3b67f0;  1 drivers
v000001b0bc3097d0_0 .net *"_ivl_78", 0 0, L_000001b0bc35c160;  1 drivers
v000001b0bc309370_0 .net *"_ivl_81", 0 0, L_000001b0bc3b6d90;  1 drivers
v000001b0bc309910_0 .net *"_ivl_83", 0 0, L_000001b0bc3b7010;  1 drivers
v000001b0bc309a50_0 .net *"_ivl_84", 0 0, L_000001b0bc35c4e0;  1 drivers
v000001b0bc309b90_0 .net *"_ivl_87", 0 0, L_000001b0bc3b58f0;  1 drivers
v000001b0bc309e10_0 .net *"_ivl_89", 0 0, L_000001b0bc3b6110;  1 drivers
v000001b0bc308830_0 .net *"_ivl_9", 0 0, L_000001b0bc341760;  1 drivers
v000001b0bc308970_0 .net *"_ivl_90", 0 0, L_000001b0bc35ca90;  1 drivers
v000001b0bc3081f0_0 .net *"_ivl_93", 0 0, L_000001b0bc3b73d0;  1 drivers
v000001b0bc307d90_0 .net *"_ivl_95", 0 0, L_000001b0bc3b4f90;  1 drivers
v000001b0bc3067b0_0 .net *"_ivl_96", 0 0, L_000001b0bc35bec0;  1 drivers
v000001b0bc306ad0_0 .net *"_ivl_99", 0 0, L_000001b0bc3b7290;  1 drivers
v000001b0bc3077f0_0 .net "a", 31 0, v000001b0bc313c50_0;  alias, 1 drivers
v000001b0bc306210_0 .net "b", 31 0, v000001b0bc313cf0_0;  alias, 1 drivers
v000001b0bc306670_0 .net "out", 0 0, L_000001b0bc35bd00;  alias, 1 drivers
v000001b0bc307f70_0 .net "temp", 31 0, L_000001b0bc3b7330;  1 drivers
L_000001b0bc340360 .part v000001b0bc313c50_0, 0, 1;
L_000001b0bc341580 .part v000001b0bc313cf0_0, 0, 1;
L_000001b0bc341760 .part v000001b0bc313c50_0, 1, 1;
L_000001b0bc341800 .part v000001b0bc313cf0_0, 1, 1;
L_000001b0bc341b20 .part v000001b0bc313c50_0, 2, 1;
L_000001b0bc341bc0 .part v000001b0bc313cf0_0, 2, 1;
L_000001b0bc341da0 .part v000001b0bc313c50_0, 3, 1;
L_000001b0bc341e40 .part v000001b0bc313cf0_0, 3, 1;
L_000001b0bc340400 .part v000001b0bc313c50_0, 4, 1;
L_000001b0bc341ee0 .part v000001b0bc313cf0_0, 4, 1;
L_000001b0bc3420c0 .part v000001b0bc313c50_0, 5, 1;
L_000001b0bc340540 .part v000001b0bc313cf0_0, 5, 1;
L_000001b0bc3b69d0 .part v000001b0bc313c50_0, 6, 1;
L_000001b0bc3b53f0 .part v000001b0bc313cf0_0, 6, 1;
L_000001b0bc3b6a70 .part v000001b0bc313c50_0, 7, 1;
L_000001b0bc3b5c10 .part v000001b0bc313cf0_0, 7, 1;
L_000001b0bc3b7150 .part v000001b0bc313c50_0, 8, 1;
L_000001b0bc3b6ed0 .part v000001b0bc313cf0_0, 8, 1;
L_000001b0bc3b5670 .part v000001b0bc313c50_0, 9, 1;
L_000001b0bc3b5ad0 .part v000001b0bc313cf0_0, 9, 1;
L_000001b0bc3b6930 .part v000001b0bc313c50_0, 10, 1;
L_000001b0bc3b6750 .part v000001b0bc313cf0_0, 10, 1;
L_000001b0bc3b55d0 .part v000001b0bc313c50_0, 11, 1;
L_000001b0bc3b5850 .part v000001b0bc313cf0_0, 11, 1;
L_000001b0bc3b5d50 .part v000001b0bc313c50_0, 12, 1;
L_000001b0bc3b67f0 .part v000001b0bc313cf0_0, 12, 1;
L_000001b0bc3b6d90 .part v000001b0bc313c50_0, 13, 1;
L_000001b0bc3b7010 .part v000001b0bc313cf0_0, 13, 1;
L_000001b0bc3b58f0 .part v000001b0bc313c50_0, 14, 1;
L_000001b0bc3b6110 .part v000001b0bc313cf0_0, 14, 1;
L_000001b0bc3b73d0 .part v000001b0bc313c50_0, 15, 1;
L_000001b0bc3b4f90 .part v000001b0bc313cf0_0, 15, 1;
L_000001b0bc3b7290 .part v000001b0bc313c50_0, 16, 1;
L_000001b0bc3b6e30 .part v000001b0bc313cf0_0, 16, 1;
L_000001b0bc3b64d0 .part v000001b0bc313c50_0, 17, 1;
L_000001b0bc3b5f30 .part v000001b0bc313cf0_0, 17, 1;
L_000001b0bc3b5cb0 .part v000001b0bc313c50_0, 18, 1;
L_000001b0bc3b6c50 .part v000001b0bc313cf0_0, 18, 1;
L_000001b0bc3b76f0 .part v000001b0bc313c50_0, 19, 1;
L_000001b0bc3b5030 .part v000001b0bc313cf0_0, 19, 1;
L_000001b0bc3b6b10 .part v000001b0bc313c50_0, 20, 1;
L_000001b0bc3b6390 .part v000001b0bc313cf0_0, 20, 1;
L_000001b0bc3b70b0 .part v000001b0bc313c50_0, 21, 1;
L_000001b0bc3b6570 .part v000001b0bc313cf0_0, 21, 1;
L_000001b0bc3b6070 .part v000001b0bc313c50_0, 22, 1;
L_000001b0bc3b5170 .part v000001b0bc313cf0_0, 22, 1;
L_000001b0bc3b5b70 .part v000001b0bc313c50_0, 23, 1;
L_000001b0bc3b61b0 .part v000001b0bc313cf0_0, 23, 1;
L_000001b0bc3b6bb0 .part v000001b0bc313c50_0, 24, 1;
L_000001b0bc3b71f0 .part v000001b0bc313cf0_0, 24, 1;
L_000001b0bc3b5990 .part v000001b0bc313c50_0, 25, 1;
L_000001b0bc3b5710 .part v000001b0bc313cf0_0, 25, 1;
L_000001b0bc3b6f70 .part v000001b0bc313c50_0, 26, 1;
L_000001b0bc3b5df0 .part v000001b0bc313cf0_0, 26, 1;
L_000001b0bc3b5e90 .part v000001b0bc313c50_0, 27, 1;
L_000001b0bc3b5490 .part v000001b0bc313cf0_0, 27, 1;
L_000001b0bc3b5fd0 .part v000001b0bc313c50_0, 28, 1;
L_000001b0bc3b5a30 .part v000001b0bc313cf0_0, 28, 1;
L_000001b0bc3b6250 .part v000001b0bc313c50_0, 29, 1;
L_000001b0bc3b57b0 .part v000001b0bc313cf0_0, 29, 1;
L_000001b0bc3b62f0 .part v000001b0bc313c50_0, 30, 1;
L_000001b0bc3b6430 .part v000001b0bc313cf0_0, 30, 1;
LS_000001b0bc3b7330_0_0 .concat8 [ 1 1 1 1], L_000001b0bc35b440, L_000001b0bc35c080, L_000001b0bc35c710, L_000001b0bc35c550;
LS_000001b0bc3b7330_0_4 .concat8 [ 1 1 1 1], L_000001b0bc35c240, L_000001b0bc35b7c0, L_000001b0bc35bc20, L_000001b0bc35c630;
LS_000001b0bc3b7330_0_8 .concat8 [ 1 1 1 1], L_000001b0bc35b360, L_000001b0bc35bd70, L_000001b0bc35c860, L_000001b0bc35b280;
LS_000001b0bc3b7330_0_12 .concat8 [ 1 1 1 1], L_000001b0bc35b750, L_000001b0bc35c160, L_000001b0bc35c4e0, L_000001b0bc35ca90;
LS_000001b0bc3b7330_0_16 .concat8 [ 1 1 1 1], L_000001b0bc35bec0, L_000001b0bc35c2b0, L_000001b0bc35c320, L_000001b0bc35c780;
LS_000001b0bc3b7330_0_20 .concat8 [ 1 1 1 1], L_000001b0bc35c7f0, L_000001b0bc35bb40, L_000001b0bc35cb70, L_000001b0bc35cbe0;
LS_000001b0bc3b7330_0_24 .concat8 [ 1 1 1 1], L_000001b0bc35cc50, L_000001b0bc35bbb0, L_000001b0bc35bc90, L_000001b0bc35ccc0;
LS_000001b0bc3b7330_0_28 .concat8 [ 1 1 1 1], L_000001b0bc35b210, L_000001b0bc35bde0, L_000001b0bc35b2f0, L_000001b0bc35b3d0;
LS_000001b0bc3b7330_1_0 .concat8 [ 4 4 4 4], LS_000001b0bc3b7330_0_0, LS_000001b0bc3b7330_0_4, LS_000001b0bc3b7330_0_8, LS_000001b0bc3b7330_0_12;
LS_000001b0bc3b7330_1_4 .concat8 [ 4 4 4 4], LS_000001b0bc3b7330_0_16, LS_000001b0bc3b7330_0_20, LS_000001b0bc3b7330_0_24, LS_000001b0bc3b7330_0_28;
L_000001b0bc3b7330 .concat8 [ 16 16 0 0], LS_000001b0bc3b7330_1_0, LS_000001b0bc3b7330_1_4;
L_000001b0bc3b50d0 .part v000001b0bc313c50_0, 31, 1;
L_000001b0bc3b7470 .part v000001b0bc313cf0_0, 31, 1;
L_000001b0bc3b6610 .part L_000001b0bc3b7330, 0, 1;
L_000001b0bc3b7510 .part L_000001b0bc3b7330, 1, 1;
L_000001b0bc3b66b0 .part L_000001b0bc3b7330, 2, 1;
L_000001b0bc3b6890 .part L_000001b0bc3b7330, 3, 1;
L_000001b0bc3b5210 .part L_000001b0bc3b7330, 4, 1;
L_000001b0bc3b6cf0 .part L_000001b0bc3b7330, 5, 1;
L_000001b0bc3b75b0 .part L_000001b0bc3b7330, 6, 1;
L_000001b0bc3b7650 .part L_000001b0bc3b7330, 7, 1;
L_000001b0bc3b52b0 .part L_000001b0bc3b7330, 8, 1;
L_000001b0bc3b5350 .part L_000001b0bc3b7330, 9, 1;
L_000001b0bc3b5530 .part L_000001b0bc3b7330, 10, 1;
L_000001b0bc3b7c90 .part L_000001b0bc3b7330, 11, 1;
L_000001b0bc3b7970 .part L_000001b0bc3b7330, 12, 1;
L_000001b0bc3b7e70 .part L_000001b0bc3b7330, 13, 1;
L_000001b0bc3b7b50 .part L_000001b0bc3b7330, 14, 1;
L_000001b0bc3b7dd0 .part L_000001b0bc3b7330, 15, 1;
L_000001b0bc3b7790 .part L_000001b0bc3b7330, 16, 1;
L_000001b0bc3b7d30 .part L_000001b0bc3b7330, 17, 1;
L_000001b0bc3b7bf0 .part L_000001b0bc3b7330, 18, 1;
L_000001b0bc3b7a10 .part L_000001b0bc3b7330, 19, 1;
L_000001b0bc3b7830 .part L_000001b0bc3b7330, 20, 1;
L_000001b0bc3b7ab0 .part L_000001b0bc3b7330, 21, 1;
L_000001b0bc3b78d0 .part L_000001b0bc3b7330, 22, 1;
L_000001b0bc3b0cb0 .part L_000001b0bc3b7330, 23, 1;
L_000001b0bc3b0a30 .part L_000001b0bc3b7330, 24, 1;
L_000001b0bc3b0490 .part L_000001b0bc3b7330, 25, 1;
L_000001b0bc3b0530 .part L_000001b0bc3b7330, 26, 1;
L_000001b0bc3b1f70 .part L_000001b0bc3b7330, 27, 1;
L_000001b0bc3b12f0 .part L_000001b0bc3b7330, 28, 1;
L_000001b0bc3b1070 .part L_000001b0bc3b7330, 29, 1;
L_000001b0bc3b2510 .part L_000001b0bc3b7330, 30, 1;
L_000001b0bc3b23d0 .part L_000001b0bc3b7330, 31, 1;
S_000001b0bc0c9cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b0bc0729c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b0bc28bcb0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b0bc35c8d0 .functor NOT 1, L_000001b0bc342660, C4<0>, C4<0>, C4<0>;
v000001b0bc308330_0 .net "A", 31 0, v000001b0bc313c50_0;  alias, 1 drivers
v000001b0bc307250_0 .net "ALUOP", 3 0, v000001b0bc3086f0_0;  alias, 1 drivers
v000001b0bc3063f0_0 .net "B", 31 0, v000001b0bc313cf0_0;  alias, 1 drivers
v000001b0bc308650_0 .var "CF", 0 0;
v000001b0bc307930_0 .net "ZF", 0 0, L_000001b0bc35c8d0;  alias, 1 drivers
v000001b0bc307110_0 .net *"_ivl_1", 0 0, L_000001b0bc342660;  1 drivers
v000001b0bc306850_0 .var "res", 31 0;
E_000001b0bc28bc70 .event anyedge, v000001b0bc307250_0, v000001b0bc3077f0_0, v000001b0bc306210_0, v000001b0bc308650_0;
L_000001b0bc342660 .reduce/or v000001b0bc306850_0;
S_000001b0bc1131c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b0bc0729c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b0bc30a7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc30a828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc30a860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc30a898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc30a8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc30a908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc30a940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc30a978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc30a9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc30a9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc30aa20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc30aa58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc30aa90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc30aac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc30ab00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc30ab38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc30ab70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc30aba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc30abe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc30ac18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc30ac50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc30ac88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc30acc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc30acf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc30ad30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc3086f0_0 .var "ALU_OP", 3 0;
v000001b0bc307bb0_0 .net "opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
E_000001b0bc28bff0 .event anyedge, v000001b0bc20ef20_0;
S_000001b0bc30ad70 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b0bc314bf0_0 .net "EX1_forward_to_B", 31 0, v000001b0bc315e10_0;  alias, 1 drivers
v000001b0bc314e70_0 .net "EX_PFC", 31 0, v000001b0bc3152d0_0;  alias, 1 drivers
v000001b0bc3154b0_0 .net "EX_PFC_to_IF", 31 0, L_000001b0bc3425c0;  alias, 1 drivers
v000001b0bc314c90_0 .net "alu_selA", 1 0, L_000001b0bc342ca0;  alias, 1 drivers
v000001b0bc315690_0 .net "alu_selB", 1 0, L_000001b0bc3452c0;  alias, 1 drivers
v000001b0bc314a10_0 .net "ex_haz", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc315230_0 .net "id_haz", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc314d30_0 .net "is_jr", 0 0, v000001b0bc314b50_0;  alias, 1 drivers
v000001b0bc315050_0 .net "mem_haz", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc314f10_0 .net "oper1", 31 0, L_000001b0bc347450;  alias, 1 drivers
v000001b0bc314fb0_0 .net "oper2", 31 0, L_000001b0bc35b590;  alias, 1 drivers
v000001b0bc315cd0_0 .net "pc", 31 0, v000001b0bc315550_0;  alias, 1 drivers
v000001b0bc315c30_0 .net "rs1", 31 0, v000001b0bc314790_0;  alias, 1 drivers
v000001b0bc315410_0 .net "rs2_in", 31 0, v000001b0bc3148d0_0;  alias, 1 drivers
v000001b0bc3150f0_0 .net "rs2_out", 31 0, L_000001b0bc35b910;  alias, 1 drivers
v000001b0bc315190_0 .net "store_rs2_forward", 1 0, L_000001b0bc345360;  alias, 1 drivers
L_000001b0bc3425c0 .functor MUXZ 32, v000001b0bc3152d0_0, L_000001b0bc347450, v000001b0bc314b50_0, C4<>;
S_000001b0bc113350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b0bc30ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0bc28c730 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0bc346500 .functor NOT 1, L_000001b0bc341260, C4<0>, C4<0>, C4<0>;
L_000001b0bc345d20 .functor NOT 1, L_000001b0bc341620, C4<0>, C4<0>, C4<0>;
L_000001b0bc345fc0 .functor NOT 1, L_000001b0bc3418a0, C4<0>, C4<0>, C4<0>;
L_000001b0bc346030 .functor NOT 1, L_000001b0bc340040, C4<0>, C4<0>, C4<0>;
L_000001b0bc346110 .functor AND 32, L_000001b0bc345cb0, v000001b0bc314790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc3461f0 .functor AND 32, L_000001b0bc347060, L_000001b0bc3c9750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc346260 .functor OR 32, L_000001b0bc346110, L_000001b0bc3461f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc3463b0 .functor AND 32, L_000001b0bc3462d0, v000001b0bc3025c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc3473e0 .functor OR 32, L_000001b0bc346260, L_000001b0bc3463b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc347610 .functor AND 32, L_000001b0bc346180, L_000001b0bc340220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc347450 .functor OR 32, L_000001b0bc3473e0, L_000001b0bc347610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc308010_0 .net *"_ivl_1", 0 0, L_000001b0bc341260;  1 drivers
v000001b0bc3080b0_0 .net *"_ivl_13", 0 0, L_000001b0bc3418a0;  1 drivers
v000001b0bc308470_0 .net *"_ivl_14", 0 0, L_000001b0bc345fc0;  1 drivers
v000001b0bc308790_0 .net *"_ivl_19", 0 0, L_000001b0bc341940;  1 drivers
v000001b0bc306170_0 .net *"_ivl_2", 0 0, L_000001b0bc346500;  1 drivers
v000001b0bc30f530_0 .net *"_ivl_23", 0 0, L_000001b0bc33ff00;  1 drivers
v000001b0bc30fc10_0 .net *"_ivl_27", 0 0, L_000001b0bc340040;  1 drivers
v000001b0bc30fcb0_0 .net *"_ivl_28", 0 0, L_000001b0bc346030;  1 drivers
v000001b0bc30eef0_0 .net *"_ivl_33", 0 0, L_000001b0bc341080;  1 drivers
v000001b0bc30edb0_0 .net *"_ivl_37", 0 0, L_000001b0bc33ffa0;  1 drivers
v000001b0bc30f170_0 .net *"_ivl_40", 31 0, L_000001b0bc346110;  1 drivers
v000001b0bc30f210_0 .net *"_ivl_42", 31 0, L_000001b0bc3461f0;  1 drivers
v000001b0bc30ee50_0 .net *"_ivl_44", 31 0, L_000001b0bc346260;  1 drivers
v000001b0bc30fa30_0 .net *"_ivl_46", 31 0, L_000001b0bc3463b0;  1 drivers
v000001b0bc30f5d0_0 .net *"_ivl_48", 31 0, L_000001b0bc3473e0;  1 drivers
v000001b0bc30f490_0 .net *"_ivl_50", 31 0, L_000001b0bc347610;  1 drivers
v000001b0bc30f670_0 .net *"_ivl_7", 0 0, L_000001b0bc341620;  1 drivers
v000001b0bc30f710_0 .net *"_ivl_8", 0 0, L_000001b0bc345d20;  1 drivers
v000001b0bc30f030_0 .net "ina", 31 0, v000001b0bc314790_0;  alias, 1 drivers
v000001b0bc30f350_0 .net "inb", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc30ec70_0 .net "inc", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc30ef90_0 .net "ind", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc30e810_0 .net "out", 31 0, L_000001b0bc347450;  alias, 1 drivers
v000001b0bc30f3f0_0 .net "s0", 31 0, L_000001b0bc345cb0;  1 drivers
v000001b0bc30ed10_0 .net "s1", 31 0, L_000001b0bc347060;  1 drivers
v000001b0bc30fad0_0 .net "s2", 31 0, L_000001b0bc3462d0;  1 drivers
v000001b0bc30f0d0_0 .net "s3", 31 0, L_000001b0bc346180;  1 drivers
v000001b0bc30fb70_0 .net "sel", 1 0, L_000001b0bc342ca0;  alias, 1 drivers
L_000001b0bc341260 .part L_000001b0bc342ca0, 1, 1;
LS_000001b0bc340860_0_0 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_4 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_8 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_12 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_16 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_20 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_24 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_0_28 .concat [ 1 1 1 1], L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500, L_000001b0bc346500;
LS_000001b0bc340860_1_0 .concat [ 4 4 4 4], LS_000001b0bc340860_0_0, LS_000001b0bc340860_0_4, LS_000001b0bc340860_0_8, LS_000001b0bc340860_0_12;
LS_000001b0bc340860_1_4 .concat [ 4 4 4 4], LS_000001b0bc340860_0_16, LS_000001b0bc340860_0_20, LS_000001b0bc340860_0_24, LS_000001b0bc340860_0_28;
L_000001b0bc340860 .concat [ 16 16 0 0], LS_000001b0bc340860_1_0, LS_000001b0bc340860_1_4;
L_000001b0bc341620 .part L_000001b0bc342ca0, 0, 1;
LS_000001b0bc340b80_0_0 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_4 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_8 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_12 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_16 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_20 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_24 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_0_28 .concat [ 1 1 1 1], L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20, L_000001b0bc345d20;
LS_000001b0bc340b80_1_0 .concat [ 4 4 4 4], LS_000001b0bc340b80_0_0, LS_000001b0bc340b80_0_4, LS_000001b0bc340b80_0_8, LS_000001b0bc340b80_0_12;
LS_000001b0bc340b80_1_4 .concat [ 4 4 4 4], LS_000001b0bc340b80_0_16, LS_000001b0bc340b80_0_20, LS_000001b0bc340b80_0_24, LS_000001b0bc340b80_0_28;
L_000001b0bc340b80 .concat [ 16 16 0 0], LS_000001b0bc340b80_1_0, LS_000001b0bc340b80_1_4;
L_000001b0bc3418a0 .part L_000001b0bc342ca0, 1, 1;
LS_000001b0bc3405e0_0_0 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_4 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_8 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_12 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_16 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_20 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_24 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_0_28 .concat [ 1 1 1 1], L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0, L_000001b0bc345fc0;
LS_000001b0bc3405e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3405e0_0_0, LS_000001b0bc3405e0_0_4, LS_000001b0bc3405e0_0_8, LS_000001b0bc3405e0_0_12;
LS_000001b0bc3405e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3405e0_0_16, LS_000001b0bc3405e0_0_20, LS_000001b0bc3405e0_0_24, LS_000001b0bc3405e0_0_28;
L_000001b0bc3405e0 .concat [ 16 16 0 0], LS_000001b0bc3405e0_1_0, LS_000001b0bc3405e0_1_4;
L_000001b0bc341940 .part L_000001b0bc342ca0, 0, 1;
LS_000001b0bc3400e0_0_0 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_4 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_8 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_12 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_16 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_20 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_24 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_0_28 .concat [ 1 1 1 1], L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940, L_000001b0bc341940;
LS_000001b0bc3400e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3400e0_0_0, LS_000001b0bc3400e0_0_4, LS_000001b0bc3400e0_0_8, LS_000001b0bc3400e0_0_12;
LS_000001b0bc3400e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3400e0_0_16, LS_000001b0bc3400e0_0_20, LS_000001b0bc3400e0_0_24, LS_000001b0bc3400e0_0_28;
L_000001b0bc3400e0 .concat [ 16 16 0 0], LS_000001b0bc3400e0_1_0, LS_000001b0bc3400e0_1_4;
L_000001b0bc33ff00 .part L_000001b0bc342ca0, 1, 1;
LS_000001b0bc340720_0_0 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_4 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_8 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_12 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_16 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_20 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_24 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_0_28 .concat [ 1 1 1 1], L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00, L_000001b0bc33ff00;
LS_000001b0bc340720_1_0 .concat [ 4 4 4 4], LS_000001b0bc340720_0_0, LS_000001b0bc340720_0_4, LS_000001b0bc340720_0_8, LS_000001b0bc340720_0_12;
LS_000001b0bc340720_1_4 .concat [ 4 4 4 4], LS_000001b0bc340720_0_16, LS_000001b0bc340720_0_20, LS_000001b0bc340720_0_24, LS_000001b0bc340720_0_28;
L_000001b0bc340720 .concat [ 16 16 0 0], LS_000001b0bc340720_1_0, LS_000001b0bc340720_1_4;
L_000001b0bc340040 .part L_000001b0bc342ca0, 0, 1;
LS_000001b0bc342340_0_0 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_4 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_8 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_12 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_16 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_20 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_24 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_0_28 .concat [ 1 1 1 1], L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030, L_000001b0bc346030;
LS_000001b0bc342340_1_0 .concat [ 4 4 4 4], LS_000001b0bc342340_0_0, LS_000001b0bc342340_0_4, LS_000001b0bc342340_0_8, LS_000001b0bc342340_0_12;
LS_000001b0bc342340_1_4 .concat [ 4 4 4 4], LS_000001b0bc342340_0_16, LS_000001b0bc342340_0_20, LS_000001b0bc342340_0_24, LS_000001b0bc342340_0_28;
L_000001b0bc342340 .concat [ 16 16 0 0], LS_000001b0bc342340_1_0, LS_000001b0bc342340_1_4;
L_000001b0bc341080 .part L_000001b0bc342ca0, 1, 1;
LS_000001b0bc341120_0_0 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_4 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_8 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_12 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_16 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_20 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_24 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_0_28 .concat [ 1 1 1 1], L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080, L_000001b0bc341080;
LS_000001b0bc341120_1_0 .concat [ 4 4 4 4], LS_000001b0bc341120_0_0, LS_000001b0bc341120_0_4, LS_000001b0bc341120_0_8, LS_000001b0bc341120_0_12;
LS_000001b0bc341120_1_4 .concat [ 4 4 4 4], LS_000001b0bc341120_0_16, LS_000001b0bc341120_0_20, LS_000001b0bc341120_0_24, LS_000001b0bc341120_0_28;
L_000001b0bc341120 .concat [ 16 16 0 0], LS_000001b0bc341120_1_0, LS_000001b0bc341120_1_4;
L_000001b0bc33ffa0 .part L_000001b0bc342ca0, 0, 1;
LS_000001b0bc340900_0_0 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_4 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_8 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_12 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_16 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_20 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_24 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_0_28 .concat [ 1 1 1 1], L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0, L_000001b0bc33ffa0;
LS_000001b0bc340900_1_0 .concat [ 4 4 4 4], LS_000001b0bc340900_0_0, LS_000001b0bc340900_0_4, LS_000001b0bc340900_0_8, LS_000001b0bc340900_0_12;
LS_000001b0bc340900_1_4 .concat [ 4 4 4 4], LS_000001b0bc340900_0_16, LS_000001b0bc340900_0_20, LS_000001b0bc340900_0_24, LS_000001b0bc340900_0_28;
L_000001b0bc340900 .concat [ 16 16 0 0], LS_000001b0bc340900_1_0, LS_000001b0bc340900_1_4;
S_000001b0bc10c910 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0bc113350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc345cb0 .functor AND 32, L_000001b0bc340860, L_000001b0bc340b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc307390_0 .net "in1", 31 0, L_000001b0bc340860;  1 drivers
v000001b0bc306df0_0 .net "in2", 31 0, L_000001b0bc340b80;  1 drivers
v000001b0bc306e90_0 .net "out", 31 0, L_000001b0bc345cb0;  alias, 1 drivers
S_000001b0bc10caa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0bc113350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc347060 .functor AND 32, L_000001b0bc3405e0, L_000001b0bc3400e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc308290_0 .net "in1", 31 0, L_000001b0bc3405e0;  1 drivers
v000001b0bc307e30_0 .net "in2", 31 0, L_000001b0bc3400e0;  1 drivers
v000001b0bc307c50_0 .net "out", 31 0, L_000001b0bc347060;  alias, 1 drivers
S_000001b0bc0c8280 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0bc113350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc3462d0 .functor AND 32, L_000001b0bc340720, L_000001b0bc342340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc306f30_0 .net "in1", 31 0, L_000001b0bc340720;  1 drivers
v000001b0bc307430_0 .net "in2", 31 0, L_000001b0bc342340;  1 drivers
v000001b0bc306030_0 .net "out", 31 0, L_000001b0bc3462d0;  alias, 1 drivers
S_000001b0bc30bbd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0bc113350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc346180 .functor AND 32, L_000001b0bc341120, L_000001b0bc340900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc307610_0 .net "in1", 31 0, L_000001b0bc341120;  1 drivers
v000001b0bc307ed0_0 .net "in2", 31 0, L_000001b0bc340900;  1 drivers
v000001b0bc307750_0 .net "out", 31 0, L_000001b0bc346180;  alias, 1 drivers
S_000001b0bc30b0e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b0bc30ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0bc28c430 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0bc3475a0 .functor NOT 1, L_000001b0bc342160, C4<0>, C4<0>, C4<0>;
L_000001b0bc347300 .functor NOT 1, L_000001b0bc3416c0, C4<0>, C4<0>, C4<0>;
L_000001b0bc3474c0 .functor NOT 1, L_000001b0bc3409a0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35cd30 .functor NOT 1, L_000001b0bc342200, C4<0>, C4<0>, C4<0>;
L_000001b0bc35b9f0 .functor AND 32, L_000001b0bc347530, v000001b0bc315e10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35c0f0 .functor AND 32, L_000001b0bc347370, L_000001b0bc3c9750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35c940 .functor OR 32, L_000001b0bc35b9f0, L_000001b0bc35c0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc35b6e0 .functor AND 32, L_000001b0bc282170, v000001b0bc3025c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35ba60 .functor OR 32, L_000001b0bc35c940, L_000001b0bc35b6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc35cb00 .functor AND 32, L_000001b0bc35c010, L_000001b0bc340220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35b590 .functor OR 32, L_000001b0bc35ba60, L_000001b0bc35cb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc30ea90_0 .net *"_ivl_1", 0 0, L_000001b0bc342160;  1 drivers
v000001b0bc30ebd0_0 .net *"_ivl_13", 0 0, L_000001b0bc3409a0;  1 drivers
v000001b0bc30d050_0 .net *"_ivl_14", 0 0, L_000001b0bc3474c0;  1 drivers
v000001b0bc30c010_0 .net *"_ivl_19", 0 0, L_000001b0bc340ea0;  1 drivers
v000001b0bc30e1d0_0 .net *"_ivl_2", 0 0, L_000001b0bc3475a0;  1 drivers
v000001b0bc30e4f0_0 .net *"_ivl_23", 0 0, L_000001b0bc3423e0;  1 drivers
v000001b0bc30e630_0 .net *"_ivl_27", 0 0, L_000001b0bc342200;  1 drivers
v000001b0bc30dc30_0 .net *"_ivl_28", 0 0, L_000001b0bc35cd30;  1 drivers
v000001b0bc30c5b0_0 .net *"_ivl_33", 0 0, L_000001b0bc340680;  1 drivers
v000001b0bc30cd30_0 .net *"_ivl_37", 0 0, L_000001b0bc342480;  1 drivers
v000001b0bc30c970_0 .net *"_ivl_40", 31 0, L_000001b0bc35b9f0;  1 drivers
v000001b0bc30c330_0 .net *"_ivl_42", 31 0, L_000001b0bc35c0f0;  1 drivers
v000001b0bc30d870_0 .net *"_ivl_44", 31 0, L_000001b0bc35c940;  1 drivers
v000001b0bc30c150_0 .net *"_ivl_46", 31 0, L_000001b0bc35b6e0;  1 drivers
v000001b0bc30d550_0 .net *"_ivl_48", 31 0, L_000001b0bc35ba60;  1 drivers
v000001b0bc30d410_0 .net *"_ivl_50", 31 0, L_000001b0bc35cb00;  1 drivers
v000001b0bc30d4b0_0 .net *"_ivl_7", 0 0, L_000001b0bc3416c0;  1 drivers
v000001b0bc30c1f0_0 .net *"_ivl_8", 0 0, L_000001b0bc347300;  1 drivers
v000001b0bc30e270_0 .net "ina", 31 0, v000001b0bc315e10_0;  alias, 1 drivers
v000001b0bc30c510_0 .net "inb", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc30d910_0 .net "inc", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc30dff0_0 .net "ind", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc30d5f0_0 .net "out", 31 0, L_000001b0bc35b590;  alias, 1 drivers
v000001b0bc30c650_0 .net "s0", 31 0, L_000001b0bc347530;  1 drivers
v000001b0bc30e310_0 .net "s1", 31 0, L_000001b0bc347370;  1 drivers
v000001b0bc30e590_0 .net "s2", 31 0, L_000001b0bc282170;  1 drivers
v000001b0bc30cc90_0 .net "s3", 31 0, L_000001b0bc35c010;  1 drivers
v000001b0bc30e130_0 .net "sel", 1 0, L_000001b0bc3452c0;  alias, 1 drivers
L_000001b0bc342160 .part L_000001b0bc3452c0, 1, 1;
LS_000001b0bc342020_0_0 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_4 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_8 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_12 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_16 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_20 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_24 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_0_28 .concat [ 1 1 1 1], L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0, L_000001b0bc3475a0;
LS_000001b0bc342020_1_0 .concat [ 4 4 4 4], LS_000001b0bc342020_0_0, LS_000001b0bc342020_0_4, LS_000001b0bc342020_0_8, LS_000001b0bc342020_0_12;
LS_000001b0bc342020_1_4 .concat [ 4 4 4 4], LS_000001b0bc342020_0_16, LS_000001b0bc342020_0_20, LS_000001b0bc342020_0_24, LS_000001b0bc342020_0_28;
L_000001b0bc342020 .concat [ 16 16 0 0], LS_000001b0bc342020_1_0, LS_000001b0bc342020_1_4;
L_000001b0bc3416c0 .part L_000001b0bc3452c0, 0, 1;
LS_000001b0bc3402c0_0_0 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_4 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_8 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_12 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_16 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_20 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_24 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_0_28 .concat [ 1 1 1 1], L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300, L_000001b0bc347300;
LS_000001b0bc3402c0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3402c0_0_0, LS_000001b0bc3402c0_0_4, LS_000001b0bc3402c0_0_8, LS_000001b0bc3402c0_0_12;
LS_000001b0bc3402c0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3402c0_0_16, LS_000001b0bc3402c0_0_20, LS_000001b0bc3402c0_0_24, LS_000001b0bc3402c0_0_28;
L_000001b0bc3402c0 .concat [ 16 16 0 0], LS_000001b0bc3402c0_1_0, LS_000001b0bc3402c0_1_4;
L_000001b0bc3409a0 .part L_000001b0bc3452c0, 1, 1;
LS_000001b0bc340a40_0_0 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_4 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_8 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_12 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_16 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_20 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_24 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_0_28 .concat [ 1 1 1 1], L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0, L_000001b0bc3474c0;
LS_000001b0bc340a40_1_0 .concat [ 4 4 4 4], LS_000001b0bc340a40_0_0, LS_000001b0bc340a40_0_4, LS_000001b0bc340a40_0_8, LS_000001b0bc340a40_0_12;
LS_000001b0bc340a40_1_4 .concat [ 4 4 4 4], LS_000001b0bc340a40_0_16, LS_000001b0bc340a40_0_20, LS_000001b0bc340a40_0_24, LS_000001b0bc340a40_0_28;
L_000001b0bc340a40 .concat [ 16 16 0 0], LS_000001b0bc340a40_1_0, LS_000001b0bc340a40_1_4;
L_000001b0bc340ea0 .part L_000001b0bc3452c0, 0, 1;
LS_000001b0bc340ae0_0_0 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_4 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_8 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_12 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_16 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_20 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_24 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_0_28 .concat [ 1 1 1 1], L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0, L_000001b0bc340ea0;
LS_000001b0bc340ae0_1_0 .concat [ 4 4 4 4], LS_000001b0bc340ae0_0_0, LS_000001b0bc340ae0_0_4, LS_000001b0bc340ae0_0_8, LS_000001b0bc340ae0_0_12;
LS_000001b0bc340ae0_1_4 .concat [ 4 4 4 4], LS_000001b0bc340ae0_0_16, LS_000001b0bc340ae0_0_20, LS_000001b0bc340ae0_0_24, LS_000001b0bc340ae0_0_28;
L_000001b0bc340ae0 .concat [ 16 16 0 0], LS_000001b0bc340ae0_1_0, LS_000001b0bc340ae0_1_4;
L_000001b0bc3423e0 .part L_000001b0bc3452c0, 1, 1;
LS_000001b0bc3407c0_0_0 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_4 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_8 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_12 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_16 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_20 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_24 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_0_28 .concat [ 1 1 1 1], L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0, L_000001b0bc3423e0;
LS_000001b0bc3407c0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3407c0_0_0, LS_000001b0bc3407c0_0_4, LS_000001b0bc3407c0_0_8, LS_000001b0bc3407c0_0_12;
LS_000001b0bc3407c0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3407c0_0_16, LS_000001b0bc3407c0_0_20, LS_000001b0bc3407c0_0_24, LS_000001b0bc3407c0_0_28;
L_000001b0bc3407c0 .concat [ 16 16 0 0], LS_000001b0bc3407c0_1_0, LS_000001b0bc3407c0_1_4;
L_000001b0bc342200 .part L_000001b0bc3452c0, 0, 1;
LS_000001b0bc3413a0_0_0 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_4 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_8 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_12 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_16 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_20 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_24 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_0_28 .concat [ 1 1 1 1], L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30, L_000001b0bc35cd30;
LS_000001b0bc3413a0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3413a0_0_0, LS_000001b0bc3413a0_0_4, LS_000001b0bc3413a0_0_8, LS_000001b0bc3413a0_0_12;
LS_000001b0bc3413a0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3413a0_0_16, LS_000001b0bc3413a0_0_20, LS_000001b0bc3413a0_0_24, LS_000001b0bc3413a0_0_28;
L_000001b0bc3413a0 .concat [ 16 16 0 0], LS_000001b0bc3413a0_1_0, LS_000001b0bc3413a0_1_4;
L_000001b0bc340680 .part L_000001b0bc3452c0, 1, 1;
LS_000001b0bc340c20_0_0 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_4 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_8 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_12 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_16 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_20 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_24 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_0_28 .concat [ 1 1 1 1], L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680, L_000001b0bc340680;
LS_000001b0bc340c20_1_0 .concat [ 4 4 4 4], LS_000001b0bc340c20_0_0, LS_000001b0bc340c20_0_4, LS_000001b0bc340c20_0_8, LS_000001b0bc340c20_0_12;
LS_000001b0bc340c20_1_4 .concat [ 4 4 4 4], LS_000001b0bc340c20_0_16, LS_000001b0bc340c20_0_20, LS_000001b0bc340c20_0_24, LS_000001b0bc340c20_0_28;
L_000001b0bc340c20 .concat [ 16 16 0 0], LS_000001b0bc340c20_1_0, LS_000001b0bc340c20_1_4;
L_000001b0bc342480 .part L_000001b0bc3452c0, 0, 1;
LS_000001b0bc340cc0_0_0 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_4 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_8 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_12 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_16 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_20 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_24 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_0_28 .concat [ 1 1 1 1], L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480, L_000001b0bc342480;
LS_000001b0bc340cc0_1_0 .concat [ 4 4 4 4], LS_000001b0bc340cc0_0_0, LS_000001b0bc340cc0_0_4, LS_000001b0bc340cc0_0_8, LS_000001b0bc340cc0_0_12;
LS_000001b0bc340cc0_1_4 .concat [ 4 4 4 4], LS_000001b0bc340cc0_0_16, LS_000001b0bc340cc0_0_20, LS_000001b0bc340cc0_0_24, LS_000001b0bc340cc0_0_28;
L_000001b0bc340cc0 .concat [ 16 16 0 0], LS_000001b0bc340cc0_1_0, LS_000001b0bc340cc0_1_4;
S_000001b0bc30b590 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0bc30b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc347530 .functor AND 32, L_000001b0bc342020, L_000001b0bc3402c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30eb30_0 .net "in1", 31 0, L_000001b0bc342020;  1 drivers
v000001b0bc30f7b0_0 .net "in2", 31 0, L_000001b0bc3402c0;  1 drivers
v000001b0bc30f2b0_0 .net "out", 31 0, L_000001b0bc347530;  alias, 1 drivers
S_000001b0bc30b8b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0bc30b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc347370 .functor AND 32, L_000001b0bc340a40, L_000001b0bc340ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30fd50_0 .net "in1", 31 0, L_000001b0bc340a40;  1 drivers
v000001b0bc30f850_0 .net "in2", 31 0, L_000001b0bc340ae0;  1 drivers
v000001b0bc30f8f0_0 .net "out", 31 0, L_000001b0bc347370;  alias, 1 drivers
S_000001b0bc30b400 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0bc30b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc282170 .functor AND 32, L_000001b0bc3407c0, L_000001b0bc3413a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30e770_0 .net "in1", 31 0, L_000001b0bc3407c0;  1 drivers
v000001b0bc30f990_0 .net "in2", 31 0, L_000001b0bc3413a0;  1 drivers
v000001b0bc30fdf0_0 .net "out", 31 0, L_000001b0bc282170;  alias, 1 drivers
S_000001b0bc30b270 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0bc30b0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc35c010 .functor AND 32, L_000001b0bc340c20, L_000001b0bc340cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30e8b0_0 .net "in1", 31 0, L_000001b0bc340c20;  1 drivers
v000001b0bc30e950_0 .net "in2", 31 0, L_000001b0bc340cc0;  1 drivers
v000001b0bc30e9f0_0 .net "out", 31 0, L_000001b0bc35c010;  alias, 1 drivers
S_000001b0bc30bd60 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b0bc30ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0bc28c2f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0bc35c400 .functor NOT 1, L_000001b0bc340d60, C4<0>, C4<0>, C4<0>;
L_000001b0bc35ca20 .functor NOT 1, L_000001b0bc341f80, C4<0>, C4<0>, C4<0>;
L_000001b0bc35c390 .functor NOT 1, L_000001b0bc3404a0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35b980 .functor NOT 1, L_000001b0bc341a80, C4<0>, C4<0>, C4<0>;
L_000001b0bc35bad0 .functor AND 32, L_000001b0bc35c5c0, v000001b0bc3148d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35b830 .functor AND 32, L_000001b0bc35c1d0, L_000001b0bc3c9750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35b600 .functor OR 32, L_000001b0bc35bad0, L_000001b0bc35b830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc35c6a0 .functor AND 32, L_000001b0bc35c470, v000001b0bc3025c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35b8a0 .functor OR 32, L_000001b0bc35b600, L_000001b0bc35c6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc35b670 .functor AND 32, L_000001b0bc35b1a0, L_000001b0bc340220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35b910 .functor OR 32, L_000001b0bc35b8a0, L_000001b0bc35b670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc30cab0_0 .net *"_ivl_1", 0 0, L_000001b0bc340d60;  1 drivers
v000001b0bc30e6d0_0 .net *"_ivl_13", 0 0, L_000001b0bc3404a0;  1 drivers
v000001b0bc30c3d0_0 .net *"_ivl_14", 0 0, L_000001b0bc35c390;  1 drivers
v000001b0bc30c0b0_0 .net *"_ivl_19", 0 0, L_000001b0bc340f40;  1 drivers
v000001b0bc30c470_0 .net *"_ivl_2", 0 0, L_000001b0bc35c400;  1 drivers
v000001b0bc30de10_0 .net *"_ivl_23", 0 0, L_000001b0bc3422a0;  1 drivers
v000001b0bc30d690_0 .net *"_ivl_27", 0 0, L_000001b0bc341a80;  1 drivers
v000001b0bc30bf70_0 .net *"_ivl_28", 0 0, L_000001b0bc35b980;  1 drivers
v000001b0bc30e090_0 .net *"_ivl_33", 0 0, L_000001b0bc340fe0;  1 drivers
v000001b0bc30c830_0 .net *"_ivl_37", 0 0, L_000001b0bc341d00;  1 drivers
v000001b0bc30c8d0_0 .net *"_ivl_40", 31 0, L_000001b0bc35bad0;  1 drivers
v000001b0bc30cb50_0 .net *"_ivl_42", 31 0, L_000001b0bc35b830;  1 drivers
v000001b0bc30e450_0 .net *"_ivl_44", 31 0, L_000001b0bc35b600;  1 drivers
v000001b0bc30ca10_0 .net *"_ivl_46", 31 0, L_000001b0bc35c6a0;  1 drivers
v000001b0bc30da50_0 .net *"_ivl_48", 31 0, L_000001b0bc35b8a0;  1 drivers
v000001b0bc30daf0_0 .net *"_ivl_50", 31 0, L_000001b0bc35b670;  1 drivers
v000001b0bc30d0f0_0 .net *"_ivl_7", 0 0, L_000001b0bc341f80;  1 drivers
v000001b0bc30db90_0 .net *"_ivl_8", 0 0, L_000001b0bc35ca20;  1 drivers
v000001b0bc30cbf0_0 .net "ina", 31 0, v000001b0bc3148d0_0;  alias, 1 drivers
v000001b0bc30dcd0_0 .net "inb", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc30d370_0 .net "inc", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc30deb0_0 .net "ind", 31 0, L_000001b0bc340220;  alias, 1 drivers
v000001b0bc30cfb0_0 .net "out", 31 0, L_000001b0bc35b910;  alias, 1 drivers
v000001b0bc30df50_0 .net "s0", 31 0, L_000001b0bc35c5c0;  1 drivers
v000001b0bc30d190_0 .net "s1", 31 0, L_000001b0bc35c1d0;  1 drivers
v000001b0bc30d230_0 .net "s2", 31 0, L_000001b0bc35c470;  1 drivers
v000001b0bc315730_0 .net "s3", 31 0, L_000001b0bc35b1a0;  1 drivers
v000001b0bc314dd0_0 .net "sel", 1 0, L_000001b0bc345360;  alias, 1 drivers
L_000001b0bc340d60 .part L_000001b0bc345360, 1, 1;
LS_000001b0bc3411c0_0_0 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_4 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_8 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_12 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_16 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_20 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_24 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_0_28 .concat [ 1 1 1 1], L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400, L_000001b0bc35c400;
LS_000001b0bc3411c0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3411c0_0_0, LS_000001b0bc3411c0_0_4, LS_000001b0bc3411c0_0_8, LS_000001b0bc3411c0_0_12;
LS_000001b0bc3411c0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3411c0_0_16, LS_000001b0bc3411c0_0_20, LS_000001b0bc3411c0_0_24, LS_000001b0bc3411c0_0_28;
L_000001b0bc3411c0 .concat [ 16 16 0 0], LS_000001b0bc3411c0_1_0, LS_000001b0bc3411c0_1_4;
L_000001b0bc341f80 .part L_000001b0bc345360, 0, 1;
LS_000001b0bc340e00_0_0 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_4 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_8 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_12 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_16 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_20 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_24 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_0_28 .concat [ 1 1 1 1], L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20, L_000001b0bc35ca20;
LS_000001b0bc340e00_1_0 .concat [ 4 4 4 4], LS_000001b0bc340e00_0_0, LS_000001b0bc340e00_0_4, LS_000001b0bc340e00_0_8, LS_000001b0bc340e00_0_12;
LS_000001b0bc340e00_1_4 .concat [ 4 4 4 4], LS_000001b0bc340e00_0_16, LS_000001b0bc340e00_0_20, LS_000001b0bc340e00_0_24, LS_000001b0bc340e00_0_28;
L_000001b0bc340e00 .concat [ 16 16 0 0], LS_000001b0bc340e00_1_0, LS_000001b0bc340e00_1_4;
L_000001b0bc3404a0 .part L_000001b0bc345360, 1, 1;
LS_000001b0bc3419e0_0_0 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_4 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_8 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_12 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_16 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_20 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_24 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_0_28 .concat [ 1 1 1 1], L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390, L_000001b0bc35c390;
LS_000001b0bc3419e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3419e0_0_0, LS_000001b0bc3419e0_0_4, LS_000001b0bc3419e0_0_8, LS_000001b0bc3419e0_0_12;
LS_000001b0bc3419e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3419e0_0_16, LS_000001b0bc3419e0_0_20, LS_000001b0bc3419e0_0_24, LS_000001b0bc3419e0_0_28;
L_000001b0bc3419e0 .concat [ 16 16 0 0], LS_000001b0bc3419e0_1_0, LS_000001b0bc3419e0_1_4;
L_000001b0bc340f40 .part L_000001b0bc345360, 0, 1;
LS_000001b0bc340180_0_0 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_4 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_8 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_12 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_16 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_20 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_24 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_0_28 .concat [ 1 1 1 1], L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40, L_000001b0bc340f40;
LS_000001b0bc340180_1_0 .concat [ 4 4 4 4], LS_000001b0bc340180_0_0, LS_000001b0bc340180_0_4, LS_000001b0bc340180_0_8, LS_000001b0bc340180_0_12;
LS_000001b0bc340180_1_4 .concat [ 4 4 4 4], LS_000001b0bc340180_0_16, LS_000001b0bc340180_0_20, LS_000001b0bc340180_0_24, LS_000001b0bc340180_0_28;
L_000001b0bc340180 .concat [ 16 16 0 0], LS_000001b0bc340180_1_0, LS_000001b0bc340180_1_4;
L_000001b0bc3422a0 .part L_000001b0bc345360, 1, 1;
LS_000001b0bc341440_0_0 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_4 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_8 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_12 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_16 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_20 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_24 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_0_28 .concat [ 1 1 1 1], L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0, L_000001b0bc3422a0;
LS_000001b0bc341440_1_0 .concat [ 4 4 4 4], LS_000001b0bc341440_0_0, LS_000001b0bc341440_0_4, LS_000001b0bc341440_0_8, LS_000001b0bc341440_0_12;
LS_000001b0bc341440_1_4 .concat [ 4 4 4 4], LS_000001b0bc341440_0_16, LS_000001b0bc341440_0_20, LS_000001b0bc341440_0_24, LS_000001b0bc341440_0_28;
L_000001b0bc341440 .concat [ 16 16 0 0], LS_000001b0bc341440_1_0, LS_000001b0bc341440_1_4;
L_000001b0bc341a80 .part L_000001b0bc345360, 0, 1;
LS_000001b0bc342520_0_0 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_4 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_8 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_12 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_16 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_20 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_24 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_0_28 .concat [ 1 1 1 1], L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980, L_000001b0bc35b980;
LS_000001b0bc342520_1_0 .concat [ 4 4 4 4], LS_000001b0bc342520_0_0, LS_000001b0bc342520_0_4, LS_000001b0bc342520_0_8, LS_000001b0bc342520_0_12;
LS_000001b0bc342520_1_4 .concat [ 4 4 4 4], LS_000001b0bc342520_0_16, LS_000001b0bc342520_0_20, LS_000001b0bc342520_0_24, LS_000001b0bc342520_0_28;
L_000001b0bc342520 .concat [ 16 16 0 0], LS_000001b0bc342520_1_0, LS_000001b0bc342520_1_4;
L_000001b0bc340fe0 .part L_000001b0bc345360, 1, 1;
LS_000001b0bc3414e0_0_0 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_4 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_8 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_12 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_16 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_20 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_24 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_0_28 .concat [ 1 1 1 1], L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0, L_000001b0bc340fe0;
LS_000001b0bc3414e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3414e0_0_0, LS_000001b0bc3414e0_0_4, LS_000001b0bc3414e0_0_8, LS_000001b0bc3414e0_0_12;
LS_000001b0bc3414e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3414e0_0_16, LS_000001b0bc3414e0_0_20, LS_000001b0bc3414e0_0_24, LS_000001b0bc3414e0_0_28;
L_000001b0bc3414e0 .concat [ 16 16 0 0], LS_000001b0bc3414e0_1_0, LS_000001b0bc3414e0_1_4;
L_000001b0bc341d00 .part L_000001b0bc345360, 0, 1;
LS_000001b0bc341300_0_0 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_4 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_8 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_12 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_16 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_20 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_24 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_0_28 .concat [ 1 1 1 1], L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00, L_000001b0bc341d00;
LS_000001b0bc341300_1_0 .concat [ 4 4 4 4], LS_000001b0bc341300_0_0, LS_000001b0bc341300_0_4, LS_000001b0bc341300_0_8, LS_000001b0bc341300_0_12;
LS_000001b0bc341300_1_4 .concat [ 4 4 4 4], LS_000001b0bc341300_0_16, LS_000001b0bc341300_0_20, LS_000001b0bc341300_0_24, LS_000001b0bc341300_0_28;
L_000001b0bc341300 .concat [ 16 16 0 0], LS_000001b0bc341300_1_0, LS_000001b0bc341300_1_4;
S_000001b0bc30b720 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0bc30bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc35c5c0 .functor AND 32, L_000001b0bc3411c0, L_000001b0bc340e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30c6f0_0 .net "in1", 31 0, L_000001b0bc3411c0;  1 drivers
v000001b0bc30d2d0_0 .net "in2", 31 0, L_000001b0bc340e00;  1 drivers
v000001b0bc30d730_0 .net "out", 31 0, L_000001b0bc35c5c0;  alias, 1 drivers
S_000001b0bc30ba40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0bc30bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc35c1d0 .functor AND 32, L_000001b0bc3419e0, L_000001b0bc340180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30d9b0_0 .net "in1", 31 0, L_000001b0bc3419e0;  1 drivers
v000001b0bc30c290_0 .net "in2", 31 0, L_000001b0bc340180;  1 drivers
v000001b0bc30dd70_0 .net "out", 31 0, L_000001b0bc35c1d0;  alias, 1 drivers
S_000001b0bc30af50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0bc30bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc35c470 .functor AND 32, L_000001b0bc341440, L_000001b0bc342520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30cdd0_0 .net "in1", 31 0, L_000001b0bc341440;  1 drivers
v000001b0bc30e3b0_0 .net "in2", 31 0, L_000001b0bc342520;  1 drivers
v000001b0bc30d7d0_0 .net "out", 31 0, L_000001b0bc35c470;  alias, 1 drivers
S_000001b0bc3105b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0bc30bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0bc35b1a0 .functor AND 32, L_000001b0bc3414e0, L_000001b0bc341300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0bc30c790_0 .net "in1", 31 0, L_000001b0bc3414e0;  1 drivers
v000001b0bc30ce70_0 .net "in2", 31 0, L_000001b0bc341300;  1 drivers
v000001b0bc30cf10_0 .net "out", 31 0, L_000001b0bc35b1a0;  alias, 1 drivers
S_000001b0bc310420 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b0bc315f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc315f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc315fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc315fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc316020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc316058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc316090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc3160c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc316100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc316138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc316170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc3161a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc3161e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc316218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc316250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc316288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc3162c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc3162f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc316330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc316368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc3163a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc3163d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc316410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc316448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc316480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc315550_0 .var "EX1_PC", 31 0;
v000001b0bc3152d0_0 .var "EX1_PFC", 31 0;
v000001b0bc315e10_0 .var "EX1_forward_to_B", 31 0;
v000001b0bc315370_0 .var "EX1_is_beq", 0 0;
v000001b0bc314ab0_0 .var "EX1_is_bne", 0 0;
v000001b0bc3155f0_0 .var "EX1_is_jal", 0 0;
v000001b0bc314b50_0 .var "EX1_is_jr", 0 0;
v000001b0bc3157d0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b0bc315870_0 .var "EX1_memread", 0 0;
v000001b0bc315a50_0 .var "EX1_memwrite", 0 0;
v000001b0bc315910_0 .var "EX1_opcode", 11 0;
v000001b0bc3159b0_0 .var "EX1_predicted", 0 0;
v000001b0bc315d70_0 .var "EX1_rd_ind", 4 0;
v000001b0bc315af0_0 .var "EX1_rd_indzero", 0 0;
v000001b0bc315b90_0 .var "EX1_regwrite", 0 0;
v000001b0bc314790_0 .var "EX1_rs1", 31 0;
v000001b0bc314830_0 .var "EX1_rs1_ind", 4 0;
v000001b0bc3148d0_0 .var "EX1_rs2", 31 0;
v000001b0bc314970_0 .var "EX1_rs2_ind", 4 0;
v000001b0bc313430_0 .net "FLUSH", 0 0, v000001b0bc31bd50_0;  alias, 1 drivers
v000001b0bc314510_0 .net "ID_PC", 31 0, v000001b0bc319050_0;  alias, 1 drivers
v000001b0bc3125d0_0 .net "ID_PFC_to_EX", 31 0, L_000001b0bc33fbe0;  alias, 1 drivers
v000001b0bc314650_0 .net "ID_forward_to_B", 31 0, L_000001b0bc33e9c0;  alias, 1 drivers
v000001b0bc312670_0 .net "ID_is_beq", 0 0, L_000001b0bc33ec40;  alias, 1 drivers
v000001b0bc3132f0_0 .net "ID_is_bne", 0 0, L_000001b0bc33d7a0;  alias, 1 drivers
v000001b0bc312530_0 .net "ID_is_jal", 0 0, L_000001b0bc33f780;  alias, 1 drivers
v000001b0bc314010_0 .net "ID_is_jr", 0 0, L_000001b0bc33ee20;  alias, 1 drivers
v000001b0bc3141f0_0 .net "ID_is_oper2_immed", 0 0, L_000001b0bc346a40;  alias, 1 drivers
v000001b0bc312350_0 .net "ID_memread", 0 0, L_000001b0bc33d700;  alias, 1 drivers
v000001b0bc313930_0 .net "ID_memwrite", 0 0, L_000001b0bc33fe60;  alias, 1 drivers
v000001b0bc314290_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
v000001b0bc3120d0_0 .net "ID_predicted", 0 0, v000001b0bc31cb10_0;  alias, 1 drivers
v000001b0bc313ed0_0 .net "ID_rd_ind", 4 0, v000001b0bc32b6f0_0;  alias, 1 drivers
v000001b0bc313610_0 .net "ID_rd_indzero", 0 0, L_000001b0bc33df20;  1 drivers
v000001b0bc311f90_0 .net "ID_regwrite", 0 0, L_000001b0bc33faa0;  alias, 1 drivers
v000001b0bc313890_0 .net "ID_rs1", 31 0, v000001b0bc3205d0_0;  alias, 1 drivers
v000001b0bc312c10_0 .net "ID_rs1_ind", 4 0, v000001b0bc32d770_0;  alias, 1 drivers
v000001b0bc3136b0_0 .net "ID_rs2", 31 0, v000001b0bc3207b0_0;  alias, 1 drivers
v000001b0bc313750_0 .net "ID_rs2_ind", 4 0, v000001b0bc32c690_0;  alias, 1 drivers
v000001b0bc314330_0 .net "clk", 0 0, L_000001b0bc346b90;  1 drivers
v000001b0bc312170_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28c4b0 .event posedge, v000001b0bc303d80_0, v000001b0bc314330_0;
S_000001b0bc310f10 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b0bc3164c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc3164f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc316530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc316568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc3165a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc3165d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc316610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc316648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc316680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc3166b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc3166f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc316728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc316760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc316798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc3167d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc316808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc316840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc316878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc3168b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc3168e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc316920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc316958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc316990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc3169c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc316a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc3139d0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b0bc347450;  alias, 1 drivers
v000001b0bc312990_0 .net "EX1_ALU_OPER2", 31 0, L_000001b0bc35b590;  alias, 1 drivers
v000001b0bc314470_0 .net "EX1_PC", 31 0, v000001b0bc315550_0;  alias, 1 drivers
v000001b0bc312fd0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b0bc3425c0;  alias, 1 drivers
v000001b0bc3137f0_0 .net "EX1_forward_to_B", 31 0, v000001b0bc315e10_0;  alias, 1 drivers
v000001b0bc3123f0_0 .net "EX1_is_beq", 0 0, v000001b0bc315370_0;  alias, 1 drivers
v000001b0bc312a30_0 .net "EX1_is_bne", 0 0, v000001b0bc314ab0_0;  alias, 1 drivers
v000001b0bc3134d0_0 .net "EX1_is_jal", 0 0, v000001b0bc3155f0_0;  alias, 1 drivers
v000001b0bc313250_0 .net "EX1_is_jr", 0 0, v000001b0bc314b50_0;  alias, 1 drivers
v000001b0bc312850_0 .net "EX1_is_oper2_immed", 0 0, v000001b0bc3157d0_0;  alias, 1 drivers
v000001b0bc3143d0_0 .net "EX1_memread", 0 0, v000001b0bc315870_0;  alias, 1 drivers
v000001b0bc313a70_0 .net "EX1_memwrite", 0 0, v000001b0bc315a50_0;  alias, 1 drivers
v000001b0bc3128f0_0 .net "EX1_opcode", 11 0, v000001b0bc315910_0;  alias, 1 drivers
v000001b0bc312710_0 .net "EX1_predicted", 0 0, v000001b0bc3159b0_0;  alias, 1 drivers
v000001b0bc3140b0_0 .net "EX1_rd_ind", 4 0, v000001b0bc315d70_0;  alias, 1 drivers
v000001b0bc313570_0 .net "EX1_rd_indzero", 0 0, v000001b0bc315af0_0;  alias, 1 drivers
v000001b0bc3127b0_0 .net "EX1_regwrite", 0 0, v000001b0bc315b90_0;  alias, 1 drivers
v000001b0bc3145b0_0 .net "EX1_rs1", 31 0, v000001b0bc314790_0;  alias, 1 drivers
v000001b0bc313b10_0 .net "EX1_rs1_ind", 4 0, v000001b0bc314830_0;  alias, 1 drivers
v000001b0bc313bb0_0 .net "EX1_rs2_ind", 4 0, v000001b0bc314970_0;  alias, 1 drivers
v000001b0bc312f30_0 .net "EX1_rs2_out", 31 0, L_000001b0bc35b910;  alias, 1 drivers
v000001b0bc313c50_0 .var "EX2_ALU_OPER1", 31 0;
v000001b0bc313cf0_0 .var "EX2_ALU_OPER2", 31 0;
v000001b0bc3146f0_0 .var "EX2_PC", 31 0;
v000001b0bc313d90_0 .var "EX2_PFC_to_IF", 31 0;
v000001b0bc312ad0_0 .var "EX2_forward_to_B", 31 0;
v000001b0bc312b70_0 .var "EX2_is_beq", 0 0;
v000001b0bc312490_0 .var "EX2_is_bne", 0 0;
v000001b0bc312cb0_0 .var "EX2_is_jal", 0 0;
v000001b0bc313f70_0 .var "EX2_is_jr", 0 0;
v000001b0bc313390_0 .var "EX2_is_oper2_immed", 0 0;
v000001b0bc313e30_0 .var "EX2_memread", 0 0;
v000001b0bc314150_0 .var "EX2_memwrite", 0 0;
v000001b0bc312030_0 .var "EX2_opcode", 11 0;
v000001b0bc312d50_0 .var "EX2_predicted", 0 0;
v000001b0bc312210_0 .var "EX2_rd_ind", 4 0;
v000001b0bc3122b0_0 .var "EX2_rd_indzero", 0 0;
v000001b0bc313110_0 .var "EX2_regwrite", 0 0;
v000001b0bc312df0_0 .var "EX2_rs1", 31 0;
v000001b0bc312e90_0 .var "EX2_rs1_ind", 4 0;
v000001b0bc313070_0 .var "EX2_rs2_ind", 4 0;
v000001b0bc3131b0_0 .var "EX2_rs2_out", 31 0;
v000001b0bc31cc50_0 .net "FLUSH", 0 0, v000001b0bc31d6f0_0;  alias, 1 drivers
v000001b0bc31b490_0 .net "clk", 0 0, L_000001b0bc35c9b0;  1 drivers
v000001b0bc31ced0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28be70 .event posedge, v000001b0bc303d80_0, v000001b0bc31b490_0;
S_000001b0bc3110a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b0bc320a60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc320a98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc320ad0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc320b08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc320b40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc320b78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc320bb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc320be8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc320c20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc320c58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc320c90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc320cc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc320d00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc320d38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc320d70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc320da8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc320de0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc320e18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc320e50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc320e88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc320ec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc320ef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc320f30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc320f68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc320fa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0bc3457e0 .functor OR 1, L_000001b0bc33ec40, L_000001b0bc33d7a0, C4<0>, C4<0>;
L_000001b0bc345850 .functor AND 1, L_000001b0bc3457e0, L_000001b0bc345b60, C4<1>, C4<1>;
L_000001b0bc346f80 .functor OR 1, L_000001b0bc33ec40, L_000001b0bc33d7a0, C4<0>, C4<0>;
L_000001b0bc3469d0 .functor AND 1, L_000001b0bc346f80, L_000001b0bc345b60, C4<1>, C4<1>;
L_000001b0bc345930 .functor OR 1, L_000001b0bc33ec40, L_000001b0bc33d7a0, C4<0>, C4<0>;
L_000001b0bc346650 .functor AND 1, L_000001b0bc345930, v000001b0bc31cb10_0, C4<1>, C4<1>;
v000001b0bc31a270_0 .net "EX1_memread", 0 0, v000001b0bc315870_0;  alias, 1 drivers
v000001b0bc318bf0_0 .net "EX1_opcode", 11 0, v000001b0bc315910_0;  alias, 1 drivers
v000001b0bc319230_0 .net "EX1_rd_ind", 4 0, v000001b0bc315d70_0;  alias, 1 drivers
v000001b0bc3190f0_0 .net "EX1_rd_indzero", 0 0, v000001b0bc315af0_0;  alias, 1 drivers
v000001b0bc318ab0_0 .net "EX2_memread", 0 0, v000001b0bc313e30_0;  alias, 1 drivers
v000001b0bc31a3b0_0 .net "EX2_opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
v000001b0bc31a810_0 .net "EX2_rd_ind", 4 0, v000001b0bc312210_0;  alias, 1 drivers
v000001b0bc319870_0 .net "EX2_rd_indzero", 0 0, v000001b0bc3122b0_0;  alias, 1 drivers
v000001b0bc31a1d0_0 .net "ID_EX1_flush", 0 0, v000001b0bc31bd50_0;  alias, 1 drivers
v000001b0bc31a310_0 .net "ID_EX2_flush", 0 0, v000001b0bc31d6f0_0;  alias, 1 drivers
v000001b0bc319ff0_0 .net "ID_is_beq", 0 0, L_000001b0bc33ec40;  alias, 1 drivers
v000001b0bc31a450_0 .net "ID_is_bne", 0 0, L_000001b0bc33d7a0;  alias, 1 drivers
v000001b0bc319f50_0 .net "ID_is_j", 0 0, L_000001b0bc33f820;  alias, 1 drivers
v000001b0bc31a8b0_0 .net "ID_is_jal", 0 0, L_000001b0bc33f780;  alias, 1 drivers
v000001b0bc31ab30_0 .net "ID_is_jr", 0 0, L_000001b0bc33ee20;  alias, 1 drivers
v000001b0bc31a590_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
v000001b0bc31a630_0 .net "ID_rs1_ind", 4 0, v000001b0bc32d770_0;  alias, 1 drivers
v000001b0bc3195f0_0 .net "ID_rs2_ind", 4 0, v000001b0bc32c690_0;  alias, 1 drivers
v000001b0bc318d30_0 .net "IF_ID_flush", 0 0, v000001b0bc31e5f0_0;  alias, 1 drivers
v000001b0bc31a950_0 .net "IF_ID_write", 0 0, v000001b0bc31fd10_0;  alias, 1 drivers
v000001b0bc319c30_0 .net "PC_src", 2 0, L_000001b0bc33d980;  alias, 1 drivers
v000001b0bc319730_0 .net "PFC_to_EX", 31 0, L_000001b0bc33fbe0;  alias, 1 drivers
v000001b0bc31abd0_0 .net "PFC_to_IF", 31 0, L_000001b0bc33e380;  alias, 1 drivers
v000001b0bc31a4f0_0 .net "WB_rd_ind", 4 0, v000001b0bc3300b0_0;  alias, 1 drivers
v000001b0bc31a6d0_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  alias, 1 drivers
v000001b0bc3197d0_0 .net *"_ivl_11", 0 0, L_000001b0bc3469d0;  1 drivers
v000001b0bc319370_0 .net *"_ivl_13", 10 0, L_000001b0bc33e880;  1 drivers
v000001b0bc31a770_0 .net *"_ivl_15", 10 0, L_000001b0bc33e4c0;  1 drivers
v000001b0bc3199b0_0 .net *"_ivl_16", 10 0, L_000001b0bc33fb40;  1 drivers
v000001b0bc31a090_0 .net *"_ivl_19", 10 0, L_000001b0bc33e7e0;  1 drivers
v000001b0bc319410_0 .net *"_ivl_20", 10 0, L_000001b0bc33f640;  1 drivers
v000001b0bc319910_0 .net *"_ivl_25", 0 0, L_000001b0bc345930;  1 drivers
v000001b0bc3192d0_0 .net *"_ivl_27", 0 0, L_000001b0bc346650;  1 drivers
v000001b0bc319a50_0 .net *"_ivl_29", 10 0, L_000001b0bc33e600;  1 drivers
v000001b0bc3194b0_0 .net *"_ivl_3", 0 0, L_000001b0bc3457e0;  1 drivers
L_000001b0bc3601f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001b0bc319550_0 .net/2u *"_ivl_30", 10 0, L_000001b0bc3601f0;  1 drivers
v000001b0bc31ac70_0 .net *"_ivl_32", 10 0, L_000001b0bc33d840;  1 drivers
v000001b0bc319af0_0 .net *"_ivl_35", 10 0, L_000001b0bc33e060;  1 drivers
v000001b0bc31a9f0_0 .net *"_ivl_37", 10 0, L_000001b0bc33f8c0;  1 drivers
v000001b0bc31aa90_0 .net *"_ivl_38", 10 0, L_000001b0bc33e740;  1 drivers
v000001b0bc318b50_0 .net *"_ivl_40", 10 0, L_000001b0bc33f280;  1 drivers
L_000001b0bc360238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31ad10_0 .net/2s *"_ivl_45", 20 0, L_000001b0bc360238;  1 drivers
L_000001b0bc360280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31adb0_0 .net/2s *"_ivl_50", 20 0, L_000001b0bc360280;  1 drivers
v000001b0bc319cd0_0 .net *"_ivl_9", 0 0, L_000001b0bc346f80;  1 drivers
v000001b0bc318fb0_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc319d70_0 .net "forward_to_B", 31 0, L_000001b0bc33e9c0;  alias, 1 drivers
v000001b0bc318dd0_0 .net "imm", 31 0, v000001b0bc31fc70_0;  1 drivers
v000001b0bc31ae50_0 .net "inst", 31 0, v000001b0bc318e70_0;  alias, 1 drivers
v000001b0bc31aef0_0 .net "is_branch_and_taken", 0 0, L_000001b0bc345850;  alias, 1 drivers
v000001b0bc319690_0 .net "is_oper2_immed", 0 0, L_000001b0bc346a40;  alias, 1 drivers
v000001b0bc31af90_0 .net "mem_read", 0 0, L_000001b0bc33d700;  alias, 1 drivers
v000001b0bc31b030_0 .net "mem_write", 0 0, L_000001b0bc33fe60;  alias, 1 drivers
v000001b0bc31b0d0_0 .net "pc", 31 0, v000001b0bc319050_0;  alias, 1 drivers
v000001b0bc318c90_0 .net "pc_write", 0 0, v000001b0bc31ecd0_0;  alias, 1 drivers
v000001b0bc31b170_0 .net "predicted", 0 0, L_000001b0bc345b60;  1 drivers
v000001b0bc319b90_0 .net "predicted_to_EX", 0 0, v000001b0bc31cb10_0;  alias, 1 drivers
v000001b0bc318f10_0 .net "reg_write", 0 0, L_000001b0bc33faa0;  alias, 1 drivers
v000001b0bc319e10_0 .net "reg_write_from_wb", 0 0, v000001b0bc32dc70_0;  alias, 1 drivers
v000001b0bc31a130_0 .net "rs1", 31 0, v000001b0bc3205d0_0;  alias, 1 drivers
v000001b0bc319190_0 .net "rs2", 31 0, v000001b0bc3207b0_0;  alias, 1 drivers
v000001b0bc319eb0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
v000001b0bc31b210_0 .net "wr_reg_data", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
L_000001b0bc33e9c0 .functor MUXZ 32, v000001b0bc3207b0_0, v000001b0bc31fc70_0, L_000001b0bc346a40, C4<>;
L_000001b0bc33e880 .part v000001b0bc319050_0, 0, 11;
L_000001b0bc33e4c0 .part v000001b0bc318e70_0, 0, 11;
L_000001b0bc33fb40 .arith/sum 11, L_000001b0bc33e880, L_000001b0bc33e4c0;
L_000001b0bc33e7e0 .part v000001b0bc318e70_0, 0, 11;
L_000001b0bc33f640 .functor MUXZ 11, L_000001b0bc33e7e0, L_000001b0bc33fb40, L_000001b0bc3469d0, C4<>;
L_000001b0bc33e600 .part v000001b0bc319050_0, 0, 11;
L_000001b0bc33d840 .arith/sum 11, L_000001b0bc33e600, L_000001b0bc3601f0;
L_000001b0bc33e060 .part v000001b0bc319050_0, 0, 11;
L_000001b0bc33f8c0 .part v000001b0bc318e70_0, 0, 11;
L_000001b0bc33e740 .arith/sum 11, L_000001b0bc33e060, L_000001b0bc33f8c0;
L_000001b0bc33f280 .functor MUXZ 11, L_000001b0bc33e740, L_000001b0bc33d840, L_000001b0bc346650, C4<>;
L_000001b0bc33e380 .concat8 [ 11 21 0 0], L_000001b0bc33f640, L_000001b0bc360238;
L_000001b0bc33fbe0 .concat8 [ 11 21 0 0], L_000001b0bc33f280, L_000001b0bc360280;
S_000001b0bc3116e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b0bc3110a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b0bc320fe0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc321018 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc321050 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc321088 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc3210c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc3210f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc321130 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc321168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc3211a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc3211d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc321210 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc321248 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc321280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc3212b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc3212f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc321328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc321360 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc321398 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc3213d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc321408 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc321440 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc321478 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc3214b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc3214e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc321520 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0bc346340 .functor OR 1, L_000001b0bc345b60, L_000001b0bc33fc80, C4<0>, C4<0>;
L_000001b0bc3459a0 .functor OR 1, L_000001b0bc346340, L_000001b0bc33f5a0, C4<0>, C4<0>;
v000001b0bc31cf70_0 .net "EX1_opcode", 11 0, v000001b0bc315910_0;  alias, 1 drivers
v000001b0bc31d3d0_0 .net "EX2_opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
v000001b0bc31c070_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
v000001b0bc31d970_0 .net "PC_src", 2 0, L_000001b0bc33d980;  alias, 1 drivers
v000001b0bc31c430_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  alias, 1 drivers
L_000001b0bc3603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b0bc31b8f0_0 .net/2u *"_ivl_0", 2 0, L_000001b0bc3603e8;  1 drivers
v000001b0bc31ce30_0 .net *"_ivl_10", 0 0, L_000001b0bc33f500;  1 drivers
L_000001b0bc360508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b0bc31b5d0_0 .net/2u *"_ivl_12", 2 0, L_000001b0bc360508;  1 drivers
L_000001b0bc360550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c570_0 .net/2u *"_ivl_14", 11 0, L_000001b0bc360550;  1 drivers
v000001b0bc31d010_0 .net *"_ivl_16", 0 0, L_000001b0bc33fc80;  1 drivers
v000001b0bc31b670_0 .net *"_ivl_19", 0 0, L_000001b0bc346340;  1 drivers
L_000001b0bc360430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31d0b0_0 .net/2u *"_ivl_2", 11 0, L_000001b0bc360430;  1 drivers
L_000001b0bc360598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c9d0_0 .net/2u *"_ivl_20", 11 0, L_000001b0bc360598;  1 drivers
v000001b0bc31cbb0_0 .net *"_ivl_22", 0 0, L_000001b0bc33f5a0;  1 drivers
v000001b0bc31bad0_0 .net *"_ivl_25", 0 0, L_000001b0bc3459a0;  1 drivers
L_000001b0bc3605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c610_0 .net/2u *"_ivl_26", 2 0, L_000001b0bc3605e0;  1 drivers
L_000001b0bc360628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c4d0_0 .net/2u *"_ivl_28", 2 0, L_000001b0bc360628;  1 drivers
v000001b0bc31d150_0 .net *"_ivl_30", 2 0, L_000001b0bc33f6e0;  1 drivers
v000001b0bc31d1f0_0 .net *"_ivl_32", 2 0, L_000001b0bc33fdc0;  1 drivers
v000001b0bc31b350_0 .net *"_ivl_34", 2 0, L_000001b0bc33dde0;  1 drivers
v000001b0bc31d510_0 .net *"_ivl_4", 0 0, L_000001b0bc33dca0;  1 drivers
L_000001b0bc360478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b0bc31d290_0 .net/2u *"_ivl_6", 2 0, L_000001b0bc360478;  1 drivers
L_000001b0bc3604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31bc10_0 .net/2u *"_ivl_8", 11 0, L_000001b0bc3604c0;  1 drivers
v000001b0bc31b7b0_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc31d330_0 .net "predicted", 0 0, L_000001b0bc345b60;  alias, 1 drivers
v000001b0bc31b710_0 .net "predicted_to_EX", 0 0, v000001b0bc31cb10_0;  alias, 1 drivers
v000001b0bc31bb70_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
v000001b0bc31d470_0 .net "state", 1 0, v000001b0bc31c930_0;  1 drivers
L_000001b0bc33dca0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360430;
L_000001b0bc33f500 .cmp/eq 12, v000001b0bc315910_0, L_000001b0bc3604c0;
L_000001b0bc33fc80 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360550;
L_000001b0bc33f5a0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360598;
L_000001b0bc33f6e0 .functor MUXZ 3, L_000001b0bc360628, L_000001b0bc3605e0, L_000001b0bc3459a0, C4<>;
L_000001b0bc33fdc0 .functor MUXZ 3, L_000001b0bc33f6e0, L_000001b0bc360508, L_000001b0bc33f500, C4<>;
L_000001b0bc33dde0 .functor MUXZ 3, L_000001b0bc33fdc0, L_000001b0bc360478, L_000001b0bc33dca0, C4<>;
L_000001b0bc33d980 .functor MUXZ 3, L_000001b0bc33dde0, L_000001b0bc3603e8, L_000001b0bc35d040, C4<>;
S_000001b0bc310740 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b0bc3116e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b0bc321560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc321598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc3215d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc321608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc321640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc321678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc3216b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc3216e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc321720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc321758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc321790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc3217c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc321800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc321838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc321870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc3218a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc3218e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc321918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc321950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc321988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc3219c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc3219f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc321a30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc321a68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc321aa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0bc3470d0 .functor OR 1, L_000001b0bc33f3c0, L_000001b0bc33e100, C4<0>, C4<0>;
L_000001b0bc3466c0 .functor OR 1, L_000001b0bc33f460, L_000001b0bc33e2e0, C4<0>, C4<0>;
L_000001b0bc3467a0 .functor AND 1, L_000001b0bc3470d0, L_000001b0bc3466c0, C4<1>, C4<1>;
L_000001b0bc346ff0 .functor NOT 1, L_000001b0bc3467a0, C4<0>, C4<0>, C4<0>;
L_000001b0bc347290 .functor OR 1, v000001b0bc342840_0, L_000001b0bc346ff0, C4<0>, C4<0>;
L_000001b0bc345b60 .functor NOT 1, L_000001b0bc347290, C4<0>, C4<0>, C4<0>;
v000001b0bc31be90_0 .net "EX_opcode", 11 0, v000001b0bc312030_0;  alias, 1 drivers
v000001b0bc31c750_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
v000001b0bc31b990_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  alias, 1 drivers
L_000001b0bc3602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31bdf0_0 .net/2u *"_ivl_0", 11 0, L_000001b0bc3602c8;  1 drivers
L_000001b0bc360358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b0bc31ccf0_0 .net/2u *"_ivl_10", 1 0, L_000001b0bc360358;  1 drivers
v000001b0bc31cd90_0 .net *"_ivl_12", 0 0, L_000001b0bc33f460;  1 drivers
L_000001b0bc3603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c390_0 .net/2u *"_ivl_14", 1 0, L_000001b0bc3603a0;  1 drivers
v000001b0bc31c7f0_0 .net *"_ivl_16", 0 0, L_000001b0bc33e2e0;  1 drivers
v000001b0bc31b530_0 .net *"_ivl_19", 0 0, L_000001b0bc3466c0;  1 drivers
v000001b0bc31c890_0 .net *"_ivl_2", 0 0, L_000001b0bc33f3c0;  1 drivers
v000001b0bc31bf30_0 .net *"_ivl_21", 0 0, L_000001b0bc3467a0;  1 drivers
v000001b0bc31d830_0 .net *"_ivl_22", 0 0, L_000001b0bc346ff0;  1 drivers
v000001b0bc31bfd0_0 .net *"_ivl_25", 0 0, L_000001b0bc347290;  1 drivers
L_000001b0bc360310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31c250_0 .net/2u *"_ivl_4", 11 0, L_000001b0bc360310;  1 drivers
v000001b0bc31ca70_0 .net *"_ivl_6", 0 0, L_000001b0bc33e100;  1 drivers
v000001b0bc31c6b0_0 .net *"_ivl_9", 0 0, L_000001b0bc3470d0;  1 drivers
v000001b0bc31ba30_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc31c110_0 .net "predicted", 0 0, L_000001b0bc345b60;  alias, 1 drivers
v000001b0bc31cb10_0 .var "predicted_to_EX", 0 0;
v000001b0bc31da10_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
v000001b0bc31c930_0 .var "state", 1 0;
E_000001b0bc28bf70 .event posedge, v000001b0bc31ba30_0, v000001b0bc303d80_0;
L_000001b0bc33f3c0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3602c8;
L_000001b0bc33e100 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360310;
L_000001b0bc33f460 .cmp/eq 2, v000001b0bc31c930_0, L_000001b0bc360358;
L_000001b0bc33e2e0 .cmp/eq 2, v000001b0bc31c930_0, L_000001b0bc3603a0;
S_000001b0bc310bf0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b0bc3110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b0bc329af0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc329b28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc329b60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc329b98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc329bd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc329c08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc329c40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc329c78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc329cb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc329ce8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc329d20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc329d58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc329d90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc329dc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc329e00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc329e38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc329e70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc329ea8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc329ee0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc329f18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc329f50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc329f88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc329fc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc329ff8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc32a030 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc31d5b0_0 .net "EX1_memread", 0 0, v000001b0bc315870_0;  alias, 1 drivers
v000001b0bc31b850_0 .net "EX1_rd_ind", 4 0, v000001b0bc315d70_0;  alias, 1 drivers
v000001b0bc31b3f0_0 .net "EX1_rd_indzero", 0 0, v000001b0bc315af0_0;  alias, 1 drivers
v000001b0bc31bcb0_0 .net "EX2_memread", 0 0, v000001b0bc313e30_0;  alias, 1 drivers
v000001b0bc31c1b0_0 .net "EX2_rd_ind", 4 0, v000001b0bc312210_0;  alias, 1 drivers
v000001b0bc31d650_0 .net "EX2_rd_indzero", 0 0, v000001b0bc3122b0_0;  alias, 1 drivers
v000001b0bc31bd50_0 .var "ID_EX1_flush", 0 0;
v000001b0bc31d6f0_0 .var "ID_EX2_flush", 0 0;
v000001b0bc31d790_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
v000001b0bc31d8d0_0 .net "ID_rs1_ind", 4 0, v000001b0bc32d770_0;  alias, 1 drivers
v000001b0bc31c2f0_0 .net "ID_rs2_ind", 4 0, v000001b0bc32c690_0;  alias, 1 drivers
v000001b0bc31fd10_0 .var "IF_ID_Write", 0 0;
v000001b0bc31e5f0_0 .var "IF_ID_flush", 0 0;
v000001b0bc31ecd0_0 .var "PC_Write", 0 0;
v000001b0bc31f450_0 .net "Wrong_prediction", 0 0, L_000001b0bc35d040;  alias, 1 drivers
E_000001b0bc28c530/0 .event anyedge, v000001b0bc3076b0_0, v000001b0bc315870_0, v000001b0bc315af0_0, v000001b0bc312c10_0;
E_000001b0bc28c530/1 .event anyedge, v000001b0bc315d70_0, v000001b0bc313750_0, v000001b0bc224460_0, v000001b0bc3122b0_0;
E_000001b0bc28c530/2 .event anyedge, v000001b0bc304140_0, v000001b0bc314290_0;
E_000001b0bc28c530 .event/or E_000001b0bc28c530/0, E_000001b0bc28c530/1, E_000001b0bc28c530/2;
S_000001b0bc30ff70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b0bc3110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b0bc32a070 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc32a0a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc32a0e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc32a118 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc32a150 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc32a188 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc32a1c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc32a1f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc32a230 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc32a268 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc32a2a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc32a2d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc32a310 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc32a348 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc32a380 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc32a3b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc32a3f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc32a428 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc32a460 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc32a498 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc32a4d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc32a508 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc32a540 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc32a578 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc32a5b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0bc346960 .functor OR 1, L_000001b0bc33dac0, L_000001b0bc33ed80, C4<0>, C4<0>;
L_000001b0bc346730 .functor OR 1, L_000001b0bc346960, L_000001b0bc33e560, C4<0>, C4<0>;
L_000001b0bc345e70 .functor OR 1, L_000001b0bc346730, L_000001b0bc33dc00, C4<0>, C4<0>;
L_000001b0bc3460a0 .functor OR 1, L_000001b0bc345e70, L_000001b0bc33e920, C4<0>, C4<0>;
L_000001b0bc345770 .functor OR 1, L_000001b0bc3460a0, L_000001b0bc33e420, C4<0>, C4<0>;
L_000001b0bc345bd0 .functor OR 1, L_000001b0bc345770, L_000001b0bc33eba0, C4<0>, C4<0>;
L_000001b0bc345a10 .functor OR 1, L_000001b0bc345bd0, L_000001b0bc33ea60, C4<0>, C4<0>;
L_000001b0bc346a40 .functor OR 1, L_000001b0bc345a10, L_000001b0bc33eb00, C4<0>, C4<0>;
L_000001b0bc347220 .functor OR 1, L_000001b0bc33f960, L_000001b0bc33e1a0, C4<0>, C4<0>;
L_000001b0bc346ab0 .functor OR 1, L_000001b0bc347220, L_000001b0bc33fa00, C4<0>, C4<0>;
L_000001b0bc345a80 .functor OR 1, L_000001b0bc346ab0, L_000001b0bc33db60, C4<0>, C4<0>;
L_000001b0bc345ee0 .functor OR 1, L_000001b0bc345a80, L_000001b0bc33fd20, C4<0>, C4<0>;
v000001b0bc31eaf0_0 .net "ID_opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
L_000001b0bc360670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e230_0 .net/2u *"_ivl_0", 11 0, L_000001b0bc360670;  1 drivers
L_000001b0bc360700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31eff0_0 .net/2u *"_ivl_10", 11 0, L_000001b0bc360700;  1 drivers
L_000001b0bc360bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e730_0 .net/2u *"_ivl_102", 11 0, L_000001b0bc360bc8;  1 drivers
L_000001b0bc360c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e050_0 .net/2u *"_ivl_106", 11 0, L_000001b0bc360c10;  1 drivers
v000001b0bc31e410_0 .net *"_ivl_12", 0 0, L_000001b0bc33e560;  1 drivers
v000001b0bc31f8b0_0 .net *"_ivl_15", 0 0, L_000001b0bc346730;  1 drivers
L_000001b0bc360748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31f4f0_0 .net/2u *"_ivl_16", 11 0, L_000001b0bc360748;  1 drivers
v000001b0bc31db50_0 .net *"_ivl_18", 0 0, L_000001b0bc33dc00;  1 drivers
v000001b0bc31fdb0_0 .net *"_ivl_2", 0 0, L_000001b0bc33dac0;  1 drivers
v000001b0bc31eb90_0 .net *"_ivl_21", 0 0, L_000001b0bc345e70;  1 drivers
L_000001b0bc360790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc320030_0 .net/2u *"_ivl_22", 11 0, L_000001b0bc360790;  1 drivers
v000001b0bc320170_0 .net *"_ivl_24", 0 0, L_000001b0bc33e920;  1 drivers
v000001b0bc31ec30_0 .net *"_ivl_27", 0 0, L_000001b0bc3460a0;  1 drivers
L_000001b0bc3607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31f130_0 .net/2u *"_ivl_28", 11 0, L_000001b0bc3607d8;  1 drivers
v000001b0bc31e0f0_0 .net *"_ivl_30", 0 0, L_000001b0bc33e420;  1 drivers
v000001b0bc31e190_0 .net *"_ivl_33", 0 0, L_000001b0bc345770;  1 drivers
L_000001b0bc360820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31ea50_0 .net/2u *"_ivl_34", 11 0, L_000001b0bc360820;  1 drivers
v000001b0bc31fef0_0 .net *"_ivl_36", 0 0, L_000001b0bc33eba0;  1 drivers
v000001b0bc31ff90_0 .net *"_ivl_39", 0 0, L_000001b0bc345bd0;  1 drivers
L_000001b0bc3606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31f3b0_0 .net/2u *"_ivl_4", 11 0, L_000001b0bc3606b8;  1 drivers
L_000001b0bc360868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b0bc31dc90_0 .net/2u *"_ivl_40", 11 0, L_000001b0bc360868;  1 drivers
v000001b0bc31f090_0 .net *"_ivl_42", 0 0, L_000001b0bc33ea60;  1 drivers
v000001b0bc31df10_0 .net *"_ivl_45", 0 0, L_000001b0bc345a10;  1 drivers
L_000001b0bc3608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e4b0_0 .net/2u *"_ivl_46", 11 0, L_000001b0bc3608b0;  1 drivers
v000001b0bc3200d0_0 .net *"_ivl_48", 0 0, L_000001b0bc33eb00;  1 drivers
L_000001b0bc3608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e2d0_0 .net/2u *"_ivl_52", 11 0, L_000001b0bc3608f8;  1 drivers
L_000001b0bc360940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e690_0 .net/2u *"_ivl_56", 11 0, L_000001b0bc360940;  1 drivers
v000001b0bc31f590_0 .net *"_ivl_6", 0 0, L_000001b0bc33ed80;  1 drivers
L_000001b0bc360988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e550_0 .net/2u *"_ivl_60", 11 0, L_000001b0bc360988;  1 drivers
L_000001b0bc3609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e370_0 .net/2u *"_ivl_64", 11 0, L_000001b0bc3609d0;  1 drivers
L_000001b0bc360a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc320210_0 .net/2u *"_ivl_68", 11 0, L_000001b0bc360a18;  1 drivers
L_000001b0bc360a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31dd30_0 .net/2u *"_ivl_72", 11 0, L_000001b0bc360a60;  1 drivers
v000001b0bc31f1d0_0 .net *"_ivl_74", 0 0, L_000001b0bc33f960;  1 drivers
L_000001b0bc360aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e7d0_0 .net/2u *"_ivl_76", 11 0, L_000001b0bc360aa8;  1 drivers
v000001b0bc31dab0_0 .net *"_ivl_78", 0 0, L_000001b0bc33e1a0;  1 drivers
v000001b0bc31e870_0 .net *"_ivl_81", 0 0, L_000001b0bc347220;  1 drivers
L_000001b0bc360af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31ed70_0 .net/2u *"_ivl_82", 11 0, L_000001b0bc360af0;  1 drivers
v000001b0bc31f270_0 .net *"_ivl_84", 0 0, L_000001b0bc33fa00;  1 drivers
v000001b0bc31eeb0_0 .net *"_ivl_87", 0 0, L_000001b0bc346ab0;  1 drivers
L_000001b0bc360b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31e910_0 .net/2u *"_ivl_88", 11 0, L_000001b0bc360b38;  1 drivers
v000001b0bc31e9b0_0 .net *"_ivl_9", 0 0, L_000001b0bc346960;  1 drivers
v000001b0bc31f310_0 .net *"_ivl_90", 0 0, L_000001b0bc33db60;  1 drivers
v000001b0bc31dbf0_0 .net *"_ivl_93", 0 0, L_000001b0bc345a80;  1 drivers
L_000001b0bc360b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc31f630_0 .net/2u *"_ivl_94", 11 0, L_000001b0bc360b80;  1 drivers
v000001b0bc31ee10_0 .net *"_ivl_96", 0 0, L_000001b0bc33fd20;  1 drivers
v000001b0bc31f9f0_0 .net *"_ivl_99", 0 0, L_000001b0bc345ee0;  1 drivers
v000001b0bc31ef50_0 .net "is_beq", 0 0, L_000001b0bc33ec40;  alias, 1 drivers
v000001b0bc31f6d0_0 .net "is_bne", 0 0, L_000001b0bc33d7a0;  alias, 1 drivers
v000001b0bc31f770_0 .net "is_j", 0 0, L_000001b0bc33f820;  alias, 1 drivers
v000001b0bc31f810_0 .net "is_jal", 0 0, L_000001b0bc33f780;  alias, 1 drivers
v000001b0bc31f950_0 .net "is_jr", 0 0, L_000001b0bc33ee20;  alias, 1 drivers
v000001b0bc31fa90_0 .net "is_oper2_immed", 0 0, L_000001b0bc346a40;  alias, 1 drivers
v000001b0bc31fb30_0 .net "memread", 0 0, L_000001b0bc33d700;  alias, 1 drivers
v000001b0bc31fbd0_0 .net "memwrite", 0 0, L_000001b0bc33fe60;  alias, 1 drivers
v000001b0bc31ddd0_0 .net "regwrite", 0 0, L_000001b0bc33faa0;  alias, 1 drivers
L_000001b0bc33dac0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360670;
L_000001b0bc33ed80 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3606b8;
L_000001b0bc33e560 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360700;
L_000001b0bc33dc00 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360748;
L_000001b0bc33e920 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360790;
L_000001b0bc33e420 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3607d8;
L_000001b0bc33eba0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360820;
L_000001b0bc33ea60 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360868;
L_000001b0bc33eb00 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3608b0;
L_000001b0bc33ec40 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3608f8;
L_000001b0bc33d7a0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360940;
L_000001b0bc33ee20 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360988;
L_000001b0bc33f780 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc3609d0;
L_000001b0bc33f820 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360a18;
L_000001b0bc33f960 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360a60;
L_000001b0bc33e1a0 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360aa8;
L_000001b0bc33fa00 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360af0;
L_000001b0bc33db60 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360b38;
L_000001b0bc33fd20 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360b80;
L_000001b0bc33faa0 .reduce/nor L_000001b0bc345ee0;
L_000001b0bc33d700 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360bc8;
L_000001b0bc33fe60 .cmp/eq 12, v000001b0bc32d090_0, L_000001b0bc360c10;
S_000001b0bc310d80 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b0bc3110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b0bc32a5f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc32a628 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc32a660 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc32a698 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc32a6d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc32a708 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc32a740 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc32a778 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc32a7b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc32a7e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc32a820 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc32a858 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc32a890 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc32a8c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc32a900 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc32a938 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc32a970 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc32a9a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc32a9e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc32aa18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc32aa50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc32aa88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc32aac0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc32aaf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc32ab30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc31fc70_0 .var "Immed", 31 0;
v000001b0bc31fe50_0 .net "Inst", 31 0, v000001b0bc318e70_0;  alias, 1 drivers
v000001b0bc31de70_0 .net "opcode", 11 0, v000001b0bc32d090_0;  alias, 1 drivers
E_000001b0bc28c5b0 .event anyedge, v000001b0bc314290_0, v000001b0bc31fe50_0;
S_000001b0bc311230 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b0bc3110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b0bc3205d0_0 .var "Read_data1", 31 0;
v000001b0bc3207b0_0 .var "Read_data2", 31 0;
v000001b0bc3202b0_0 .net "Read_reg1", 4 0, v000001b0bc32d770_0;  alias, 1 drivers
v000001b0bc3208f0_0 .net "Read_reg2", 4 0, v000001b0bc32c690_0;  alias, 1 drivers
v000001b0bc320350_0 .net "Write_data", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc3203f0_0 .net "Write_en", 0 0, v000001b0bc32dc70_0;  alias, 1 drivers
v000001b0bc320670_0 .net "Write_reg", 4 0, v000001b0bc3300b0_0;  alias, 1 drivers
v000001b0bc320490_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc320530_0 .var/i "i", 31 0;
v000001b0bc320710 .array "reg_file", 0 31, 31 0;
v000001b0bc320850_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28c630 .event posedge, v000001b0bc31ba30_0;
S_000001b0bc3113c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b0bc311230;
 .timescale 0 0;
v000001b0bc320990_0 .var/i "i", 31 0;
S_000001b0bc3108d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b0bc32ab70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc32aba8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc32abe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc32ac18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc32ac50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc32ac88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc32acc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc32acf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc32ad30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc32ad68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc32ada0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc32add8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc32ae10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc32ae48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc32ae80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc32aeb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc32aef0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc32af28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc32af60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc32af98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc32afd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc32b008 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc32b040 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc32b078 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc32b0b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc318e70_0 .var "ID_INST", 31 0;
v000001b0bc319050_0 .var "ID_PC", 31 0;
v000001b0bc32d090_0 .var "ID_opcode", 11 0;
v000001b0bc32b6f0_0 .var "ID_rd_ind", 4 0;
v000001b0bc32d770_0 .var "ID_rs1_ind", 4 0;
v000001b0bc32c690_0 .var "ID_rs2_ind", 4 0;
v000001b0bc32ba10_0 .net "IF_FLUSH", 0 0, v000001b0bc31e5f0_0;  alias, 1 drivers
v000001b0bc32c050_0 .net "IF_INST", 31 0, L_000001b0bc346d50;  alias, 1 drivers
v000001b0bc32b8d0_0 .net "IF_PC", 31 0, v000001b0bc32d1d0_0;  alias, 1 drivers
v000001b0bc32c730_0 .net "clk", 0 0, L_000001b0bc345700;  1 drivers
v000001b0bc32d630_0 .net "if_id_Write", 0 0, v000001b0bc31fd10_0;  alias, 1 drivers
v000001b0bc32bdd0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28c7b0 .event posedge, v000001b0bc303d80_0, v000001b0bc32c730_0;
S_000001b0bc311a00 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b0bc32f430_0 .net "EX1_PFC", 31 0, L_000001b0bc3425c0;  alias, 1 drivers
v000001b0bc32fd90_0 .net "EX2_PFC", 31 0, v000001b0bc313d90_0;  alias, 1 drivers
v000001b0bc32fbb0_0 .net "ID_PFC", 31 0, L_000001b0bc33e380;  alias, 1 drivers
v000001b0bc32f4d0_0 .net "PC_src", 2 0, L_000001b0bc33d980;  alias, 1 drivers
v000001b0bc32e490_0 .net "PC_write", 0 0, v000001b0bc31ecd0_0;  alias, 1 drivers
L_000001b0bc360088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0bc32dbd0_0 .net/2u *"_ivl_0", 31 0, L_000001b0bc360088;  1 drivers
v000001b0bc32fcf0_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc32ec10_0 .net "inst", 31 0, L_000001b0bc346d50;  alias, 1 drivers
v000001b0bc32e5d0_0 .net "inst_mem_in", 31 0, v000001b0bc32d1d0_0;  alias, 1 drivers
v000001b0bc32d950_0 .net "pc_reg_in", 31 0, L_000001b0bc346880;  1 drivers
v000001b0bc32e2b0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
L_000001b0bc33f000 .arith/sum 32, v000001b0bc32d1d0_0, L_000001b0bc360088;
S_000001b0bc311550 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b0bc311a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b0bc346d50 .functor BUFZ 32, L_000001b0bc33e240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc32d810_0 .net "Data_Out", 31 0, L_000001b0bc346d50;  alias, 1 drivers
v000001b0bc32c7d0 .array "InstMem", 2047 0, 31 0;
v000001b0bc32b790_0 .net *"_ivl_0", 31 0, L_000001b0bc33e240;  1 drivers
v000001b0bc32d3b0_0 .net *"_ivl_3", 10 0, L_000001b0bc33f140;  1 drivers
v000001b0bc32b510_0 .net *"_ivl_4", 12 0, L_000001b0bc33d8e0;  1 drivers
L_000001b0bc3601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b0bc32d450_0 .net *"_ivl_7", 1 0, L_000001b0bc3601a8;  1 drivers
v000001b0bc32c190_0 .net "addr", 31 0, v000001b0bc32d1d0_0;  alias, 1 drivers
v000001b0bc32c9b0_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc32bd30_0 .var/i "i", 31 0;
L_000001b0bc33e240 .array/port v000001b0bc32c7d0, L_000001b0bc33d8e0;
L_000001b0bc33f140 .part v000001b0bc32d1d0_0, 0, 11;
L_000001b0bc33d8e0 .concat [ 11 2 0 0], L_000001b0bc33f140, L_000001b0bc3601a8;
S_000001b0bc310a60 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b0bc311a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b0bc28c830 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b0bc32bf10_0 .net "DataIn", 31 0, L_000001b0bc346880;  alias, 1 drivers
v000001b0bc32d1d0_0 .var "DataOut", 31 0;
v000001b0bc32b330_0 .net "PC_Write", 0 0, v000001b0bc31ecd0_0;  alias, 1 drivers
v000001b0bc32c870_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc32d4f0_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
S_000001b0bc311870 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b0bc311a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b0bc28c870 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b0bc282790 .functor NOT 1, L_000001b0bc345400, C4<0>, C4<0>, C4<0>;
L_000001b0bc2825d0 .functor NOT 1, L_000001b0bc3455e0, C4<0>, C4<0>, C4<0>;
L_000001b0bc2824f0 .functor AND 1, L_000001b0bc282790, L_000001b0bc2825d0, C4<1>, C4<1>;
L_000001b0bc21c2b0 .functor NOT 1, L_000001b0bc345540, C4<0>, C4<0>, C4<0>;
L_000001b0bc21c320 .functor AND 1, L_000001b0bc2824f0, L_000001b0bc21c2b0, C4<1>, C4<1>;
L_000001b0bc21c550 .functor AND 32, L_000001b0bc3450e0, L_000001b0bc33f000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc21c7f0 .functor NOT 1, L_000001b0bc3454a0, C4<0>, C4<0>, C4<0>;
L_000001b0bc347140 .functor NOT 1, L_000001b0bc344fa0, C4<0>, C4<0>, C4<0>;
L_000001b0bc346c00 .functor AND 1, L_000001b0bc21c7f0, L_000001b0bc347140, C4<1>, C4<1>;
L_000001b0bc346810 .functor AND 1, L_000001b0bc346c00, L_000001b0bc344f00, C4<1>, C4<1>;
L_000001b0bc346dc0 .functor AND 32, L_000001b0bc345040, L_000001b0bc33e380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc3468f0 .functor OR 32, L_000001b0bc21c550, L_000001b0bc346dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc345e00 .functor NOT 1, L_000001b0bc345180, C4<0>, C4<0>, C4<0>;
L_000001b0bc346420 .functor AND 1, L_000001b0bc345e00, L_000001b0bc345220, C4<1>, C4<1>;
L_000001b0bc346f10 .functor NOT 1, L_000001b0bc33eec0, C4<0>, C4<0>, C4<0>;
L_000001b0bc346c70 .functor AND 1, L_000001b0bc346420, L_000001b0bc346f10, C4<1>, C4<1>;
L_000001b0bc346ce0 .functor AND 32, L_000001b0bc33f1e0, v000001b0bc32d1d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc346570 .functor OR 32, L_000001b0bc3468f0, L_000001b0bc346ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc3458c0 .functor NOT 1, L_000001b0bc33dfc0, C4<0>, C4<0>, C4<0>;
L_000001b0bc346e30 .functor AND 1, L_000001b0bc3458c0, L_000001b0bc33f0a0, C4<1>, C4<1>;
L_000001b0bc3465e0 .functor AND 1, L_000001b0bc346e30, L_000001b0bc33f320, C4<1>, C4<1>;
L_000001b0bc345c40 .functor AND 32, L_000001b0bc33e6a0, L_000001b0bc3425c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc345f50 .functor OR 32, L_000001b0bc346570, L_000001b0bc345c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0bc345af0 .functor NOT 1, L_000001b0bc33dd40, C4<0>, C4<0>, C4<0>;
L_000001b0bc346490 .functor AND 1, L_000001b0bc33ece0, L_000001b0bc345af0, C4<1>, C4<1>;
L_000001b0bc345d90 .functor NOT 1, L_000001b0bc33ef60, C4<0>, C4<0>, C4<0>;
L_000001b0bc3471b0 .functor AND 1, L_000001b0bc346490, L_000001b0bc345d90, C4<1>, C4<1>;
L_000001b0bc346ea0 .functor AND 32, L_000001b0bc33da20, v000001b0bc313d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc346880 .functor OR 32, L_000001b0bc345f50, L_000001b0bc346ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc32d590_0 .net *"_ivl_1", 0 0, L_000001b0bc345400;  1 drivers
v000001b0bc32d6d0_0 .net *"_ivl_11", 0 0, L_000001b0bc345540;  1 drivers
v000001b0bc32d8b0_0 .net *"_ivl_12", 0 0, L_000001b0bc21c2b0;  1 drivers
v000001b0bc32d130_0 .net *"_ivl_14", 0 0, L_000001b0bc21c320;  1 drivers
v000001b0bc32d270_0 .net *"_ivl_16", 31 0, L_000001b0bc3450e0;  1 drivers
v000001b0bc32ce10_0 .net *"_ivl_18", 31 0, L_000001b0bc21c550;  1 drivers
v000001b0bc32c910_0 .net *"_ivl_2", 0 0, L_000001b0bc282790;  1 drivers
v000001b0bc32bab0_0 .net *"_ivl_21", 0 0, L_000001b0bc3454a0;  1 drivers
v000001b0bc32cb90_0 .net *"_ivl_22", 0 0, L_000001b0bc21c7f0;  1 drivers
v000001b0bc32ca50_0 .net *"_ivl_25", 0 0, L_000001b0bc344fa0;  1 drivers
v000001b0bc32b830_0 .net *"_ivl_26", 0 0, L_000001b0bc347140;  1 drivers
v000001b0bc32b150_0 .net *"_ivl_28", 0 0, L_000001b0bc346c00;  1 drivers
v000001b0bc32b3d0_0 .net *"_ivl_31", 0 0, L_000001b0bc344f00;  1 drivers
v000001b0bc32c410_0 .net *"_ivl_32", 0 0, L_000001b0bc346810;  1 drivers
v000001b0bc32c230_0 .net *"_ivl_34", 31 0, L_000001b0bc345040;  1 drivers
v000001b0bc32cff0_0 .net *"_ivl_36", 31 0, L_000001b0bc346dc0;  1 drivers
v000001b0bc32b1f0_0 .net *"_ivl_38", 31 0, L_000001b0bc3468f0;  1 drivers
v000001b0bc32b290_0 .net *"_ivl_41", 0 0, L_000001b0bc345180;  1 drivers
v000001b0bc32bb50_0 .net *"_ivl_42", 0 0, L_000001b0bc345e00;  1 drivers
v000001b0bc32b970_0 .net *"_ivl_45", 0 0, L_000001b0bc345220;  1 drivers
v000001b0bc32b470_0 .net *"_ivl_46", 0 0, L_000001b0bc346420;  1 drivers
v000001b0bc32b5b0_0 .net *"_ivl_49", 0 0, L_000001b0bc33eec0;  1 drivers
v000001b0bc32caf0_0 .net *"_ivl_5", 0 0, L_000001b0bc3455e0;  1 drivers
v000001b0bc32c5f0_0 .net *"_ivl_50", 0 0, L_000001b0bc346f10;  1 drivers
v000001b0bc32cc30_0 .net *"_ivl_52", 0 0, L_000001b0bc346c70;  1 drivers
v000001b0bc32c0f0_0 .net *"_ivl_54", 31 0, L_000001b0bc33f1e0;  1 drivers
v000001b0bc32ccd0_0 .net *"_ivl_56", 31 0, L_000001b0bc346ce0;  1 drivers
v000001b0bc32cd70_0 .net *"_ivl_58", 31 0, L_000001b0bc346570;  1 drivers
v000001b0bc32b650_0 .net *"_ivl_6", 0 0, L_000001b0bc2825d0;  1 drivers
v000001b0bc32ceb0_0 .net *"_ivl_61", 0 0, L_000001b0bc33dfc0;  1 drivers
v000001b0bc32bbf0_0 .net *"_ivl_62", 0 0, L_000001b0bc3458c0;  1 drivers
v000001b0bc32bc90_0 .net *"_ivl_65", 0 0, L_000001b0bc33f0a0;  1 drivers
v000001b0bc32d310_0 .net *"_ivl_66", 0 0, L_000001b0bc346e30;  1 drivers
v000001b0bc32bfb0_0 .net *"_ivl_69", 0 0, L_000001b0bc33f320;  1 drivers
v000001b0bc32c2d0_0 .net *"_ivl_70", 0 0, L_000001b0bc3465e0;  1 drivers
v000001b0bc32c370_0 .net *"_ivl_72", 31 0, L_000001b0bc33e6a0;  1 drivers
v000001b0bc32cf50_0 .net *"_ivl_74", 31 0, L_000001b0bc345c40;  1 drivers
v000001b0bc32c4b0_0 .net *"_ivl_76", 31 0, L_000001b0bc345f50;  1 drivers
v000001b0bc32c550_0 .net *"_ivl_79", 0 0, L_000001b0bc33ece0;  1 drivers
v000001b0bc32ead0_0 .net *"_ivl_8", 0 0, L_000001b0bc2824f0;  1 drivers
v000001b0bc32df90_0 .net *"_ivl_81", 0 0, L_000001b0bc33dd40;  1 drivers
v000001b0bc32f2f0_0 .net *"_ivl_82", 0 0, L_000001b0bc345af0;  1 drivers
v000001b0bc32f1b0_0 .net *"_ivl_84", 0 0, L_000001b0bc346490;  1 drivers
v000001b0bc32f750_0 .net *"_ivl_87", 0 0, L_000001b0bc33ef60;  1 drivers
v000001b0bc32fc50_0 .net *"_ivl_88", 0 0, L_000001b0bc345d90;  1 drivers
v000001b0bc32f570_0 .net *"_ivl_90", 0 0, L_000001b0bc3471b0;  1 drivers
v000001b0bc32f250_0 .net *"_ivl_92", 31 0, L_000001b0bc33da20;  1 drivers
v000001b0bc32db30_0 .net *"_ivl_94", 31 0, L_000001b0bc346ea0;  1 drivers
v000001b0bc32fb10_0 .net "ina", 31 0, L_000001b0bc33f000;  1 drivers
v000001b0bc32ecb0_0 .net "inb", 31 0, L_000001b0bc33e380;  alias, 1 drivers
v000001b0bc32eb70_0 .net "inc", 31 0, v000001b0bc32d1d0_0;  alias, 1 drivers
v000001b0bc32f390_0 .net "ind", 31 0, L_000001b0bc3425c0;  alias, 1 drivers
v000001b0bc32dd10_0 .net "ine", 31 0, v000001b0bc313d90_0;  alias, 1 drivers
L_000001b0bc3600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc32fed0_0 .net "inf", 31 0, L_000001b0bc3600d0;  1 drivers
L_000001b0bc360118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc32e030_0 .net "ing", 31 0, L_000001b0bc360118;  1 drivers
L_000001b0bc360160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0bc32f890_0 .net "inh", 31 0, L_000001b0bc360160;  1 drivers
v000001b0bc32efd0_0 .net "out", 31 0, L_000001b0bc346880;  alias, 1 drivers
v000001b0bc32e210_0 .net "sel", 2 0, L_000001b0bc33d980;  alias, 1 drivers
L_000001b0bc345400 .part L_000001b0bc33d980, 2, 1;
L_000001b0bc3455e0 .part L_000001b0bc33d980, 1, 1;
L_000001b0bc345540 .part L_000001b0bc33d980, 0, 1;
LS_000001b0bc3450e0_0_0 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_4 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_8 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_12 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_16 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_20 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_24 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_0_28 .concat [ 1 1 1 1], L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320, L_000001b0bc21c320;
LS_000001b0bc3450e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc3450e0_0_0, LS_000001b0bc3450e0_0_4, LS_000001b0bc3450e0_0_8, LS_000001b0bc3450e0_0_12;
LS_000001b0bc3450e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc3450e0_0_16, LS_000001b0bc3450e0_0_20, LS_000001b0bc3450e0_0_24, LS_000001b0bc3450e0_0_28;
L_000001b0bc3450e0 .concat [ 16 16 0 0], LS_000001b0bc3450e0_1_0, LS_000001b0bc3450e0_1_4;
L_000001b0bc3454a0 .part L_000001b0bc33d980, 2, 1;
L_000001b0bc344fa0 .part L_000001b0bc33d980, 1, 1;
L_000001b0bc344f00 .part L_000001b0bc33d980, 0, 1;
LS_000001b0bc345040_0_0 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_4 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_8 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_12 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_16 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_20 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_24 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_0_28 .concat [ 1 1 1 1], L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810, L_000001b0bc346810;
LS_000001b0bc345040_1_0 .concat [ 4 4 4 4], LS_000001b0bc345040_0_0, LS_000001b0bc345040_0_4, LS_000001b0bc345040_0_8, LS_000001b0bc345040_0_12;
LS_000001b0bc345040_1_4 .concat [ 4 4 4 4], LS_000001b0bc345040_0_16, LS_000001b0bc345040_0_20, LS_000001b0bc345040_0_24, LS_000001b0bc345040_0_28;
L_000001b0bc345040 .concat [ 16 16 0 0], LS_000001b0bc345040_1_0, LS_000001b0bc345040_1_4;
L_000001b0bc345180 .part L_000001b0bc33d980, 2, 1;
L_000001b0bc345220 .part L_000001b0bc33d980, 1, 1;
L_000001b0bc33eec0 .part L_000001b0bc33d980, 0, 1;
LS_000001b0bc33f1e0_0_0 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_4 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_8 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_12 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_16 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_20 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_24 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_0_28 .concat [ 1 1 1 1], L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70, L_000001b0bc346c70;
LS_000001b0bc33f1e0_1_0 .concat [ 4 4 4 4], LS_000001b0bc33f1e0_0_0, LS_000001b0bc33f1e0_0_4, LS_000001b0bc33f1e0_0_8, LS_000001b0bc33f1e0_0_12;
LS_000001b0bc33f1e0_1_4 .concat [ 4 4 4 4], LS_000001b0bc33f1e0_0_16, LS_000001b0bc33f1e0_0_20, LS_000001b0bc33f1e0_0_24, LS_000001b0bc33f1e0_0_28;
L_000001b0bc33f1e0 .concat [ 16 16 0 0], LS_000001b0bc33f1e0_1_0, LS_000001b0bc33f1e0_1_4;
L_000001b0bc33dfc0 .part L_000001b0bc33d980, 2, 1;
L_000001b0bc33f0a0 .part L_000001b0bc33d980, 1, 1;
L_000001b0bc33f320 .part L_000001b0bc33d980, 0, 1;
LS_000001b0bc33e6a0_0_0 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_4 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_8 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_12 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_16 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_20 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_24 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_0_28 .concat [ 1 1 1 1], L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0, L_000001b0bc3465e0;
LS_000001b0bc33e6a0_1_0 .concat [ 4 4 4 4], LS_000001b0bc33e6a0_0_0, LS_000001b0bc33e6a0_0_4, LS_000001b0bc33e6a0_0_8, LS_000001b0bc33e6a0_0_12;
LS_000001b0bc33e6a0_1_4 .concat [ 4 4 4 4], LS_000001b0bc33e6a0_0_16, LS_000001b0bc33e6a0_0_20, LS_000001b0bc33e6a0_0_24, LS_000001b0bc33e6a0_0_28;
L_000001b0bc33e6a0 .concat [ 16 16 0 0], LS_000001b0bc33e6a0_1_0, LS_000001b0bc33e6a0_1_4;
L_000001b0bc33ece0 .part L_000001b0bc33d980, 2, 1;
L_000001b0bc33dd40 .part L_000001b0bc33d980, 1, 1;
L_000001b0bc33ef60 .part L_000001b0bc33d980, 0, 1;
LS_000001b0bc33da20_0_0 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_4 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_8 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_12 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_16 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_20 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_24 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_0_28 .concat [ 1 1 1 1], L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0, L_000001b0bc3471b0;
LS_000001b0bc33da20_1_0 .concat [ 4 4 4 4], LS_000001b0bc33da20_0_0, LS_000001b0bc33da20_0_4, LS_000001b0bc33da20_0_8, LS_000001b0bc33da20_0_12;
LS_000001b0bc33da20_1_4 .concat [ 4 4 4 4], LS_000001b0bc33da20_0_16, LS_000001b0bc33da20_0_20, LS_000001b0bc33da20_0_24, LS_000001b0bc33da20_0_28;
L_000001b0bc33da20 .concat [ 16 16 0 0], LS_000001b0bc33da20_1_0, LS_000001b0bc33da20_1_4;
S_000001b0bc310290 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b0bc32fa70_0 .net "Write_Data", 31 0, v000001b0bc3036a0_0;  alias, 1 drivers
v000001b0bc32ea30_0 .net "addr", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc32e350_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc32e710_0 .net "mem_out", 31 0, v000001b0bc32ee90_0;  alias, 1 drivers
v000001b0bc32edf0_0 .net "mem_read", 0 0, v000001b0bc304280_0;  alias, 1 drivers
v000001b0bc32f110_0 .net "mem_write", 0 0, v000001b0bc3023e0_0;  alias, 1 drivers
S_000001b0bc311b90 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b0bc310290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b0bc32e850 .array "DataMem", 2047 0, 31 0;
v000001b0bc32e0d0_0 .net "Data_In", 31 0, v000001b0bc3036a0_0;  alias, 1 drivers
v000001b0bc32ee90_0 .var "Data_Out", 31 0;
v000001b0bc32e670_0 .net "Write_en", 0 0, v000001b0bc3023e0_0;  alias, 1 drivers
v000001b0bc32fe30_0 .net "addr", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc32e990_0 .net "clk", 0 0, L_000001b0bc2810d0;  alias, 1 drivers
v000001b0bc32ed50_0 .var/i "i", 31 0;
S_000001b0bc311d20 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b0bc33d120 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0bc33d158 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0bc33d190 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0bc33d1c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0bc33d200 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0bc33d238 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0bc33d270 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0bc33d2a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0bc33d2e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0bc33d318 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0bc33d350 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0bc33d388 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0bc33d3c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0bc33d3f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0bc33d430 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0bc33d468 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0bc33d4a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0bc33d4d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0bc33d510 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0bc33d548 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0bc33d580 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0bc33d5b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0bc33d5f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0bc33d628 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0bc33d660 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0bc32ff70_0 .net "MEM_ALU_OUT", 31 0, v000001b0bc3025c0_0;  alias, 1 drivers
v000001b0bc32e530_0 .net "MEM_Data_mem_out", 31 0, v000001b0bc32ee90_0;  alias, 1 drivers
v000001b0bc32e3f0_0 .net "MEM_memread", 0 0, v000001b0bc304280_0;  alias, 1 drivers
v000001b0bc32e7b0_0 .net "MEM_opcode", 11 0, v000001b0bc3039c0_0;  alias, 1 drivers
v000001b0bc32f930_0 .net "MEM_rd_ind", 4 0, v000001b0bc3037e0_0;  alias, 1 drivers
v000001b0bc32def0_0 .net "MEM_rd_indzero", 0 0, v000001b0bc303100_0;  alias, 1 drivers
v000001b0bc32e8f0_0 .net "MEM_regwrite", 0 0, v000001b0bc3027a0_0;  alias, 1 drivers
v000001b0bc32ef30_0 .var "WB_ALU_OUT", 31 0;
v000001b0bc330010_0 .var "WB_Data_mem_out", 31 0;
v000001b0bc32f7f0_0 .var "WB_memread", 0 0;
v000001b0bc3300b0_0 .var "WB_rd_ind", 4 0;
v000001b0bc32f070_0 .var "WB_rd_indzero", 0 0;
v000001b0bc32dc70_0 .var "WB_regwrite", 0 0;
v000001b0bc32e170_0 .net "clk", 0 0, L_000001b0bc35ce10;  1 drivers
v000001b0bc32d9f0_0 .var "hlt", 0 0;
v000001b0bc32f610_0 .net "rst", 0 0, v000001b0bc342840_0;  alias, 1 drivers
E_000001b0bc28c8b0 .event posedge, v000001b0bc303d80_0, v000001b0bc32e170_0;
S_000001b0bc310100 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b0bc0e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b0bc35d0b0 .functor AND 32, v000001b0bc330010_0, L_000001b0bc3b2150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc35ce80 .functor NOT 1, v000001b0bc32f7f0_0, C4<0>, C4<0>, C4<0>;
L_000001b0bc35cfd0 .functor AND 32, v000001b0bc32ef30_0, L_000001b0bc3b0c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0bc3c9750 .functor OR 32, L_000001b0bc35d0b0, L_000001b0bc35cfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0bc32da90_0 .net "Write_Data_RegFile", 31 0, L_000001b0bc3c9750;  alias, 1 drivers
v000001b0bc32f6b0_0 .net *"_ivl_0", 31 0, L_000001b0bc3b2150;  1 drivers
v000001b0bc32ddb0_0 .net *"_ivl_2", 31 0, L_000001b0bc35d0b0;  1 drivers
v000001b0bc32f9d0_0 .net *"_ivl_4", 0 0, L_000001b0bc35ce80;  1 drivers
v000001b0bc32de50_0 .net *"_ivl_6", 31 0, L_000001b0bc3b0c10;  1 drivers
v000001b0bc332090_0 .net *"_ivl_8", 31 0, L_000001b0bc35cfd0;  1 drivers
v000001b0bc3317d0_0 .net "alu_out", 31 0, v000001b0bc32ef30_0;  alias, 1 drivers
v000001b0bc330a10_0 .net "mem_out", 31 0, v000001b0bc330010_0;  alias, 1 drivers
v000001b0bc331eb0_0 .net "mem_read", 0 0, v000001b0bc32f7f0_0;  alias, 1 drivers
LS_000001b0bc3b2150_0_0 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_4 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_8 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_12 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_16 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_20 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_24 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_0_28 .concat [ 1 1 1 1], v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0, v000001b0bc32f7f0_0;
LS_000001b0bc3b2150_1_0 .concat [ 4 4 4 4], LS_000001b0bc3b2150_0_0, LS_000001b0bc3b2150_0_4, LS_000001b0bc3b2150_0_8, LS_000001b0bc3b2150_0_12;
LS_000001b0bc3b2150_1_4 .concat [ 4 4 4 4], LS_000001b0bc3b2150_0_16, LS_000001b0bc3b2150_0_20, LS_000001b0bc3b2150_0_24, LS_000001b0bc3b2150_0_28;
L_000001b0bc3b2150 .concat [ 16 16 0 0], LS_000001b0bc3b2150_1_0, LS_000001b0bc3b2150_1_4;
LS_000001b0bc3b0c10_0_0 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_4 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_8 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_12 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_16 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_20 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_24 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_0_28 .concat [ 1 1 1 1], L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80, L_000001b0bc35ce80;
LS_000001b0bc3b0c10_1_0 .concat [ 4 4 4 4], LS_000001b0bc3b0c10_0_0, LS_000001b0bc3b0c10_0_4, LS_000001b0bc3b0c10_0_8, LS_000001b0bc3b0c10_0_12;
LS_000001b0bc3b0c10_1_4 .concat [ 4 4 4 4], LS_000001b0bc3b0c10_0_16, LS_000001b0bc3b0c10_0_20, LS_000001b0bc3b0c10_0_24, LS_000001b0bc3b0c10_0_28;
L_000001b0bc3b0c10 .concat [ 16 16 0 0], LS_000001b0bc3b0c10_1_0, LS_000001b0bc3b0c10_1_4;
    .scope S_000001b0bc310a60;
T_0 ;
    %wait E_000001b0bc28bf70;
    %load/vec4 v000001b0bc32d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b0bc32d1d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b0bc32b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b0bc32bf10_0;
    %assign/vec4 v000001b0bc32d1d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b0bc311550;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc32bd30_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b0bc32bd30_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0bc32bd30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %load/vec4 v000001b0bc32bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0bc32bd30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32c7d0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b0bc3108d0;
T_2 ;
    %wait E_000001b0bc28c7b0;
    %load/vec4 v000001b0bc32bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b0bc319050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc318e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32b6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32c690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32d770_0, 0;
    %assign/vec4 v000001b0bc32d090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b0bc32d630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b0bc32ba10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b0bc319050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc318e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32b6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32c690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc32d770_0, 0;
    %assign/vec4 v000001b0bc32d090_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b0bc32d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b0bc32c050_0;
    %assign/vec4 v000001b0bc318e70_0, 0;
    %load/vec4 v000001b0bc32b8d0_0;
    %assign/vec4 v000001b0bc319050_0, 0;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b0bc32c690_0, 0;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b0bc32d090_0, 4, 5;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b0bc32d090_0, 4, 5;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b0bc32d770_0, 0;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b0bc32b6f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b0bc32b6f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b0bc32c050_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b0bc32b6f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b0bc311230;
T_3 ;
    %wait E_000001b0bc28bf70;
    %load/vec4 v000001b0bc320850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc320530_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b0bc320530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0bc320530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc320710, 0, 4;
    %load/vec4 v000001b0bc320530_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0bc320530_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b0bc320670_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b0bc3203f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b0bc320350_0;
    %load/vec4 v000001b0bc320670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc320710, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc320710, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b0bc311230;
T_4 ;
    %wait E_000001b0bc28c630;
    %load/vec4 v000001b0bc320670_0;
    %load/vec4 v000001b0bc3202b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b0bc320670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b0bc3203f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b0bc320350_0;
    %assign/vec4 v000001b0bc3205d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b0bc3202b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b0bc320710, 4;
    %assign/vec4 v000001b0bc3205d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b0bc311230;
T_5 ;
    %wait E_000001b0bc28c630;
    %load/vec4 v000001b0bc320670_0;
    %load/vec4 v000001b0bc3208f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b0bc320670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b0bc3203f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b0bc320350_0;
    %assign/vec4 v000001b0bc3207b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b0bc3208f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b0bc320710, 4;
    %assign/vec4 v000001b0bc3207b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b0bc311230;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b0bc3113c0;
    %jmp t_0;
    .scope S_000001b0bc3113c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc320990_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b0bc320990_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b0bc320990_0;
    %ix/getv/s 4, v000001b0bc320990_0;
    %load/vec4a v000001b0bc320710, 4;
    %ix/getv/s 4, v000001b0bc320990_0;
    %load/vec4a v000001b0bc320710, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b0bc320990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0bc320990_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b0bc311230;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b0bc310d80;
T_7 ;
    %wait E_000001b0bc28c5b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc31fc70_0, 0, 32;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b0bc31fe50_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0bc31fc70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b0bc31fe50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0bc31fc70_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31de70_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b0bc31fe50_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b0bc31fe50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0bc31fc70_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b0bc310740;
T_8 ;
    %wait E_000001b0bc28bf70;
    %load/vec4 v000001b0bc31da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b0bc31be90_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0bc31be90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b0bc31c930_0;
    %load/vec4 v000001b0bc31b990_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b0bc31c930_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b0bc310740;
T_9 ;
    %wait E_000001b0bc28bf70;
    %load/vec4 v000001b0bc31da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31cb10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b0bc31c110_0;
    %assign/vec4 v000001b0bc31cb10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b0bc310bf0;
T_10 ;
    %wait E_000001b0bc28c530;
    %load/vec4 v000001b0bc31f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31bd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31d6f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b0bc31d5b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b0bc31b3f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b0bc31d8d0_0;
    %load/vec4 v000001b0bc31b850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b0bc31c2f0_0;
    %load/vec4 v000001b0bc31b850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b0bc31bcb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b0bc31d650_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b0bc31d8d0_0;
    %load/vec4 v000001b0bc31c1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b0bc31c2f0_0;
    %load/vec4 v000001b0bc31c1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31d6f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b0bc31d790_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31fd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31d6f0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0bc31fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc31d6f0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b0bc310420;
T_11 ;
    %wait E_000001b0bc28c4b0;
    %load/vec4 v000001b0bc312170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc315e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3155f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3157d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3159b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3152d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3148d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc314790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc315550_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc315d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc314970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc314830_0, 0;
    %assign/vec4 v000001b0bc315910_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b0bc313430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b0bc314290_0;
    %assign/vec4 v000001b0bc315910_0, 0;
    %load/vec4 v000001b0bc312c10_0;
    %assign/vec4 v000001b0bc314830_0, 0;
    %load/vec4 v000001b0bc313750_0;
    %assign/vec4 v000001b0bc314970_0, 0;
    %load/vec4 v000001b0bc313ed0_0;
    %assign/vec4 v000001b0bc315d70_0, 0;
    %load/vec4 v000001b0bc314510_0;
    %assign/vec4 v000001b0bc315550_0, 0;
    %load/vec4 v000001b0bc313890_0;
    %assign/vec4 v000001b0bc314790_0, 0;
    %load/vec4 v000001b0bc3136b0_0;
    %assign/vec4 v000001b0bc3148d0_0, 0;
    %load/vec4 v000001b0bc311f90_0;
    %assign/vec4 v000001b0bc315b90_0, 0;
    %load/vec4 v000001b0bc312350_0;
    %assign/vec4 v000001b0bc315870_0, 0;
    %load/vec4 v000001b0bc313930_0;
    %assign/vec4 v000001b0bc315a50_0, 0;
    %load/vec4 v000001b0bc3125d0_0;
    %assign/vec4 v000001b0bc3152d0_0, 0;
    %load/vec4 v000001b0bc3120d0_0;
    %assign/vec4 v000001b0bc3159b0_0, 0;
    %load/vec4 v000001b0bc3141f0_0;
    %assign/vec4 v000001b0bc3157d0_0, 0;
    %load/vec4 v000001b0bc312670_0;
    %assign/vec4 v000001b0bc315370_0, 0;
    %load/vec4 v000001b0bc3132f0_0;
    %assign/vec4 v000001b0bc314ab0_0, 0;
    %load/vec4 v000001b0bc314010_0;
    %assign/vec4 v000001b0bc314b50_0, 0;
    %load/vec4 v000001b0bc312530_0;
    %assign/vec4 v000001b0bc3155f0_0, 0;
    %load/vec4 v000001b0bc314650_0;
    %assign/vec4 v000001b0bc315e10_0, 0;
    %load/vec4 v000001b0bc313610_0;
    %assign/vec4 v000001b0bc315af0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc315e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3155f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3157d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3159b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3152d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc315b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3148d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc314790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc315550_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc315d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc314970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc314830_0, 0;
    %assign/vec4 v000001b0bc315910_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b0bc310f10;
T_12 ;
    %wait E_000001b0bc28be70;
    %load/vec4 v000001b0bc31ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3122b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc313d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc312ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3131b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc312df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3146f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc312210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc313070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc312e90_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0bc312030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc313cf0_0, 0;
    %assign/vec4 v000001b0bc313c50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b0bc31cc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b0bc3139d0_0;
    %assign/vec4 v000001b0bc313c50_0, 0;
    %load/vec4 v000001b0bc312990_0;
    %assign/vec4 v000001b0bc313cf0_0, 0;
    %load/vec4 v000001b0bc3128f0_0;
    %assign/vec4 v000001b0bc312030_0, 0;
    %load/vec4 v000001b0bc313b10_0;
    %assign/vec4 v000001b0bc312e90_0, 0;
    %load/vec4 v000001b0bc313bb0_0;
    %assign/vec4 v000001b0bc313070_0, 0;
    %load/vec4 v000001b0bc3140b0_0;
    %assign/vec4 v000001b0bc312210_0, 0;
    %load/vec4 v000001b0bc314470_0;
    %assign/vec4 v000001b0bc3146f0_0, 0;
    %load/vec4 v000001b0bc3145b0_0;
    %assign/vec4 v000001b0bc312df0_0, 0;
    %load/vec4 v000001b0bc312f30_0;
    %assign/vec4 v000001b0bc3131b0_0, 0;
    %load/vec4 v000001b0bc3127b0_0;
    %assign/vec4 v000001b0bc313110_0, 0;
    %load/vec4 v000001b0bc3143d0_0;
    %assign/vec4 v000001b0bc313e30_0, 0;
    %load/vec4 v000001b0bc313a70_0;
    %assign/vec4 v000001b0bc314150_0, 0;
    %load/vec4 v000001b0bc312710_0;
    %assign/vec4 v000001b0bc312d50_0, 0;
    %load/vec4 v000001b0bc312850_0;
    %assign/vec4 v000001b0bc313390_0, 0;
    %load/vec4 v000001b0bc3123f0_0;
    %assign/vec4 v000001b0bc312b70_0, 0;
    %load/vec4 v000001b0bc312a30_0;
    %assign/vec4 v000001b0bc312490_0, 0;
    %load/vec4 v000001b0bc313250_0;
    %assign/vec4 v000001b0bc313f70_0, 0;
    %load/vec4 v000001b0bc3134d0_0;
    %assign/vec4 v000001b0bc312cb0_0, 0;
    %load/vec4 v000001b0bc3137f0_0;
    %assign/vec4 v000001b0bc312ad0_0, 0;
    %load/vec4 v000001b0bc312fd0_0;
    %assign/vec4 v000001b0bc313d90_0, 0;
    %load/vec4 v000001b0bc313570_0;
    %assign/vec4 v000001b0bc3122b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3122b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc313d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc312ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc312d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc314150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc313110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3131b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc312df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3146f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc312210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc313070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc312e90_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0bc312030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc313cf0_0, 0;
    %assign/vec4 v000001b0bc313c50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b0bc1131c0;
T_13 ;
    %wait E_000001b0bc28bff0;
    %load/vec4 v000001b0bc307bb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b0bc3086f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b0bc0c9cb0;
T_14 ;
    %wait E_000001b0bc28bc70;
    %load/vec4 v000001b0bc307250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b0bc308330_0;
    %pad/u 33;
    %load/vec4 v000001b0bc3063f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b0bc306850_0, 0;
    %assign/vec4 v000001b0bc308650_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b0bc3063f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b0bc308650_0;
    %load/vec4 v000001b0bc3063f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b0bc308330_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b0bc3063f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b0bc3063f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b0bc308650_0, 0;
    %load/vec4 v000001b0bc308330_0;
    %ix/getv 4, v000001b0bc3063f0_0;
    %shiftl 4;
    %assign/vec4 v000001b0bc306850_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b0bc3063f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b0bc308650_0;
    %load/vec4 v000001b0bc3063f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b0bc308330_0;
    %load/vec4 v000001b0bc3063f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b0bc3063f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b0bc308650_0, 0;
    %load/vec4 v000001b0bc308330_0;
    %ix/getv 4, v000001b0bc3063f0_0;
    %shiftr 4;
    %assign/vec4 v000001b0bc306850_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc308650_0, 0;
    %load/vec4 v000001b0bc308330_0;
    %load/vec4 v000001b0bc3063f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b0bc306850_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0bc308650_0, 0;
    %load/vec4 v000001b0bc3063f0_0;
    %load/vec4 v000001b0bc308330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b0bc306850_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b0bc0a61d0;
T_15 ;
    %wait E_000001b0bc28c370;
    %load/vec4 v000001b0bc303d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b0bc303100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3027a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc3023e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc304280_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0bc3039c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc3037e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc3036a0_0, 0;
    %assign/vec4 v000001b0bc3025c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b0bc2241e0_0;
    %assign/vec4 v000001b0bc3025c0_0, 0;
    %load/vec4 v000001b0bc304320_0;
    %assign/vec4 v000001b0bc3036a0_0, 0;
    %load/vec4 v000001b0bc304140_0;
    %assign/vec4 v000001b0bc3037e0_0, 0;
    %load/vec4 v000001b0bc20ef20_0;
    %assign/vec4 v000001b0bc3039c0_0, 0;
    %load/vec4 v000001b0bc224460_0;
    %assign/vec4 v000001b0bc304280_0, 0;
    %load/vec4 v000001b0bc20ee80_0;
    %assign/vec4 v000001b0bc3023e0_0, 0;
    %load/vec4 v000001b0bc303060_0;
    %assign/vec4 v000001b0bc3027a0_0, 0;
    %load/vec4 v000001b0bc303380_0;
    %assign/vec4 v000001b0bc303100_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b0bc311b90;
T_16 ;
    %wait E_000001b0bc28c630;
    %load/vec4 v000001b0bc32e670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b0bc32e0d0_0;
    %load/vec4 v000001b0bc32fe30_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b0bc311b90;
T_17 ;
    %wait E_000001b0bc28c630;
    %load/vec4 v000001b0bc32fe30_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001b0bc32e850, 4;
    %assign/vec4 v000001b0bc32ee90_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b0bc311b90;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc32ed50_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b0bc32ed50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0bc32ed50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %load/vec4 v000001b0bc32ed50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0bc32ed50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0bc32e850, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b0bc311b90;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0bc32ed50_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b0bc32ed50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b0bc32ed50_0;
    %load/vec4a v000001b0bc32e850, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b0bc32ed50_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b0bc32ed50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0bc32ed50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b0bc311d20;
T_20 ;
    %wait E_000001b0bc28c8b0;
    %load/vec4 v000001b0bc32f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b0bc32f070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc32d9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc32dc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0bc32f7f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0bc3300b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0bc330010_0, 0;
    %assign/vec4 v000001b0bc32ef30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b0bc32ff70_0;
    %assign/vec4 v000001b0bc32ef30_0, 0;
    %load/vec4 v000001b0bc32e530_0;
    %assign/vec4 v000001b0bc330010_0, 0;
    %load/vec4 v000001b0bc32e3f0_0;
    %assign/vec4 v000001b0bc32f7f0_0, 0;
    %load/vec4 v000001b0bc32f930_0;
    %assign/vec4 v000001b0bc3300b0_0, 0;
    %load/vec4 v000001b0bc32e8f0_0;
    %assign/vec4 v000001b0bc32dc70_0, 0;
    %load/vec4 v000001b0bc32def0_0;
    %assign/vec4 v000001b0bc32f070_0, 0;
    %load/vec4 v000001b0bc32e7b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b0bc32d9f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b0bc0e96f0;
T_21 ;
    %wait E_000001b0bc28be30;
    %load/vec4 v000001b0bc344d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b0bc344500_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b0bc344500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b0bc344500_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b0bc0d9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0bc344e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0bc342840_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b0bc0d9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b0bc344e60_0;
    %inv;
    %assign/vec4 v000001b0bc344e60_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b0bc0d9fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0bc342840_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0bc342840_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b0bc3432e0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
