

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Wed Dec  5 01:56:15 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.159|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  141|  67597|  141|  67597|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  140|  67596| 14 ~ 262 |          -|          -| 10 ~ 258 |    no    |
        | + loop_width  |   11|    259|         3|          1|          1| 10 ~ 258 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1260|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     234|      90|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|     436|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|     670|    1488|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------------+---------+-------+----+----+
    |Haaris_Core_mux_3UhA_U293  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U294  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U295  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U296  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U297  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U298  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    +---------------------------+----------------------+---------+-------+----+----+
    |Total                      |                      |        0|      0| 234|  90|
    +---------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|   768|   24|     3|         6144|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_517_p2               |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_251_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_495_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_assign_13_1_i_fu_347_p2         |     +    |      0|  0|  39|           3|          32|
    |p_assign_13_2_i_fu_393_p2         |     +    |      0|  0|  39|           3|          32|
    |p_neg393_i_i_i_fu_240_p2          |     +    |      0|  0|  39|          32|           2|
    |tmp_442_i_fu_301_p2               |     +    |      0|  0|  39|           2|          32|
    |tmp_48_i_fu_228_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_49_i_fu_234_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_i_fu_222_p2                   |     +    |      0|  0|  39|          32|           2|
    |col_assign_3_fu_571_p2            |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_1_i_fu_464_p2       |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_2_i_fu_481_p2       |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_i_fu_447_p2         |     -    |      0|  0|  39|          32|          32|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_309                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_61                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op123_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_read_state4    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_1_i_fu_372_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_2_i_fu_418_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_i_fu_326_p2      |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_fu_592_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_i_fu_542_p2         |    and   |      0|  0|   2|           1|           1|
    |exitcond388_i_i_i_fu_490_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond389_i_i_i_fu_246_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp2_fu_511_p2                   |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_278_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |tmp_417_2_i_fu_290_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_417_i_fu_284_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_439_i_fu_296_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_1_i_fu_367_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_2_i_fu_413_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_i_fu_321_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_463_0_1_i_fu_741_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_0_2_i_fu_755_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_1_i_fu_783_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_2_i_fu_829_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_i_fu_769_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_1_i_fu_853_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_2_i_fu_867_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_i_fu_839_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_50_i_fu_257_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_53_i_fu_537_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_576_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_617_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_635_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_653_p3       |  select  |      0|  0|   8|           1|           8|
    |p_assign_14_1_i_fu_386_p3         |  select  |      0|  0|  32|           1|           1|
    |p_assign_14_2_i_fu_432_p3         |  select  |      0|  0|  32|           1|           1|
    |p_assign_14_i_fu_340_p3           |  select  |      0|  0|  32|           1|           1|
    |p_assign_2_fu_556_p3              |  select  |      0|  0|  32|           1|           1|
    |p_dst_data_stream_V_din           |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_64_fu_686_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_65_fu_704_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_66_fu_722_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_1_fu_761_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_2_fu_775_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_3_fu_789_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_4_fu_833_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_5_fu_845_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_6_fu_859_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_s_fu_747_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_563_p3                       |  select  |      0|  0|  32|           1|          32|
    |y_3_1_i_fu_456_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_3_2_i_fu_473_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_3_i_fu_439_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |rev13_fu_361_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev14_fu_407_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev15_fu_531_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_315_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_387_not_i_fu_262_p2           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1260|         820|         861|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |t_V_16_reg_211             |   9|          2|   32|         64|
    |t_V_reg_200                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 138|         29|   88|        195|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |brmerge_i_reg_1055                        |   1|   0|    1|          0|
    |cols_reg_958                              |  32|   0|   32|          0|
    |exitcond388_i_i_i_reg_1042                |   1|   0|    1|          0|
    |exitcond388_i_i_i_reg_1042_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_reg_993                               |  32|   0|   32|          0|
    |icmp_reg_1007                             |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1062               |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1075               |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1081               |   8|   0|    8|          0|
    |or_cond_i_i_i_i_reg_1051                  |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1087                    |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1087_pp0_iter1_reg      |   1|   0|    1|          0|
    |p_neg393_i_i_i_reg_979                    |  32|   0|   32|          0|
    |right_border_buf_0_10_fu_102              |   8|   0|    8|          0|
    |right_border_buf_0_11_fu_106              |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_98                |   8|   0|    8|          0|
    |src_kernel_win_0_va_59_fu_78              |   8|   0|    8|          0|
    |src_kernel_win_0_va_60_fu_82              |   8|   0|    8|          0|
    |src_kernel_win_0_va_61_fu_86              |   8|   0|    8|          0|
    |src_kernel_win_0_va_62_fu_90              |   8|   0|    8|          0|
    |src_kernel_win_0_va_63_fu_94              |   8|   0|    8|          0|
    |src_kernel_win_0_va_64_reg_1091           |   8|   0|    8|          0|
    |src_kernel_win_0_va_65_reg_1098           |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_74                 |   8|   0|    8|          0|
    |stop_row_reg_949                          |  32|   0|   32|          0|
    |t_V_16_reg_211                            |  32|   0|   32|          0|
    |t_V_reg_200                               |  32|   0|   32|          0|
    |temp_0_i_i_i_059_i_3_reg_1104             |   8|   0|    8|          0|
    |tmp_105_reg_1027                          |   2|   0|    2|          0|
    |tmp_106_reg_1032                          |   2|   0|    2|          0|
    |tmp_107_reg_1037                          |   2|   0|    2|          0|
    |tmp_111_reg_1068                          |   2|   0|    2|          0|
    |tmp_387_not_i_reg_1002                    |   1|   0|    1|          0|
    |tmp_417_2_i_reg_1016                      |   1|   0|    1|          0|
    |tmp_417_i_reg_1012                        |   1|   0|    1|          0|
    |tmp_439_i_reg_1020                        |   1|   0|    1|          0|
    |tmp_48_i_reg_968                          |  32|   0|   32|          0|
    |tmp_49_i_reg_973                          |  32|   0|   32|          0|
    |tmp_50_i_reg_998                          |   1|   0|    1|          0|
    |tmp_i_reg_963                             |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 436|   0|  436|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Dilate       | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i_i_i)
3 --> 
	6  / (exitcond388_i_i_i)
	4  / (!exitcond388_i_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_59 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_60 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_61 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_62 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_63 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.99ns)   --->   "%k_buf_0_val_3 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 18 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%k_buf_0_val_4 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 19 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%k_buf_0_val_5 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 20 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%stop_row = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 23 'read' 'stop_row' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1172->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 24 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 25 'specregionbegin' 'rbegin_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rend_i_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i_i) nounwind"   --->   Operation 26 'specregionend' 'rend_i_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.57ns)   --->   "%tmp_i = add i32 %cols, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 27 'add' 'tmp_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.57ns)   --->   "%tmp_48_i = add i32 %stop_row, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 28 'add' 'tmp_48_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.57ns)   --->   "%tmp_49_i = add i32 %cols, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 29 'add' 'tmp_49_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.57ns)   --->   "%p_neg393_i_i_i = add i32 %stop_row, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 30 'add' 'p_neg393_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 32 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.31ns)   --->   "%exitcond389_i_i_i = icmp eq i32 %t_V, %tmp_48_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 33 'icmp' 'exitcond389_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 258, i64 0)"   --->   Operation 34 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 35 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i_i_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 37 'specloopname' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_68_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 38 'specregionbegin' 'tmp_68_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.31ns)   --->   "%tmp_50_i = icmp ult i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 39 'icmp' 'tmp_50_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%tmp_387_not_i = xor i1 %tmp_50_i, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 40 'xor' 'tmp_387_not_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 42 'icmp' 'icmp' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.31ns)   --->   "%tmp_417_i = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 43 'icmp' 'tmp_417_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.31ns)   --->   "%tmp_417_2_i = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 44 'icmp' 'tmp_417_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.31ns)   --->   "%tmp_439_i = icmp ugt i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 45 'icmp' 'tmp_439_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.57ns)   --->   "%tmp_442_i = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 46 'add' 'tmp_442_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_442_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 47 'bitselect' 'tmp_99' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%rev = xor i1 %tmp_99, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 48 'xor' 'rev' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.31ns)   --->   "%tmp_444_i = icmp slt i32 %tmp_442_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 49 'icmp' 'tmp_444_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%or_cond_i423_i_i_i = and i1 %tmp_444_i, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 50 'and' 'or_cond_i423_i_i_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_442_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 51 'bitselect' 'tmp_100' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%p_assign_14_i = select i1 %tmp_100, i32 0, i32 %p_neg393_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 52 'select' 'p_assign_14_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.57ns)   --->   "%p_assign_13_1_i = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 53 'add' 'p_assign_13_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 54 'bitselect' 'tmp_101' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%rev13 = xor i1 %tmp_101, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 55 'xor' 'rev13' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.31ns)   --->   "%tmp_444_1_i = icmp slt i32 %p_assign_13_1_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 56 'icmp' 'tmp_444_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%or_cond_i423_i_i_1_i = and i1 %tmp_444_1_i, %rev13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 57 'and' 'or_cond_i423_i_i_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 58 'bitselect' 'tmp_102' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%p_assign_14_1_i = select i1 %tmp_102, i32 0, i32 %p_neg393_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 59 'select' 'p_assign_14_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.57ns)   --->   "%p_assign_13_2_i = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 60 'add' 'p_assign_13_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 61 'bitselect' 'tmp_103' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%rev14 = xor i1 %tmp_103, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 62 'xor' 'rev14' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.31ns)   --->   "%tmp_444_2_i = icmp slt i32 %p_assign_13_2_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 63 'icmp' 'tmp_444_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%or_cond_i423_i_i_2_i = and i1 %tmp_444_2_i, %rev14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 64 'and' 'or_cond_i423_i_i_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 65 'bitselect' 'tmp_104' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%p_assign_14_2_i = select i1 %tmp_104, i32 0, i32 %p_neg393_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 66 'select' 'p_assign_14_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_i)   --->   "%y_3_i = select i1 %or_cond_i423_i_i_i, i32 %tmp_442_i, i32 %p_assign_14_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 67 'select' 'y_3_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_19_i = sub i32 %p_neg393_i_i_i, %y_3_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 68 'sub' 'row_assign_19_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i32 %row_assign_19_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 69 'trunc' 'tmp_105' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_1_i)   --->   "%y_3_1_i = select i1 %or_cond_i423_i_i_1_i, i32 %p_assign_13_1_i, i32 %p_assign_14_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 70 'select' 'y_3_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_19_1_i = sub i32 %p_neg393_i_i_i, %y_3_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 71 'sub' 'row_assign_19_1_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %row_assign_19_1_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 72 'trunc' 'tmp_106' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_2_i)   --->   "%y_3_2_i = select i1 %or_cond_i423_i_i_2_i, i32 %p_assign_13_2_i, i32 %p_assign_14_2_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 73 'select' 'y_3_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_19_2_i = sub i32 %p_neg393_i_i_i, %y_3_2_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 74 'sub' 'row_assign_19_2_i' <Predicate = (!exitcond389_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %row_assign_19_2_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 75 'trunc' 'tmp_107' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 76 'br' <Predicate = (!exitcond389_i_i_i)> <Delay = 0.97>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 77 'ret' <Predicate = (exitcond389_i_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%t_V_16 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge413.i.i.i ]"   --->   Operation 78 'phi' 't_V_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.31ns)   --->   "%exitcond388_i_i_i = icmp eq i32 %t_V_16, %tmp_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 79 'icmp' 'exitcond388_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 258, i64 0)"   --->   Operation 80 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_16, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 81 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i_i_i, label %5, label %.critedge.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_108 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_16, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 83 'partselect' 'tmp_108' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.30ns)   --->   "%icmp2 = icmp ne i31 %tmp_108, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 84 'icmp' 'icmp2' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.57ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 85 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i_i)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 86 'bitselect' 'tmp_109' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i_i)   --->   "%rev15 = xor i1 %tmp_109, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 87 'xor' 'rev15' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.31ns)   --->   "%tmp_53_i = icmp slt i32 %ImagLoc_x, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 88 'icmp' 'tmp_53_i' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i_i_i_i = and i1 %tmp_53_i, %rev15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 89 'and' 'or_cond_i_i_i_i' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 90 'bitselect' 'tmp_110' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_2 = select i1 %tmp_110, i32 0, i32 %tmp_49_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 91 'select' 'p_assign_2' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.45ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 92 'select' 'x' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.57ns)   --->   "%col_assign_3 = sub i32 %tmp_49_i, %x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 93 'sub' 'col_assign_3' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.46ns)   --->   "%brmerge_i = or i1 %tmp_53_i, %tmp_387_not_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 94 'or' 'brmerge_i' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_402_i = zext i32 %x to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 95 'zext' 'tmp_402_i' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [256 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_402_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 96 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 97 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %col_assign_3 to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 98 'trunc' 'tmp_111' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [256 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_402_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 99 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 100 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [256 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_402_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 101 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 102 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i, label %3, label %._crit_edge406.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 103 'br' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit422.i.i.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 104 'br' <Predicate = (!exitcond388_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_417_i, label %"operator().exit464.i.i.0.i", label %._crit_edge408.i.i.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 105 'br' <Predicate = (!exitcond388_i_i_i & or_cond_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_417_2_i, label %"operator().exit464.i.i.2.i", label %._crit_edge408.i.i.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 106 'br' <Predicate = (!exitcond388_i_i_i & or_cond_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i_ifconv"   --->   Operation 107 'br' <Predicate = (!exitcond388_i_i_i & or_cond_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_50_i, label %.preheader390.i.i.preheader.0.i, label %._crit_edge406.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 108 'br' <Predicate = (!exitcond388_i_i_i & or_cond_i_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.46ns)   --->   "%or_cond_i_i_i = and i1 %icmp, %icmp2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 109 'and' 'or_cond_i_i_i' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %._crit_edge.i470.i.i.0.0.i, label %._crit_edge413.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 110 'br' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s"   --->   Operation 111 'load' 'right_border_buf_0_12' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_10"   --->   Operation 112 'load' 'right_border_buf_0_13' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = load i8* %right_border_buf_0_11"   --->   Operation 113 'load' 'right_border_buf_0_14' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 114 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_12, i8 undef, i8 undef, i2 %tmp_111)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 115 'mux' 'tmp_s' <Predicate = (!brmerge_i)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.88ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 116 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 117 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_14, i8 undef, i8 undef, i2 %tmp_111)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 118 'mux' 'tmp_62' <Predicate = (!brmerge_i)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.88ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_62" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 119 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 120 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_13, i8 undef, i8 undef, i2 %tmp_111)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 121 'mux' 'tmp_63' <Predicate = (!brmerge_i)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.88ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_63" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 122 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (2.26ns)   --->   "%tmp_114 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 123 'read' 'tmp_114' <Predicate = (or_cond_i_i_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 124 [1/1] (1.99ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 124 'store' <Predicate = (or_cond_i_i_i_i & !icmp & tmp_417_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 125 [1/1] (1.99ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 125 'store' <Predicate = (or_cond_i_i_i_i & !icmp & tmp_417_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 126 'br' <Predicate = (or_cond_i_i_i_i & !icmp & tmp_417_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.99ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 127 'store' <Predicate = (or_cond_i_i_i_i & !icmp & tmp_417_2_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 128 'br' <Predicate = (or_cond_i_i_i_i & !icmp & tmp_417_2_i)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 129 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 130 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 130 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 131 [1/1] (2.26ns)   --->   "%tmp_113 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 131 'read' 'tmp_113' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 132 [1/1] (1.99ns)   --->   "store i8 %tmp_113, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 132 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 133 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 134 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 135 'store' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 136 'br' <Predicate = (or_cond_i_i_i_i & icmp & tmp_50_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.88ns)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_105)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 137 'mux' 'tmp_64' <Predicate = (tmp_439_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_64 = select i1 %tmp_439_i, i8 %tmp_64, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 138 'select' 'src_kernel_win_0_va_64' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.88ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_106)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 139 'mux' 'tmp_65' <Predicate = (tmp_439_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_65 = select i1 %tmp_439_i, i8 %tmp_65, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 140 'select' 'src_kernel_win_0_va_65' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.88ns)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_107)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 141 'mux' 'tmp_66' <Predicate = (tmp_439_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_66 = select i1 %tmp_439_i, i8 %tmp_66, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 142 'select' 'src_kernel_win_0_va_66' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_69 = load i8* %src_kernel_win_0_va_60" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 143 'load' 'src_kernel_win_0_va_69' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_70 = load i8* %src_kernel_win_0_va_61" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 144 'load' 'src_kernel_win_0_va_70' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_71 = load i8* %src_kernel_win_0_va_62" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 145 'load' 'src_kernel_win_0_va_71' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_72 = load i8* %src_kernel_win_0_va_63" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 146 'load' 'src_kernel_win_0_va_72' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.98ns)   --->   "%tmp_463_0_1_i = icmp ugt i8 %src_kernel_win_0_va_71, %src_kernel_win_0_va_72" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 147 'icmp' 'tmp_463_0_1_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_s = select i1 %tmp_463_0_1_i, i8 %src_kernel_win_0_va_71, i8 %src_kernel_win_0_va_72" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 148 'select' 'temp_0_i_i_i_059_i_s' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.98ns)   --->   "%tmp_463_0_2_i = icmp ugt i8 %src_kernel_win_0_va_66, %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 149 'icmp' 'tmp_463_0_2_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_1 = select i1 %tmp_463_0_2_i, i8 %src_kernel_win_0_va_66, i8 %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 150 'select' 'temp_0_i_i_i_059_i_1' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.98ns)   --->   "%tmp_463_1_i = icmp ugt i8 %src_kernel_win_0_va_70, %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 151 'icmp' 'tmp_463_1_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_2 = select i1 %tmp_463_1_i, i8 %src_kernel_win_0_va_70, i8 %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 152 'select' 'temp_0_i_i_i_059_i_2' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.98ns)   --->   "%tmp_463_1_1_i = icmp ugt i8 %src_kernel_win_0_va_69, %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 153 'icmp' 'tmp_463_1_1_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_3 = select i1 %tmp_463_1_1_i, i8 %src_kernel_win_0_va_69, i8 %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 154 'select' 'temp_0_i_i_i_059_i_3' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_74 = load i8* %src_kernel_win_0_va_60" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 155 'load' 'src_kernel_win_0_va_74' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_75 = load i8* %src_kernel_win_0_va_62" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 156 'load' 'src_kernel_win_0_va_75' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_75, i8* %src_kernel_win_0_va_63" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 157 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_66, i8* %src_kernel_win_0_va_62" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 158 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_74, i8* %src_kernel_win_0_va_61" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 159 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_65, i8* %src_kernel_win_0_va_60" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 160 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 162 'specregionbegin' 'tmp_69_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 163 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_67 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 165 'load' 'src_kernel_win_0_va_67' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_68 = load i8* %src_kernel_win_0_va_59" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 166 'load' 'src_kernel_win_0_va_68' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.98ns)   --->   "%tmp_463_1_2_i = icmp ugt i8 %src_kernel_win_0_va_65, %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 167 'icmp' 'tmp_463_1_2_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_4 = select i1 %tmp_463_1_2_i, i8 %src_kernel_win_0_va_65, i8 %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 168 'select' 'temp_0_i_i_i_059_i_4' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.98ns)   --->   "%tmp_463_2_i = icmp ugt i8 %src_kernel_win_0_va_68, %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 169 'icmp' 'tmp_463_2_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_5 = select i1 %tmp_463_2_i, i8 %src_kernel_win_0_va_68, i8 %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 170 'select' 'temp_0_i_i_i_059_i_5' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.98ns)   --->   "%tmp_463_2_1_i = icmp ugt i8 %src_kernel_win_0_va_67, %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 171 'icmp' 'tmp_463_2_1_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_6 = select i1 %tmp_463_2_1_i, i8 %src_kernel_win_0_va_67, i8 %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 172 'select' 'temp_0_i_i_i_059_i_6' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.98ns)   --->   "%tmp_463_2_2_i = icmp ugt i8 %src_kernel_win_0_va_64, %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 173 'icmp' 'tmp_463_2_2_i' <Predicate = (or_cond_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.35ns)   --->   "%tmp_12 = select i1 %tmp_463_2_2_i, i8 %src_kernel_win_0_va_64, i8 %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 174 'select' 'tmp_12' <Predicate = (or_cond_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_12)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 175 'write' <Predicate = (or_cond_i_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 176 'br' <Predicate = (or_cond_i_i_i)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_73 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 177 'load' 'src_kernel_win_0_va_73' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_69_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_73, i8* %src_kernel_win_0_va_59" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 179 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_64, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 180 'store' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 181 'br' <Predicate = (!exitcond388_i_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_68_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 182 'specregionend' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_59 (alloca           ) [ 0011111]
src_kernel_win_0_va_60 (alloca           ) [ 0011111]
src_kernel_win_0_va_61 (alloca           ) [ 0011111]
src_kernel_win_0_va_62 (alloca           ) [ 0011111]
src_kernel_win_0_va_63 (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_10  (alloca           ) [ 0011111]
right_border_buf_0_11  (alloca           ) [ 0011111]
StgValue_16            (specinterface    ) [ 0000000]
StgValue_17            (specinterface    ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
StgValue_21            (specinterface    ) [ 0000000]
StgValue_22            (specinterface    ) [ 0000000]
stop_row               (read             ) [ 0011111]
cols                   (read             ) [ 0011111]
rbegin_i_i_i_i         (specregionbegin  ) [ 0000000]
rend_i_i_i_0_i         (specregionend    ) [ 0000000]
tmp_i                  (add              ) [ 0011111]
tmp_48_i               (add              ) [ 0011111]
tmp_49_i               (add              ) [ 0011111]
p_neg393_i_i_i         (add              ) [ 0011111]
StgValue_31            (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
exitcond389_i_i_i      (icmp             ) [ 0011111]
StgValue_34            (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
StgValue_36            (br               ) [ 0000000]
StgValue_37            (specloopname     ) [ 0000000]
tmp_68_i               (specregionbegin  ) [ 0001111]
tmp_50_i               (icmp             ) [ 0001110]
tmp_387_not_i          (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp                   (icmp             ) [ 0001110]
tmp_417_i              (icmp             ) [ 0001110]
tmp_417_2_i            (icmp             ) [ 0001110]
tmp_439_i              (icmp             ) [ 0001110]
tmp_442_i              (add              ) [ 0000000]
tmp_99                 (bitselect        ) [ 0000000]
rev                    (xor              ) [ 0000000]
tmp_444_i              (icmp             ) [ 0000000]
or_cond_i423_i_i_i     (and              ) [ 0000000]
tmp_100                (bitselect        ) [ 0000000]
p_assign_14_i          (select           ) [ 0000000]
p_assign_13_1_i        (add              ) [ 0000000]
tmp_101                (bitselect        ) [ 0000000]
rev13                  (xor              ) [ 0000000]
tmp_444_1_i            (icmp             ) [ 0000000]
or_cond_i423_i_i_1_i   (and              ) [ 0000000]
tmp_102                (bitselect        ) [ 0000000]
p_assign_14_1_i        (select           ) [ 0000000]
p_assign_13_2_i        (add              ) [ 0000000]
tmp_103                (bitselect        ) [ 0000000]
rev14                  (xor              ) [ 0000000]
tmp_444_2_i            (icmp             ) [ 0000000]
or_cond_i423_i_i_2_i   (and              ) [ 0000000]
tmp_104                (bitselect        ) [ 0000000]
p_assign_14_2_i        (select           ) [ 0000000]
y_3_i                  (select           ) [ 0000000]
row_assign_19_i        (sub              ) [ 0000000]
tmp_105                (trunc            ) [ 0001110]
y_3_1_i                (select           ) [ 0000000]
row_assign_19_1_i      (sub              ) [ 0000000]
tmp_106                (trunc            ) [ 0001110]
y_3_2_i                (select           ) [ 0000000]
row_assign_19_2_i      (sub              ) [ 0000000]
tmp_107                (trunc            ) [ 0001110]
StgValue_76            (br               ) [ 0011111]
StgValue_77            (ret              ) [ 0000000]
t_V_16                 (phi              ) [ 0001000]
exitcond388_i_i_i      (icmp             ) [ 0011111]
StgValue_80            (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
StgValue_82            (br               ) [ 0000000]
tmp_108                (partselect       ) [ 0000000]
icmp2                  (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_109                (bitselect        ) [ 0000000]
rev15                  (xor              ) [ 0000000]
tmp_53_i               (icmp             ) [ 0000000]
or_cond_i_i_i_i        (and              ) [ 0011111]
tmp_110                (bitselect        ) [ 0000000]
p_assign_2             (select           ) [ 0000000]
x                      (select           ) [ 0000000]
col_assign_3           (sub              ) [ 0000000]
brmerge_i              (or               ) [ 0001100]
tmp_402_i              (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
tmp_111                (trunc            ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
StgValue_103           (br               ) [ 0000000]
StgValue_104           (br               ) [ 0000000]
StgValue_105           (br               ) [ 0000000]
StgValue_106           (br               ) [ 0000000]
StgValue_107           (br               ) [ 0000000]
StgValue_108           (br               ) [ 0000000]
or_cond_i_i_i          (and              ) [ 0001110]
StgValue_110           (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
right_border_buf_0_14  (load             ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
tmp_s                  (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_62                 (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_63                 (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_114                (read             ) [ 0000000]
StgValue_124           (store            ) [ 0000000]
StgValue_125           (store            ) [ 0000000]
StgValue_126           (br               ) [ 0000000]
StgValue_127           (store            ) [ 0000000]
StgValue_128           (br               ) [ 0000000]
StgValue_129           (store            ) [ 0000000]
StgValue_130           (store            ) [ 0000000]
tmp_113                (read             ) [ 0000000]
StgValue_132           (store            ) [ 0000000]
StgValue_133           (store            ) [ 0000000]
StgValue_134           (store            ) [ 0000000]
StgValue_135           (store            ) [ 0000000]
StgValue_136           (br               ) [ 0000000]
tmp_64                 (mux              ) [ 0000000]
src_kernel_win_0_va_64 (select           ) [ 0001010]
tmp_65                 (mux              ) [ 0000000]
src_kernel_win_0_va_65 (select           ) [ 0001010]
tmp_66                 (mux              ) [ 0000000]
src_kernel_win_0_va_66 (select           ) [ 0000000]
src_kernel_win_0_va_69 (load             ) [ 0000000]
src_kernel_win_0_va_70 (load             ) [ 0000000]
src_kernel_win_0_va_71 (load             ) [ 0000000]
src_kernel_win_0_va_72 (load             ) [ 0000000]
tmp_463_0_1_i          (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_s   (select           ) [ 0000000]
tmp_463_0_2_i          (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_1   (select           ) [ 0000000]
tmp_463_1_i            (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_2   (select           ) [ 0000000]
tmp_463_1_1_i          (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_3   (select           ) [ 0001010]
src_kernel_win_0_va_74 (load             ) [ 0000000]
src_kernel_win_0_va_75 (load             ) [ 0000000]
StgValue_157           (store            ) [ 0000000]
StgValue_158           (store            ) [ 0000000]
StgValue_159           (store            ) [ 0000000]
StgValue_160           (store            ) [ 0000000]
StgValue_161           (specloopname     ) [ 0000000]
tmp_69_i               (specregionbegin  ) [ 0000000]
StgValue_163           (specpipeline     ) [ 0000000]
StgValue_164           (specloopname     ) [ 0000000]
src_kernel_win_0_va_67 (load             ) [ 0000000]
src_kernel_win_0_va_68 (load             ) [ 0000000]
tmp_463_1_2_i          (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_4   (select           ) [ 0000000]
tmp_463_2_i            (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_5   (select           ) [ 0000000]
tmp_463_2_1_i          (icmp             ) [ 0000000]
temp_0_i_i_i_059_i_6   (select           ) [ 0000000]
tmp_463_2_2_i          (icmp             ) [ 0000000]
tmp_12                 (select           ) [ 0000000]
StgValue_175           (write            ) [ 0000000]
StgValue_176           (br               ) [ 0000000]
src_kernel_win_0_va_73 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
StgValue_179           (store            ) [ 0000000]
StgValue_180           (store            ) [ 0000000]
StgValue_181           (br               ) [ 0011111]
empty_160              (specregionend    ) [ 0000000]
StgValue_183           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="src_kernel_win_0_va_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="src_kernel_win_0_va_59_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_59/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="src_kernel_win_0_va_60_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_60/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_kernel_win_0_va_61_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_61/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_kernel_win_0_va_62_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_62/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_kernel_win_0_va_63_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_63/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="right_border_buf_0_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="right_border_buf_0_10_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_10/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="right_border_buf_0_11_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_11/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_buf_0_val_3_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_buf_0_val_4_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="k_buf_0_val_5_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stop_row_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_row/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cols_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_114/4 tmp_113/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_175_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_buf_0_val_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="1"/>
<pin id="193" dir="0" index="4" bw="8" slack="0"/>
<pin id="194" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
<pin id="196" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_127/4 StgValue_132/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="k_buf_0_val_4_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="1"/>
<pin id="188" dir="0" index="4" bw="8" slack="0"/>
<pin id="189" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
<pin id="191" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_125/4 StgValue_130/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="k_buf_0_val_5_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="1"/>
<pin id="183" dir="0" index="4" bw="8" slack="0"/>
<pin id="184" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
<pin id="186" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_124/4 StgValue_129/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="t_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="t_V_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="t_V_16_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_16 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="t_V_16_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_16/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_48_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_49_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_neg393_i_i_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg393_i_i_i/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond389_i_i_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i_i_i/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_50_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50_i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_387_not_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_387_not_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="0" index="1" bw="31" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_417_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_417_i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_417_2_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_417_2_i/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_439_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_439_i/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_442_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_442_i/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_99_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="rev_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_444_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_444_i/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_cond_i423_i_i_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i423_i_i_i/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_100_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_assign_14_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="1"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_14_i/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_assign_13_1_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_13_1_i/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_101_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="rev13_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev13/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_444_1_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_444_1_i/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_cond_i423_i_i_1_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i423_i_i_1_i/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_102_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_assign_14_1_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="1"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_14_1_i/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_assign_13_2_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_13_2_i/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_103_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="rev14_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev14/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_444_2_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_444_2_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_cond_i423_i_i_2_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i423_i_i_2_i/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_104_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_assign_14_2_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="1"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_14_2_i/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="y_3_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3_i/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="row_assign_19_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_19_i/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_105_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="y_3_1_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3_1_i/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="row_assign_19_1_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_19_1_i/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_106_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="y_3_2_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3_2_i/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="row_assign_19_2_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_19_2_i/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_107_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond388_i_i_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i_i_i/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="j_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_108_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="31" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="31" slack="0"/>
<pin id="513" dir="0" index="1" bw="31" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="ImagLoc_x_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_109_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="rev15_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev15/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_53_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_cond_i_i_i_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_110_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_assign_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="2"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="x_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="col_assign_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_3/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="brmerge_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_402_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_402_i/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_111_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_cond_i_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="right_border_buf_0_12_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="3"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="right_border_buf_0_13_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="3"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="right_border_buf_0_14_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="3"/>
<pin id="605" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_14/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_s_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="0" index="3" bw="1" slack="0"/>
<pin id="611" dir="0" index="4" bw="2" slack="1"/>
<pin id="612" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="col_buf_0_val_0_0_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="0" index="2" bw="8" slack="0"/>
<pin id="621" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_62_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="1" slack="0"/>
<pin id="629" dir="0" index="4" bw="2" slack="1"/>
<pin id="630" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="col_buf_0_val_1_0_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="0"/>
<pin id="639" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_63_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="0" index="3" bw="1" slack="0"/>
<pin id="647" dir="0" index="4" bw="2" slack="1"/>
<pin id="648" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="col_buf_0_val_2_0_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="0" index="2" bw="8" slack="0"/>
<pin id="657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="StgValue_133_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="3"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="StgValue_134_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="3"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="StgValue_135_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="3"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_64_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="0" index="4" bw="2" slack="2"/>
<pin id="681" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="src_kernel_win_0_va_64_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="2"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="0" index="2" bw="8" slack="0"/>
<pin id="690" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_64/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_65_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="0" index="3" bw="8" slack="0"/>
<pin id="698" dir="0" index="4" bw="2" slack="2"/>
<pin id="699" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="src_kernel_win_0_va_65_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_65/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_66_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="0" index="3" bw="8" slack="0"/>
<pin id="716" dir="0" index="4" bw="2" slack="2"/>
<pin id="717" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="src_kernel_win_0_va_66_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="2"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="0" index="2" bw="8" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_66/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="src_kernel_win_0_va_69_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="3"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_69/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="src_kernel_win_0_va_70_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="3"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_70/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="src_kernel_win_0_va_71_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="3"/>
<pin id="737" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_71/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="src_kernel_win_0_va_72_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="3"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_72/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_463_0_1_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_0_1_i/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="temp_0_i_i_i_059_i_s_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="0" index="2" bw="8" slack="0"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_s/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_463_0_2_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_0_2_i/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="temp_0_i_i_i_059_i_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_1/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_463_1_i_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_1_i/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="temp_0_i_i_i_059_i_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="0" index="2" bw="8" slack="0"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_2/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_463_1_1_i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_1_1_i/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="temp_0_i_i_i_059_i_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="0" index="2" bw="8" slack="0"/>
<pin id="793" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_3/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="src_kernel_win_0_va_74_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="3"/>
<pin id="799" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_74/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="src_kernel_win_0_va_75_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="3"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_75/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="StgValue_157_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="3"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="StgValue_158_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="3"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="StgValue_159_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="3"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="StgValue_160_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="3"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="src_kernel_win_0_va_67_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="4"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_67/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="src_kernel_win_0_va_68_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="4"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_68/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_463_1_2_i_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="0" index="1" bw="8" slack="1"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_1_2_i/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="temp_0_i_i_i_059_i_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="1"/>
<pin id="836" dir="0" index="2" bw="8" slack="1"/>
<pin id="837" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_4/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_463_2_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_2_i/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="temp_0_i_i_i_059_i_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_5/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_463_2_1_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_2_1_i/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="temp_0_i_i_i_059_i_6_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_6/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_463_2_2_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="1"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_463_2_2_i/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_12_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="1"/>
<pin id="875" dir="0" index="2" bw="8" slack="0"/>
<pin id="876" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="src_kernel_win_0_va_73_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="4"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_73/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_179_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="4"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_180_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="0" index="1" bw="8" slack="4"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/5 "/>
</bind>
</comp>

<comp id="892" class="1005" name="src_kernel_win_0_va_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="4"/>
<pin id="894" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="899" class="1005" name="src_kernel_win_0_va_59_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="4"/>
<pin id="901" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_59 "/>
</bind>
</comp>

<comp id="905" class="1005" name="src_kernel_win_0_va_60_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="3"/>
<pin id="907" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_60 "/>
</bind>
</comp>

<comp id="912" class="1005" name="src_kernel_win_0_va_61_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="3"/>
<pin id="914" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_61 "/>
</bind>
</comp>

<comp id="918" class="1005" name="src_kernel_win_0_va_62_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="3"/>
<pin id="920" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_62 "/>
</bind>
</comp>

<comp id="925" class="1005" name="src_kernel_win_0_va_63_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="3"/>
<pin id="927" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_63 "/>
</bind>
</comp>

<comp id="931" class="1005" name="right_border_buf_0_s_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="3"/>
<pin id="933" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="937" class="1005" name="right_border_buf_0_10_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="3"/>
<pin id="939" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_10 "/>
</bind>
</comp>

<comp id="943" class="1005" name="right_border_buf_0_11_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="3"/>
<pin id="945" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_11 "/>
</bind>
</comp>

<comp id="949" class="1005" name="stop_row_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stop_row "/>
</bind>
</comp>

<comp id="958" class="1005" name="cols_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="2"/>
<pin id="960" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_i_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_48_i_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_i "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_49_i_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="2"/>
<pin id="975" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49_i "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_neg393_i_i_i_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg393_i_i_i "/>
</bind>
</comp>

<comp id="989" class="1005" name="exitcond389_i_i_i_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i_i_i "/>
</bind>
</comp>

<comp id="993" class="1005" name="i_V_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_50_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_387_not_i_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_387_not_i "/>
</bind>
</comp>

<comp id="1007" class="1005" name="icmp_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_417_i_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_417_i "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_417_2_i_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_417_2_i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_439_i_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="2"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_439_i "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_105_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="2"/>
<pin id="1029" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_106_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="2"/>
<pin id="1034" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_107_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="2" slack="2"/>
<pin id="1039" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="exitcond388_i_i_i_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i_i_i "/>
</bind>
</comp>

<comp id="1046" class="1005" name="j_V_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1051" class="1005" name="or_cond_i_i_i_i_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="1"/>
<pin id="1053" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i_i "/>
</bind>
</comp>

<comp id="1055" class="1005" name="brmerge_i_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="1062" class="1005" name="k_buf_0_val_3_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_111_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="1"/>
<pin id="1070" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="k_buf_0_val_4_addr_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1081" class="1005" name="k_buf_0_val_5_addr_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="1"/>
<pin id="1083" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="or_cond_i_i_i_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="1091" class="1005" name="src_kernel_win_0_va_64_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_64 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="src_kernel_win_0_va_65_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="1"/>
<pin id="1100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_65 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="temp_0_i_i_i_059_i_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="134" pin="2"/><net_sink comp="177" pin=4"/></net>

<net id="192"><net_src comp="134" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="153" pin=4"/></net>

<net id="198"><net_src comp="165" pin="3"/><net_sink comp="177" pin=4"/></net>

<net id="199"><net_src comp="153" pin="3"/><net_sink comp="165" pin=4"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="128" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="122" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="128" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="122" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="204" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="204" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="204" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="204" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="204" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="204" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="204" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="204" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="301" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="301" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="204" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="347" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="361" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="347" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="204" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="393" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="407" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="393" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="14" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="326" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="301" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="340" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="372" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="347" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="386" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="456" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="418" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="393" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="432" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="215" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="215" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="8" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="215" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="8" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="50" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="515"><net_src comp="501" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="32" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="215" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="50" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="517" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="50" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="14" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="542" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="517" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="556" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="537" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="563" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="591"><net_src comp="571" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="511" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="613"><net_src comp="60" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="597" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="62" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="622"><net_src comp="153" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="606" pin="5"/><net_sink comp="617" pin=2"/></net>

<net id="631"><net_src comp="60" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="603" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="62" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="634"><net_src comp="62" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="640"><net_src comp="165" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="624" pin="5"/><net_sink comp="635" pin=2"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="600" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="62" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="62" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="658"><net_src comp="177" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="642" pin="5"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="635" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="653" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="617" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="682"><net_src comp="60" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="617" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="635" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="685"><net_src comp="653" pin="3"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="675" pin="5"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="617" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="700"><net_src comp="60" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="617" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="635" pin="3"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="653" pin="3"/><net_sink comp="693" pin=3"/></net>

<net id="709"><net_src comp="693" pin="5"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="635" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="718"><net_src comp="60" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="617" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="635" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="721"><net_src comp="653" pin="3"/><net_sink comp="711" pin=3"/></net>

<net id="727"><net_src comp="711" pin="5"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="653" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="745"><net_src comp="735" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="735" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="738" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="722" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="747" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="722" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="747" pin="3"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="732" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="761" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="732" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="761" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="729" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="775" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="729" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="775" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="722" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="797" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="704" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="838"><net_src comp="829" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="826" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="826" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="833" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="823" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="845" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="823" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="845" pin="3"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="859" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="859" pin="3"/><net_sink comp="872" pin=2"/></net>

<net id="879"><net_src comp="872" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="887"><net_src comp="880" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="895"><net_src comp="74" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="902"><net_src comp="78" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="908"><net_src comp="82" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="915"><net_src comp="86" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="921"><net_src comp="90" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="928"><net_src comp="94" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="934"><net_src comp="98" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="940"><net_src comp="102" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="946"><net_src comp="106" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="952"><net_src comp="122" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="961"><net_src comp="128" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="966"><net_src comp="222" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="971"><net_src comp="228" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="976"><net_src comp="234" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="982"><net_src comp="240" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="986"><net_src comp="979" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="987"><net_src comp="979" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="992"><net_src comp="246" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="251" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1001"><net_src comp="257" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="262" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1010"><net_src comp="278" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1015"><net_src comp="284" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="290" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="296" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1030"><net_src comp="452" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="675" pin=4"/></net>

<net id="1035"><net_src comp="469" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="693" pin=4"/></net>

<net id="1040"><net_src comp="486" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="711" pin=4"/></net>

<net id="1045"><net_src comp="490" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="495" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1054"><net_src comp="542" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="576" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1065"><net_src comp="147" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1071"><net_src comp="588" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="606" pin=4"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="624" pin=4"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="642" pin=4"/></net>

<net id="1078"><net_src comp="159" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1084"><net_src comp="171" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1090"><net_src comp="592" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="686" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1101"><net_src comp="704" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1107"><net_src comp="789" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="833" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Dilate : p_src_rows_V | {1 }
	Port: Dilate : p_src_cols_V | {1 }
	Port: Dilate : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_i_0_i : 1
	State 2
		exitcond389_i_i_i : 1
		i_V : 1
		StgValue_36 : 2
		tmp_50_i : 1
		tmp_387_not_i : 2
		tmp : 1
		icmp : 2
		tmp_417_i : 1
		tmp_417_2_i : 1
		tmp_439_i : 1
		tmp_442_i : 1
		tmp_99 : 2
		rev : 3
		tmp_444_i : 2
		or_cond_i423_i_i_i : 3
		tmp_100 : 2
		p_assign_14_i : 3
		p_assign_13_1_i : 1
		tmp_101 : 2
		rev13 : 3
		tmp_444_1_i : 2
		or_cond_i423_i_i_1_i : 3
		tmp_102 : 2
		p_assign_14_1_i : 3
		p_assign_13_2_i : 1
		tmp_103 : 2
		rev14 : 3
		tmp_444_2_i : 2
		or_cond_i423_i_i_2_i : 3
		tmp_104 : 2
		p_assign_14_2_i : 3
		y_3_i : 3
		row_assign_19_i : 4
		tmp_105 : 5
		y_3_1_i : 3
		row_assign_19_1_i : 4
		tmp_106 : 5
		y_3_2_i : 3
		row_assign_19_2_i : 4
		tmp_107 : 5
	State 3
		exitcond388_i_i_i : 1
		j_V : 1
		StgValue_82 : 2
		tmp_108 : 1
		icmp2 : 2
		ImagLoc_x : 1
		tmp_109 : 2
		rev15 : 3
		tmp_53_i : 2
		or_cond_i_i_i_i : 3
		tmp_110 : 2
		p_assign_2 : 3
		x : 3
		col_assign_3 : 4
		brmerge_i : 3
		tmp_402_i : 4
		k_buf_0_val_3_addr : 5
		k_buf_0_val_3_load : 6
		tmp_111 : 5
		k_buf_0_val_4_addr : 5
		k_buf_0_val_4_load : 6
		k_buf_0_val_5_addr : 5
		k_buf_0_val_5_load : 6
		StgValue_103 : 3
		or_cond_i_i_i : 3
		StgValue_110 : 3
	State 4
		tmp_s : 1
		col_buf_0_val_0_0 : 2
		tmp_62 : 1
		col_buf_0_val_1_0 : 2
		tmp_63 : 1
		col_buf_0_val_2_0 : 2
		StgValue_129 : 1
		StgValue_130 : 1
		StgValue_133 : 3
		StgValue_134 : 3
		StgValue_135 : 3
		tmp_64 : 3
		src_kernel_win_0_va_64 : 4
		tmp_65 : 3
		src_kernel_win_0_va_65 : 4
		tmp_66 : 3
		src_kernel_win_0_va_66 : 4
		tmp_463_0_1_i : 1
		temp_0_i_i_i_059_i_s : 2
		tmp_463_0_2_i : 5
		temp_0_i_i_i_059_i_1 : 6
		tmp_463_1_i : 7
		temp_0_i_i_i_059_i_2 : 8
		tmp_463_1_1_i : 9
		temp_0_i_i_i_059_i_3 : 10
		StgValue_157 : 1
		StgValue_158 : 5
		StgValue_159 : 1
		StgValue_160 : 5
	State 5
		temp_0_i_i_i_059_i_4 : 1
		tmp_463_2_i : 2
		temp_0_i_i_i_059_i_5 : 3
		tmp_463_2_1_i : 4
		temp_0_i_i_i_059_i_6 : 5
		tmp_463_2_2_i : 6
		tmp_12 : 7
		StgValue_175 : 8
		empty : 1
		StgValue_179 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp_i_fu_222         |    0    |    39   |
|          |        tmp_48_i_fu_228        |    0    |    39   |
|          |        tmp_49_i_fu_234        |    0    |    39   |
|          |     p_neg393_i_i_i_fu_240     |    0    |    39   |
|    add   |           i_V_fu_251          |    0    |    39   |
|          |        tmp_442_i_fu_301       |    0    |    39   |
|          |     p_assign_13_1_i_fu_347    |    0    |    39   |
|          |     p_assign_13_2_i_fu_393    |    0    |    39   |
|          |           j_V_fu_495          |    0    |    39   |
|          |        ImagLoc_x_fu_517       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |      p_assign_14_i_fu_340     |    0    |    32   |
|          |     p_assign_14_1_i_fu_386    |    0    |    32   |
|          |     p_assign_14_2_i_fu_432    |    0    |    32   |
|          |          y_3_i_fu_439         |    0    |    32   |
|          |         y_3_1_i_fu_456        |    0    |    32   |
|          |         y_3_2_i_fu_473        |    0    |    32   |
|          |       p_assign_2_fu_556       |    0    |    32   |
|          |            x_fu_563           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_617   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_635   |    0    |    8    |
|  select  |    col_buf_0_val_2_0_fu_653   |    0    |    8    |
|          | src_kernel_win_0_va_64_fu_686 |    0    |    8    |
|          | src_kernel_win_0_va_65_fu_704 |    0    |    8    |
|          | src_kernel_win_0_va_66_fu_722 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_s_fu_747  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_1_fu_761  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_2_fu_775  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_3_fu_789  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_4_fu_833  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_5_fu_845  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_6_fu_859  |    0    |    8    |
|          |         tmp_12_fu_872         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_s_fu_606         |    39   |    15   |
|          |         tmp_62_fu_624         |    39   |    15   |
|    mux   |         tmp_63_fu_642         |    39   |    15   |
|          |         tmp_64_fu_675         |    39   |    15   |
|          |         tmp_65_fu_693         |    39   |    15   |
|          |         tmp_66_fu_711         |    39   |    15   |
|----------|-------------------------------|---------|---------|
|          |    exitcond389_i_i_i_fu_246   |    0    |    18   |
|          |        tmp_50_i_fu_257        |    0    |    18   |
|          |          icmp_fu_278          |    0    |    18   |
|          |        tmp_417_i_fu_284       |    0    |    18   |
|          |       tmp_417_2_i_fu_290      |    0    |    18   |
|          |        tmp_439_i_fu_296       |    0    |    18   |
|          |        tmp_444_i_fu_321       |    0    |    18   |
|          |       tmp_444_1_i_fu_367      |    0    |    18   |
|          |       tmp_444_2_i_fu_413      |    0    |    18   |
|   icmp   |    exitcond388_i_i_i_fu_490   |    0    |    18   |
|          |          icmp2_fu_511         |    0    |    18   |
|          |        tmp_53_i_fu_537        |    0    |    18   |
|          |      tmp_463_0_1_i_fu_741     |    0    |    11   |
|          |      tmp_463_0_2_i_fu_755     |    0    |    11   |
|          |       tmp_463_1_i_fu_769      |    0    |    11   |
|          |      tmp_463_1_1_i_fu_783     |    0    |    11   |
|          |      tmp_463_1_2_i_fu_829     |    0    |    11   |
|          |       tmp_463_2_i_fu_839      |    0    |    11   |
|          |      tmp_463_2_1_i_fu_853     |    0    |    11   |
|          |      tmp_463_2_2_i_fu_867     |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |     row_assign_19_i_fu_447    |    0    |    39   |
|    sub   |    row_assign_19_1_i_fu_464   |    0    |    39   |
|          |    row_assign_19_2_i_fu_481   |    0    |    39   |
|          |      col_assign_3_fu_571      |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |      tmp_387_not_i_fu_262     |    0    |    2    |
|          |           rev_fu_315          |    0    |    2    |
|    xor   |          rev13_fu_361         |    0    |    2    |
|          |          rev14_fu_407         |    0    |    2    |
|          |          rev15_fu_531         |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   or_cond_i423_i_i_i_fu_326   |    0    |    2    |
|          |  or_cond_i423_i_i_1_i_fu_372  |    0    |    2    |
|    and   |  or_cond_i423_i_i_2_i_fu_418  |    0    |    2    |
|          |     or_cond_i_i_i_i_fu_542    |    0    |    2    |
|          |      or_cond_i_i_i_fu_592     |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        brmerge_i_fu_576       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      stop_row_read_fu_122     |    0    |    0    |
|   read   |        cols_read_fu_128       |    0    |    0    |
|          |        grp_read_fu_134        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_175_write_fu_140   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           tmp_fu_268          |    0    |    0    |
|          |         tmp_108_fu_501        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_99_fu_307         |    0    |    0    |
|          |         tmp_100_fu_332        |    0    |    0    |
|          |         tmp_101_fu_353        |    0    |    0    |
| bitselect|         tmp_102_fu_378        |    0    |    0    |
|          |         tmp_103_fu_399        |    0    |    0    |
|          |         tmp_104_fu_424        |    0    |    0    |
|          |         tmp_109_fu_523        |    0    |    0    |
|          |         tmp_110_fu_548        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_105_fu_452        |    0    |    0    |
|   trunc  |         tmp_106_fu_469        |    0    |    0    |
|          |         tmp_107_fu_486        |    0    |    0    |
|          |         tmp_111_fu_588        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        tmp_402_i_fu_581       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   234   |   1330  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       brmerge_i_reg_1055      |    1   |
|          cols_reg_958         |   32   |
|   exitcond388_i_i_i_reg_1042  |    1   |
|   exitcond389_i_i_i_reg_989   |    1   |
|          i_V_reg_993          |   32   |
|         icmp_reg_1007         |    1   |
|          j_V_reg_1046         |   32   |
|  k_buf_0_val_3_addr_reg_1062  |    8   |
|  k_buf_0_val_4_addr_reg_1075  |    8   |
|  k_buf_0_val_5_addr_reg_1081  |    8   |
|    or_cond_i_i_i_i_reg_1051   |    1   |
|     or_cond_i_i_i_reg_1087    |    1   |
|     p_neg393_i_i_i_reg_979    |   32   |
| right_border_buf_0_10_reg_937 |    8   |
| right_border_buf_0_11_reg_943 |    8   |
|  right_border_buf_0_s_reg_931 |    8   |
| src_kernel_win_0_va_59_reg_899|    8   |
| src_kernel_win_0_va_60_reg_905|    8   |
| src_kernel_win_0_va_61_reg_912|    8   |
| src_kernel_win_0_va_62_reg_918|    8   |
| src_kernel_win_0_va_63_reg_925|    8   |
|src_kernel_win_0_va_64_reg_1091|    8   |
|src_kernel_win_0_va_65_reg_1098|    8   |
|  src_kernel_win_0_va_reg_892  |    8   |
|        stop_row_reg_949       |   32   |
|         t_V_16_reg_211        |   32   |
|          t_V_reg_200          |   32   |
| temp_0_i_i_i_059_i_3_reg_1104 |    8   |
|        tmp_105_reg_1027       |    2   |
|        tmp_106_reg_1032       |    2   |
|        tmp_107_reg_1037       |    2   |
|        tmp_111_reg_1068       |    2   |
|     tmp_387_not_i_reg_1002    |    1   |
|      tmp_417_2_i_reg_1016     |    1   |
|       tmp_417_i_reg_1012      |    1   |
|       tmp_439_i_reg_1020      |    1   |
|        tmp_48_i_reg_968       |   32   |
|        tmp_49_i_reg_973       |   32   |
|        tmp_50_i_reg_998       |    1   |
|         tmp_i_reg_963         |   32   |
+-------------------------------+--------+
|             Total             |   459  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_165 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_177 |  p4  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||   4.89  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   234  |  1330  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   459  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   693  |  1375  |
+-----------+--------+--------+--------+--------+
