module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input logic [id_2 : id_2] id_4,
    input [id_3 : id_1[id_3]] id_5,
    input id_6,
    output id_7
);
  id_8 id_9 (
      .id_1(id_6[id_4]),
      .id_7(id_3),
      .id_6(id_5),
      .id_6(1)
  );
  id_10 id_11 (
      .id_2((id_4)),
      .id_5(id_3),
      .id_2(id_9),
      .id_1(id_1),
      .id_3(id_3)
  );
endmodule
