#
# Vivado (TM) v2016.3 (64-bit)
#
# recreate.tcl: Tcl script for re-creating project '8k5_Shell_proj'
#
# Generated by Vivado on Fri Jun 23 11:21:44 EDT 2017
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (recreate.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ad_8k5.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/bitstream.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4_test.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4_test_axi4.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_b0_lane8.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_b0_unused.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_b1_lane8.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_b1_unused.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_twin_die.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_x64.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_x72.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b1_twin_die.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b1_x64.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b1_x72.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_props_b0_twin_die.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/ddr4sdram_props_b1_twin_die.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/led.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/refclk200.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/user_sw.xdc"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/constrs_1/imports/constraints/pcie.xdc"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/sources_1/bd/design_1/design_1.bd"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/8k5_Shell_proj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
#    "/home/eskand38/Desktop/project_7_1/8k5_Shell_proj/custom_parts_2133.csv"
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

variable script_file
set script_file "create8k5shell.tcl"

# Help information for this script
proc help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < [llength $::argc]} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
      "--help"       { help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}


# Create project
create_project $fpgaNum projects/$projName/$fpgaNum -part xcku115-flva1517-2-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
set_msg_config  -ruleid {1}  -id {[BD 41-1306]}  -suppress  -source 2
set_msg_config  -ruleid {2}  -id {[BD 41-1271]}  -suppress  -source 2
set_msg_config  -ruleid {7}  -id {[BD 41-1306]}  -suppress  -source 2
set_msg_config  -ruleid {8}  -id {[BD 41-1271]}  -suppress  -source 2


# Set project properties
set obj [get_projects $fpgaNum]
set_property "board_part" "" $obj
set_property "compxlib.activehdl_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/activehdl" $obj
set_property "compxlib.funcsim" "1" $obj
set_property "compxlib.ies_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/ies" $obj
set_property "compxlib.modelsim_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/modelsim" $obj
set_property "compxlib.overwrite_libs" "0" $obj
set_property "compxlib.questa_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/questa" $obj
set_property "compxlib.riviera_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/riviera" $obj
set_property "compxlib.timesim" "1" $obj
set_property "compxlib.vcs_compiled_library_dir" "projects/$projName/$fpgaNum/$fpgaNum.cache/compile_simlib/vcs" $obj
set_property "compxlib.xsim_compiled_library_dir" "" $obj
set_property "corecontainer.enable" "1" $obj
set_property "default_lib" "xil_defaultlib" $obj
set_property "dsa.num_compute_units" "16" $obj
set_property "enable_optional_runs_sta" "0" $obj
set_property "generate_ip_upgrade_log" "1" $obj
set_property "ip_cache_permissions" "read write" $obj
set_property "managed_ip" "0" $obj
set_property "part" "xcku115-flva1517-2-e" $obj
set_property "pr_flow" "0" $obj
set_property "sim.ip.auto_export_scripts" "1" $obj
set_property "sim.use_ip_compiled_libs" "1" $obj
set_property "simulator_language" "Mixed" $obj
set_property "source_mgmt_mode" "All" $obj
set_property "target_language" "Verilog" $obj
set_property "target_simulator" "XSim" $obj
set_property "xpm_libraries" "XPM_CDC XPM_MEMORY" $obj
set_property "xsim.array_display_limit" "64" $obj
set_property "xsim.radix" "hex" $obj
set_property "xsim.time_unit" "ns" $obj
set_property "xsim.trace_limit" "65536" $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "[file normalize "$origin_dir/hlsIP_8k5"]" $obj

# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild

create_bd_design "pr"
#open_bd_design {projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd}
source projects/$projName/$fpgaNum/$fpgaNum.tcl

# Set 'sources_1' fileset file properties for remote files
set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}

export_ip_user_files -of_objects [get_files projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd]
launch_runs -jobs 4 pr_synth_1
wait_on_run pr_synth_1
close_project

open_checkpoint shells/projects/$projDir_static/static_design.dcp
read_checkpoint -cell pr_wrapper_i/pr_i projects/$projName/$fpgaNum/$fpgaNum.runs/pr_synth_1/pr.dcp
opt_design
place_design
route_design
write_bitstream -force -file projects/$projName/$fpgaNum/top.bit
close_project
