# RZ JENC
JPEG encoder IP core(s) written in Verilog.  
  
_As of 2024/8/30, this repo is still under construction. Please contact me if you have any questions or urgently need a high-performance encoder._ 
  
Available designs:
1. [```rtl/frame_jpeg_encoder```](##frame_jpeg_encoder)

## ```rtl/frame_jpeg_encoder``` <a name="frame_jpeg_encoder"></a>
JPEG encoder developed for the **_frame_** AI glasses by **_Brilliant Labs_**. This is a copy of the original design ([link](https://github.com/brilliantlabsAR/frame-codebase/tree/main/source/fpga/modules/camera/jpeg_encoder)) with just a few minor modifications.  
For more details on **_frame_**, please visit:  
- https://brilliant.xyz/products/frame  
- https://docs.brilliant.xyz/frame/frame  
- https://github.com/brilliantlabsAR/frame-codebase  
