\hypertarget{union__hw__fmc__pfb0cr}{}\section{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr Union Reference}
\label{union__hw__fmc__pfb0cr}\index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr}}


H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+B0\+CR -\/ Flash Bank 0 Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fmc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fmc__pfb0cr_abcfff7430b6fa2ec43d823b32e2265b6}{}\label{union__hw__fmc__pfb0cr_abcfff7430b6fa2ec43d823b32e2265b6}

\item 
struct \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fmc__pfb0cr_ad6161b73188807bbb10acb6081641cb7}{}\label{union__hw__fmc__pfb0cr_ad6161b73188807bbb10acb6081641cb7}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+B0\+CR -\/ Flash Bank 0 Control Register (RW) 

Reset value\+: 0x3004001\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
