// Seed: 4089133193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_9, id_10, id_11;
  assign id_2 = 1 ? -1 : id_8;
  wire id_12;
  wire id_13;
  logic [7:0] id_14;
  logic [7:0] id_15, id_16;
  assign module_1.id_9 = 0;
  initial id_10[-1'b0] = -1'b0;
  wire id_17 = id_3;
  wire id_18, id_19, id_20;
  wire id_21;
  id_22(
      id_14
  );
  wire id_23;
  assign id_16 = id_14;
  assign id_10 = id_14[-1 : 1'b0][$display(-1+-1, 1'b0)&&-1];
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4
);
  reg id_6 = id_6, id_7, id_8, id_9;
  always id_8 <= id_7;
  assign id_8 = -1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
