m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim
vBNE
Z1 !s110 1511130043
!i10b 1
!s100 4BCe<YLD]U8geQRBB`Wgk0
I2ZiD19z=JBfhVOJckMfha2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1511130028
Z4 8F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/unum_adder.v
Z5 FF:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/unum_adder.v
L0 328
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1511130043.000000
Z8 !s107 F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/unum_adder.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder|F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/unum_adder.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder
Z12 tCvgOpt 0
n@b@n@e
vLZA_fraction
R1
!i10b 1
!s100 No@VE8DFM]]VA<SY6@J6=2
I`:CC^3Um_IQi<SA`2FCV11
R2
R0
R3
R4
R5
L0 238
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@l@z@a_fraction
vLZC
R1
!i10b 1
!s100 6_n]`7@WZ:jgS?YB?fGGX1
IbQGXEFhbG3N]CA?o=gih81
R2
R0
R3
R4
R5
L0 198
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@l@z@c
vLZC_fraction
R1
!i10b 1
!s100 dG3k]ne8eX7`@:jz<=4AW3
I7hFJL]ZZ1g6@zN8]YGB372
R2
R0
R3
R4
R5
L0 291
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@l@z@c_fraction
vNLC
R1
!i10b 1
!s100 nN=m1T^O6C6Gz^RNFfB`P1
I5e`]NJZ=k]1^mQGIoEgdI0
R2
R0
R3
R4
R5
L0 339
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@n@l@c
vunum_adder
R1
!i10b 1
!s100 R=j<MQ46;RQRIF4WJKMI`2
I=e5V4MH:^S2CBi`7^f3=m0
R2
R0
R3
R4
R5
L0 8
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vunum_adder_vlg_tst
!s110 1511130044
!i10b 1
!s100 <45172MMDILD2fG6n@2zc0
IefZDKDYbFRJY9<nZ3@48C1
R2
R0
w1510531388
8F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim/unum_adder.vt
FF:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim/unum_adder.vt
L0 29
R6
r1
!s85 0
31
!s108 1511130044.000000
!s107 F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim/unum_adder.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim|F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim/unum_adder.vt|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+F:/Unum/unumIII_32_3_adder_pipline4/Unum_32bit_3_adder/simulation/modelsim
R12
