// Seed: 1135480103
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3
);
  integer id_5;
  module_0 modCall_1 ();
  logic id_6;
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14,
    input tri1 id_15,
    output wor id_16,
    input supply0 id_17
);
  wire id_19;
  module_0 modCall_1 ();
endmodule
