<!-- set: ai sw=1 ts=1 sta et -->
<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
 <models><!-- model.xml file will be included here --></models>

 <complexblocklist><!-- pb_type.xml file will be included here --></complexblocklist>

 <layout><!-- layout will be auto generated here --></layout>

 <device>
  <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" />
  <area grid_logic_tile_area="14813.392"/>
  <connection_block input_switch_name="1"/>
  <switch_block type="wilton" fs="3"/>
  <chan_width_distr>
   <x distr="uniform" peak="1.000000"/>
   <y distr="uniform" peak="1.000000"/>
  </chan_width_distr>
 </device>

 <switchlist>
  <switch type="mux" name="mux" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
 </switchlist>

 <segmentlist>
  <segment name="local" length="1" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">1</cb>
   <wire_switch name="mux"/>
   <opin_switch name="mux"/>
  </segment>
 </segmentlist>

</architecture>
