<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: SPI Private Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>SPI Private Macros<br>
<small>
[<a class="el" href="group___s_p_i.html">SPI</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ge11f0ce596a73c17521fd9d4225bf86d">SPI_SPCR_BIT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gb5e1502a745213e5bcad2d51136d2d3d">SPI_SPCR_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gc75e5be8d424c68ffa2131d382e5fc78">SPI_SPCR_CPOL_LOW</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd897a2f6e6f583df0c0c9d849e600104">SPI_SPCR_MSTR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g30eac24047f9937f3e14e40aaabdf452">SPI_SPCR_LSBF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd6a5a37bcd722f3e3f9c8b719835f54b">SPI_SPCR_SPIE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g24fe6db67d8121019a10f9bebfc057db">SPI_SPCR_BITS</a>(n)&nbsp;&nbsp;&nbsp;((n==0) ? ((uint32_t)0) : ((uint32_t)((n&amp;0x0F)&lt;&lt;8)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf740382276307c20c53670919e0a1442">SPI_SPCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFC))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaf7712834ac27a14993051970e9efddf">SPI_SPSR_ABRT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g96d682cc12df75a8993c4bc5af6313a2">SPI_SPSR_MODF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf1751e5dd5a9ac89397a957d90f3e911">SPI_SPSR_ROVR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g46ba3f4e139f22860081b48f8d19c91e">SPI_SPSR_WCOL</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd42ab0064435d5362a0fb61cfde34780">SPI_SPSR_SPIF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g39bc3aec49ee674a8b0ef281c03ca395">SPI_SPSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g93c8aac945eab836a332ed8a9575c0a5">SPI_SPDR_LO_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd1d95ddc30067dbe7e74550ab7f65257">SPI_SPDR_HI_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g45c6752c75a77a977d9bfaa34fe0e860">SPI_SPDR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gfba4aac7856191a72742ef400e824f78">SPI_SPCCR_COUNTER</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g2047f31dfc80c12c97b7bbe131fb9a9f">SPI_SPCCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g6f02d13c4ee894783260885bf54521ec">SPI_SPTCR_TEST_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gb6d2f457e42b28dafa60527e66cfa868">SPI_SPTCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga6ce77ab27a3cfea533c38381c68dfc5">SPI_SPTSR_ABRT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g8d673cfa305f5f811f2c0dbb98532a44">SPI_SPTSR_MODF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gcb042b3e4aace8d208fdf39a83a7077e">SPI_SPTSR_ROVR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g935f52864bfe86b53e04c89ed095a451">SPI_SPTSR_WCOL</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g392be5862f9189f6d6a39f2af8ae3db0">SPI_SPTSR_SPIF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf959c2746aff54b374dae105026b8b99">SPI_SPTSR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g693ef3111a4fa25c360b5f597958de9b">SPI_SPINT_INTFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd58f195527f4c00f4285ab50d874c672">SPI_SPINT_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g26186e7c4449feb05206069084f36298">PARAM_SPIx</a>(n)&nbsp;&nbsp;&nbsp;(((uint32_t *)n)==((uint32_t *)LPC_SPI))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g09bf8576a8b0302efbaed9ed35c614de">PARAM_SPI_CPHA</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_CPHA_FIRST) || (n==SPI_CPHA_SECOND))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g6caa453876813e08a7df365c16f12584">PARAM_SPI_CPOL</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_CPOL_HI) || (n==SPI_CPOL_LO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g74bf8831dbd3b8a481638aab90d8e157">PARAM_SPI_MODE</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_SLAVE_MODE) || (n==SPI_MASTER_MODE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g77847e3a0b720568c6f867b68ee028d8">PARAM_SPI_DATA_ORDER</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_DATA_MSB_FIRST) || (n==SPI_DATA_LSB_FIRST))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g191e0a974e971ed4d5bf4d57102bb2e2">PARAM_SPI_DATABIT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g9490082e52bb96b4f88a6139267d3ec9">PARAM_SPI_STAT</a>(n)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g09bf8576a8b0302efbaed9ed35c614de"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_CPHA" ref="g09bf8576a8b0302efbaed9ed35c614de" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_CPHA          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SPI_CPHA_FIRST) || (n==SPI_CPHA_SECOND))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check Clock phase control mode 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00204">204</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6caa453876813e08a7df365c16f12584"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_CPOL" ref="g6caa453876813e08a7df365c16f12584" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_CPOL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SPI_CPOL_HI) || (n==SPI_CPOL_LO))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check Clock polarity control mode 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00207">207</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77847e3a0b720568c6f867b68ee028d8"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_DATA_ORDER" ref="g77847e3a0b720568c6f867b68ee028d8" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_DATA_ORDER          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SPI_DATA_MSB_FIRST) || (n==SPI_DATA_LSB_FIRST))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check LSB/MSB mode 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00213">213</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g191e0a974e971ed4d5bf4d57102bb2e2"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_DATABIT" ref="g191e0a974e971ed4d5bf4d57102bb2e2" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_DATABIT          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_p_i___public___macros.html#g5897125c1aaf822b7d3a0e79baa564d2">SPI_DATABIT_16</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#gdc25db268d711c7ad851bd13fde9e514">SPI_DATABIT_8</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#g4f71f34d3949f5e94ebdc0e9b2e98c4f">SPI_DATABIT_9</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#g22756cc85a8e6acd1c371597a3a4c3fb">SPI_DATABIT_10</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#ga0560044d9cafd3409bd9e3e372ba852">SPI_DATABIT_11</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#g05009142ffa27219493502e7a08ea496">SPI_DATABIT_12</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#g57142bbf92868da0e0765f191b106300">SPI_DATABIT_13</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#g6aa449c32fa6f102955b7d09241df9eb">SPI_DATABIT_14</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#gf10914e97aeeda113d8e7947cf6b942e">SPI_DATABIT_15</a>))
</pre></div>Macro check databit value 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00216">216</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g74bf8831dbd3b8a481638aab90d8e157"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_MODE" ref="g74bf8831dbd3b8a481638aab90d8e157" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_MODE          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SPI_SLAVE_MODE) || (n==SPI_MASTER_MODE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check master/slave mode 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00210">210</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9490082e52bb96b4f88a6139267d3ec9"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPI_STAT" ref="g9490082e52bb96b4f88a6139267d3ec9" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPI_STAT          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_p_i___public___macros.html#g7fb828bf42ed32e88b587b78a12040bd">SPI_STAT_ABRT</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#g536d32411d5dcb91f35a32ea3d07ea5e">SPI_STAT_MODF</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#g020c10819d496aceb4f09d8a000a9691">SPI_STAT_ROVR</a>) || (n==<a class="code" href="group___s_p_i___public___macros.html#g90462f910bfc8a146d0de70c71f09631">SPI_STAT_WCOL</a>) \
|| (n==<a class="code" href="group___s_p_i___public___macros.html#gaed3beefd4f8b8f269a64663f9802658">SPI_STAT_SPIF</a>))
</pre></div>Macro check status flag 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00223">223</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g26186e7c4449feb05206069084f36298"></a><!-- doxytag: member="lpc17xx_spi.h::PARAM_SPIx" ref="g26186e7c4449feb05206069084f36298" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SPIx          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((uint32_t *)n)==((uint32_t *)LPC_SPI))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to determine if it is valid SPI port number 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00201">201</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2047f31dfc80c12c97b7bbe131fb9a9f"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCCR_BITMASK" ref="g2047f31dfc80c12c97b7bbe131fb9a9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCCR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI clock counter bit-mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00164">164</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfba4aac7856191a72742ef400e824f78"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCCR_COUNTER" ref="gfba4aac7856191a72742ef400e824f78" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCCR_COUNTER          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Clock Counter Register SPI clock counter setting 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00162">162</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge11f0ce596a73c17521fd9d4225bf86d"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_BIT_EN" ref="ge11f0ce596a73c17521fd9d4225bf86d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_BIT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Control Register Bit enable, the SPI controller sends and receives the number of bits selected by bits 11:8 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00115">115</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf740382276307c20c53670919e0a1442"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_BITMASK" ref="gf740382276307c20c53670919e0a1442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFC))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Control bit mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g24fe6db67d8121019a10f9bebfc057db"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_BITS" ref="g24fe6db67d8121019a10f9bebfc057db" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_BITS          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==0) ? ((uint32_t)0) : ((uint32_t)((n&amp;0x0F)&lt;&lt;8)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When bit 2 of this register is 1, this field controls the number of bits per transfer 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb5e1502a745213e5bcad2d51136d2d3d"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_CPHA_SECOND" ref="gb5e1502a745213e5bcad2d51136d2d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_CPHA_SECOND&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock phase control bit 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00117">117</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc75e5be8d424c68ffa2131d382e5fc78"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_CPOL_LOW" ref="gc75e5be8d424c68ffa2131d382e5fc78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_CPOL_LOW&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock polarity control bit 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00119">119</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30eac24047f9937f3e14e40aaabdf452"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_LSBF" ref="g30eac24047f9937f3e14e40aaabdf452" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_LSBF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LSB enable bit 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00123">123</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd897a2f6e6f583df0c0c9d849e600104"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_MSTR" ref="gd897a2f6e6f583df0c0c9d849e600104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_MSTR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI master mode enable 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00121">121</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6a5a37bcd722f3e3f9c8b719835f54b"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPCR_SPIE" ref="gd6a5a37bcd722f3e3f9c8b719835f54b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPCR_SPIE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI interrupt enable bit 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00125">125</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g45c6752c75a77a977d9bfaa34fe0e860"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPDR_BITMASK" ref="g45c6752c75a77a977d9bfaa34fe0e860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPDR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Data bit-mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00156">156</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd1d95ddc30067dbe7e74550ab7f65257"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPDR_HI_MASK" ref="gd1d95ddc30067dbe7e74550ab7f65257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPDR_HI_MASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF00))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Data high bit-mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g93c8aac945eab836a332ed8a9575c0a5"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPDR_LO_MASK" ref="g93c8aac945eab836a332ed8a9575c0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPDR_LO_MASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Data Register SPI Data low bit-mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00152">152</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd58f195527f4c00f4285ab50d874c672"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPINT_BITMASK" ref="gd58f195527f4c00f4285ab50d874c672" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPINT_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI interrupt register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00196">196</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g693ef3111a4fa25c360b5f597958de9b"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPINT_INTFLAG" ref="g693ef3111a4fa25c360b5f597958de9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPINT_INTFLAG&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Interrupt Register SPI interrupt flag 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00194">194</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf7712834ac27a14993051970e9efddf"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_ABRT" ref="gaf7712834ac27a14993051970e9efddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_ABRT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Status Register Slave abort 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00136">136</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39bc3aec49ee674a8b0ef281c03ca395"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_BITMASK" ref="g39bc3aec49ee674a8b0ef281c03ca395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Status bit mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00146">146</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g96d682cc12df75a8993c4bc5af6313a2"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_MODF" ref="g96d682cc12df75a8993c4bc5af6313a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_MODF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode fault 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf1751e5dd5a9ac89397a957d90f3e911"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_ROVR" ref="gf1751e5dd5a9ac89397a957d90f3e911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_ROVR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read overrun 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd42ab0064435d5362a0fb61cfde34780"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_SPIF" ref="gd42ab0064435d5362a0fb61cfde34780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_SPIF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI transfer complete flag 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g46ba3f4e139f22860081b48f8d19c91e"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPSR_WCOL" ref="g46ba3f4e139f22860081b48f8d19c91e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPSR_WCOL&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write collision 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6d2f457e42b28dafa60527e66cfa868"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTCR_BITMASK" ref="gb6d2f457e42b28dafa60527e66cfa868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTCR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Test register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00172">172</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6f02d13c4ee894783260885bf54521ec"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTCR_TEST_MASK" ref="g6f02d13c4ee894783260885bf54521ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTCR_TEST_MASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Test bit 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00170">170</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga6ce77ab27a3cfea533c38381c68dfc5"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_ABRT" ref="ga6ce77ab27a3cfea533c38381c68dfc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_ABRT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SPI Test Status Register Slave abort 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00178">178</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf959c2746aff54b374dae105026b8b99"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_MASKBIT" ref="gf959c2746aff54b374dae105026b8b99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_MASKBIT&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Status bit mask 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00188">188</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8d673cfa305f5f811f2c0dbb98532a44"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_MODF" ref="g8d673cfa305f5f811f2c0dbb98532a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_MODF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode fault 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00180">180</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcb042b3e4aace8d208fdf39a83a7077e"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_ROVR" ref="gcb042b3e4aace8d208fdf39a83a7077e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_ROVR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read overrun 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00182">182</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g392be5862f9189f6d6a39f2af8ae3db0"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_SPIF" ref="g392be5862f9189f6d6a39f2af8ae3db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_SPIF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI transfer complete flag 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00186">186</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g935f52864bfe86b53e04c89ed095a451"></a><!-- doxytag: member="lpc17xx_spi.h::SPI_SPTSR_WCOL" ref="g935f52864bfe86b53e04c89ed095a451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPTSR_WCOL&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write collision 
<p>Definition at line <a class="el" href="lpc17xx__spi_8h_source.html#l00184">184</a> of file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:38 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
