$date
	Thu Sep  4 08:53:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_xnor_gate $end
$var wire 1 ! x $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 ! x $end
$var wire 1 + y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
z)
1(
1'
1&
1%
0$
0#
0"
1!
$end
#5
x!
z+
z*
0(
0)
1#
#10
0*
1(
z)
0#
0'
1&
x!
z+
1"
#15
z*
0(
z&
1!
0+
0)
1#
#20
