{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660785361078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660785361079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 19:16:01 2022 " "Processing started: Wed Aug 17 19:16:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660785361079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785361079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785361079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660785361302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660785361302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-compuerta " "Found design unit 1: sumador-compuerta" {  } { { "sumador.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366486 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785366486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_5b-structural " "Found design unit 1: sumador_5b-structural" {  } { { "sumador_5b.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366487 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_5b " "Found entity 1: sumador_5b" {  } { { "sumador_5b.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785366487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sumadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_sumadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sumadores-Testing " "Found design unit 1: test_sumadores-Testing" {  } { { "test_sumadores.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366488 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sumadores " "Found entity 1: test_sumadores" {  } { { "test_sumadores.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785366488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbcd4to7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderbcd4to7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderBCD4to7segments-arch " "Found design unit 1: decoderBCD4to7segments-arch" {  } { { "decoderBCD4to7segments.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/decoderBCD4to7segments.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366489 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderBCD4to7segments " "Found entity 1: decoderBCD4to7segments" {  } { { "decoderBCD4to7segments.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/decoderBCD4to7segments.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785366489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programa_ejercicio_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programa_ejercicio_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programa_ejercicio_2-execution " "Found design unit 1: programa_ejercicio_2-execution" {  } { { "programa_ejercicio_2.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366490 ""} { "Info" "ISGN_ENTITY_NAME" "1 programa_ejercicio_2 " "Found entity 1: programa_ejercicio_2" {  } { { "programa_ejercicio_2.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660785366490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785366490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programa_ejercicio_2 " "Elaborating entity \"programa_ejercicio_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660785366505 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Cin programa_ejercicio_2.vhd(24) " "VHDL Signal Declaration warning at programa_ejercicio_2.vhd(24): used explicit default value for signal \"Cin\" because signal was never assigned a value" {  } { { "programa_ejercicio_2.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1660785366505 "|programa_ejercicio_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_5b sumador_5b:Sum " "Elaborating entity \"sumador_5b\" for hierarchy \"sumador_5b:Sum\"" {  } { { "programa_ejercicio_2.vhd" "Sum" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660785366506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador_5b:Sum\|sumador:S0 " "Elaborating entity \"sumador\" for hierarchy \"sumador_5b:Sum\|sumador:S0\"" {  } { { "sumador_5b.vhd" "S0" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660785366506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderBCD4to7segments decoderBCD4to7segments:deco1 " "Elaborating entity \"decoderBCD4to7segments\" for hierarchy \"decoderBCD4to7segments:deco1\"" {  } { { "programa_ejercicio_2.vhd" "deco1" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660785366508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dis1_1 GND " "Pin \"Dis1_1\" is stuck at GND" {  } { { "programa_ejercicio_2.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/programa_ejercicio_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660785366826 "|programa_ejercicio_2|Dis1_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1660785366826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660785366866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660785367021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660785367021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660785367035 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660785367035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660785367035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660785367035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660785367044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 19:16:07 2022 " "Processing ended: Wed Aug 17 19:16:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660785367044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660785367044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660785367044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660785367044 ""}
