

================================================================
== Vitis HLS Report for 'right_rotate_with_load'
================================================================
* Date:           Thu Apr 15 20:23:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        right_rotate_with_load
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.653 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i17 %data_in"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rotate"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rotate, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i17 %data_out"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rotate_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rotate" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 11 'read' 'rotate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 12 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %data_in" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 13 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rotate_register_V_load = load i17 %rotate_register_V"   --->   Operation 14 'load' 'rotate_register_V_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.32ns)   --->   "%select_ln8 = select i1 %load_read, i17 %data_in_read, i17 %rotate_register_V_load" [right_rotate_with_load/right_rotate_with_load.cpp:8]   --->   Operation 15 'select' 'select_ln8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln653 = trunc i17 %select_ln8"   --->   Operation 16 'trunc' 'trunc_ln653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %select_ln8, i32 1, i32 16"   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %trunc_ln653, i16 %lshr_ln"   --->   Operation 18 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.14ns)   --->   "%or_ln3 = or i1 %rotate_read, i1 %load_read" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 19 'or' 'or_ln3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.32ns)   --->   "%select_ln3 = select i1 %rotate_read, i17 %or_ln, i17 %data_in_read" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 20 'select' 'select_ln3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.32ns)   --->   "%select_ln3_1 = select i1 %rotate_read, i17 %or_ln, i17 %select_ln8" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 21 'select' 'select_ln3_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %data_out, i17 %select_ln3_1" [right_rotate_with_load/right_rotate_with_load.cpp:17]   --->   Operation 22 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln3 = br i1 %or_ln3, void %._crit_edge1.new, void %mergeST" [right_rotate_with_load/right_rotate_with_load.cpp:3]   --->   Operation 23 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln9 = store i17 %select_ln3, i17 %rotate_register_V" [right_rotate_with_load/right_rotate_with_load.cpp:9]   --->   Operation 24 'store' 'store_ln9' <Predicate = (or_ln3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new"   --->   Operation 25 'br' 'br_ln0' <Predicate = (or_ln3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [right_rotate_with_load/right_rotate_with_load.cpp:18]   --->   Operation 26 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rotate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rotate_register_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0      (spectopmodule ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
rotate_read            (read          ) [ 00]
load_read              (read          ) [ 01]
data_in_read           (read          ) [ 00]
rotate_register_V_load (load          ) [ 00]
select_ln8             (select        ) [ 00]
trunc_ln653            (trunc         ) [ 00]
lshr_ln                (partselect    ) [ 00]
or_ln                  (bitconcatenate) [ 00]
or_ln3                 (or            ) [ 01]
select_ln3             (select        ) [ 00]
select_ln3_1           (select        ) [ 00]
write_ln17             (write         ) [ 00]
br_ln3                 (br            ) [ 00]
store_ln9              (store         ) [ 00]
br_ln0                 (br            ) [ 00]
ret_ln18               (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rotate">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotate"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rotate_register_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotate_register_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="rotate_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rotate_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="load_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_in_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln17_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="17" slack="0"/>
<pin id="59" dir="0" index="2" bw="17" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="rotate_register_V_load_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="17" slack="0"/>
<pin id="65" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rotate_register_V_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="select_ln8_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="17" slack="0"/>
<pin id="70" dir="0" index="2" bw="17" slack="0"/>
<pin id="71" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln653_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="17" slack="0"/>
<pin id="77" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln653/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="lshr_ln_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="17" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="0" index="3" bw="6" slack="0"/>
<pin id="84" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="or_ln_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="17" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="or_ln3_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="select_ln3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="17" slack="0"/>
<pin id="106" dir="0" index="2" bw="17" slack="0"/>
<pin id="107" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="select_ln3_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="17" slack="0"/>
<pin id="114" dir="0" index="2" bw="17" slack="0"/>
<pin id="115" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln9_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="0"/>
<pin id="122" dir="0" index="1" bw="17" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="44" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="50" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="63" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="67" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="75" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="79" pin="4"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="38" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="44" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="38" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="89" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="50" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="38" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="89" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="67" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="124"><net_src comp="103" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {1 }
	Port: rotate_register_V | {1 }
 - Input state : 
	Port: right_rotate_with_load : data_in | {1 }
	Port: right_rotate_with_load : load | {1 }
	Port: right_rotate_with_load : rotate | {1 }
	Port: right_rotate_with_load : rotate_register_V | {1 }
  - Chain level:
	State 1
		select_ln8 : 1
		trunc_ln653 : 2
		lshr_ln : 2
		or_ln : 3
		select_ln3 : 4
		select_ln3_1 : 4
		write_ln17 : 5
		store_ln9 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     select_ln8_fu_67    |    0    |    17   |
|  select  |    select_ln3_fu_103    |    0    |    17   |
|          |   select_ln3_1_fu_111   |    0    |    17   |
|----------|-------------------------|---------|---------|
|    or    |       or_ln3_fu_97      |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  rotate_read_read_fu_38 |    0    |    0    |
|   read   |   load_read_read_fu_44  |    0    |    0    |
|          | data_in_read_read_fu_50 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln17_write_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln653_fu_75    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      lshr_ln_fu_79      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       or_ln_fu_89       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    53   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   53   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   53   |
+-----------+--------+--------+
