static inline T_1 * F_1 ( unsigned V_1 )\r\n{\r\nunsigned V_2 = V_1 / V_3 ;\r\nreturn V_4 [ V_2 ] + V_1 % V_3 ;\r\n}\r\nstatic unsigned F_2 ( void )\r\n{\r\nreturn V_5 ;\r\n}\r\nstatic unsigned F_3 ( void )\r\n{\r\nreturn V_6 * V_3 ;\r\n}\r\nstatic int F_4 ( int V_7 ,\r\nstruct V_8 * V_9 )\r\n{\r\nstruct V_10 * V_11 = & F_5 ( V_12 , V_7 ) ;\r\nstruct V_13 V_14 ;\r\nunsigned int V_2 ;\r\nF_6 ( V_9 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_15 ; V_2 ++ )\r\nV_11 -> V_16 [ V_2 ] = 0 ;\r\nV_14 . V_17 = F_7 ( V_9 ) ;\r\nV_14 . V_18 = 0 ;\r\nV_14 . V_19 = F_8 ( V_7 ) ;\r\nreturn F_9 ( V_20 , & V_14 ) ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nunsigned V_2 ;\r\nfor ( V_2 = V_6 ; V_2 < V_21 ; V_2 ++ ) {\r\nif ( ! V_4 [ V_2 ] )\r\nbreak;\r\nF_11 ( ( unsigned long ) V_4 [ V_2 ] ) ;\r\nV_4 [ V_2 ] = NULL ;\r\n}\r\n}\r\nstatic void F_12 ( T_1 * V_22 )\r\n{\r\nunsigned V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ )\r\nV_22 [ V_2 ] = 1 << V_23 ;\r\n}\r\nstatic int F_13 ( struct V_24 * V_25 )\r\n{\r\nunsigned V_1 = V_25 -> V_26 ;\r\nunsigned V_27 ;\r\nint V_28 ;\r\nV_27 = V_1 / V_3 + 1 ;\r\nif ( V_27 > V_21 )\r\nreturn - V_29 ;\r\nwhile ( V_6 < V_27 ) {\r\nvoid * V_22 ;\r\nstruct V_30 V_31 ;\r\nV_22 = V_4 [ V_6 ] ;\r\nif ( ! V_22 ) {\r\nV_22 = ( void * ) F_14 ( V_32 ) ;\r\nif ( V_22 == NULL ) {\r\nV_28 = - V_33 ;\r\ngoto error;\r\n}\r\nV_4 [ V_6 ] = V_22 ;\r\n}\r\nF_12 ( V_22 ) ;\r\nV_31 . V_34 = F_7 ( V_22 ) ;\r\nV_28 = F_9 ( V_35 , & V_31 ) ;\r\nif ( V_28 < 0 )\r\ngoto error;\r\nV_6 ++ ;\r\n}\r\nreturn 0 ;\r\nerror:\r\nif ( V_6 == 0 )\r\nF_15 ( L_1 , V_28 ) ;\r\nelse\r\nF_16 ( L_2 , V_28 ) ;\r\nF_10 () ;\r\nreturn V_28 ;\r\n}\r\nstatic void F_17 ( struct V_24 * V_25 , unsigned V_7 )\r\n{\r\n}\r\nstatic void F_18 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nF_19 ( F_20 ( V_37 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic void F_22 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nF_23 ( F_20 ( V_37 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic bool F_24 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nreturn F_25 ( F_20 ( V_37 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic bool F_26 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nreturn F_27 ( F_20 ( V_38 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic void F_28 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nF_23 ( F_20 ( V_38 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic bool F_29 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nreturn F_25 ( F_20 ( V_38 , V_36 ) , F_21 ( V_36 ) ) ;\r\n}\r\nstatic void F_30 ( volatile T_1 * V_36 )\r\n{\r\nT_1 V_39 , V_40 , V_41 ;\r\nV_41 = * V_36 ;\r\ndo {\r\nV_40 = V_41 & ~ ( 1 << V_42 ) ;\r\nV_39 = V_40 & ~ ( 1 << V_23 ) ;\r\nV_41 = F_31 ( V_36 , V_40 , V_39 ) ;\r\n} while ( V_41 != V_40 );\r\n}\r\nstatic void F_32 ( unsigned V_1 )\r\n{\r\nT_1 * V_36 = F_1 ( V_1 ) ;\r\nF_33 ( ! F_34 () ) ;\r\nF_30 ( V_36 ) ;\r\nif ( F_24 ( V_1 ) ) {\r\nstruct V_43 V_44 = { . V_1 = V_1 } ;\r\n( void ) F_9 ( V_45 , & V_44 ) ;\r\n}\r\n}\r\nstatic T_2 F_35 ( volatile T_1 * V_36 )\r\n{\r\nT_1 V_39 , V_40 , V_41 ;\r\nV_41 = * V_36 ;\r\ndo {\r\nV_40 = V_41 ;\r\nV_39 = ( V_41 & ~ ( ( 1 << V_46 )\r\n| V_47 ) ) ;\r\n} while ( ( V_41 = F_31 ( V_36 , V_40 , V_39 ) ) != V_40 );\r\nreturn V_41 & V_47 ;\r\n}\r\nstatic void F_36 ( unsigned V_1 )\r\n{\r\nint V_48 ;\r\nV_48 = F_37 ( V_1 ) ;\r\nif ( V_48 != - 1 )\r\nF_38 ( V_48 ) ;\r\n}\r\nstatic void F_39 ( unsigned V_7 ,\r\nstruct V_8 * V_9 ,\r\nunsigned V_49 , unsigned long * V_50 ,\r\nbool V_51 )\r\n{\r\nstruct V_10 * V_11 = & F_5 ( V_12 , V_7 ) ;\r\nT_2 V_16 ;\r\nunsigned V_1 ;\r\nT_1 * V_36 ;\r\nV_16 = V_11 -> V_16 [ V_49 ] ;\r\nif ( V_16 == 0 ) {\r\nF_40 () ;\r\nV_16 = V_9 -> V_16 [ V_49 ] ;\r\n}\r\nV_1 = V_16 ;\r\nV_36 = F_1 ( V_1 ) ;\r\nV_16 = F_35 ( V_36 ) ;\r\nif ( V_16 == 0 )\r\nF_41 ( V_49 , V_50 ) ;\r\nif ( F_24 ( V_1 ) && ! F_29 ( V_1 ) ) {\r\nif ( F_42 ( V_51 ) )\r\nF_43 ( L_3 , V_1 ) ;\r\nelse\r\nF_36 ( V_1 ) ;\r\n}\r\nV_11 -> V_16 [ V_49 ] = V_16 ;\r\n}\r\nstatic void F_44 ( unsigned V_7 , bool V_51 )\r\n{\r\nstruct V_8 * V_9 ;\r\nunsigned long V_50 ;\r\nunsigned V_11 ;\r\nV_9 = F_5 ( V_52 , V_7 ) ;\r\nV_50 = F_45 ( & V_9 -> V_50 , 0 ) ;\r\nwhile ( V_50 ) {\r\nV_11 = F_46 ( & V_50 , V_15 ) ;\r\nF_39 ( V_7 , V_9 , V_11 , & V_50 , V_51 ) ;\r\nV_50 |= F_45 ( & V_9 -> V_50 , 0 ) ;\r\n}\r\n}\r\nstatic void F_47 ( unsigned V_7 )\r\n{\r\nF_44 ( V_7 , false ) ;\r\n}\r\nstatic void F_48 ( void )\r\n{\r\nunsigned V_7 ;\r\nF_49 (cpu) {\r\nvoid * V_9 = F_5 ( V_52 , V_7 ) ;\r\nint V_28 ;\r\nif ( ! V_9 )\r\ncontinue;\r\nif ( ! F_50 ( V_7 ) ) {\r\nF_11 ( ( unsigned long ) V_9 ) ;\r\nF_5 ( V_52 , V_7 ) = NULL ;\r\ncontinue;\r\n}\r\nV_28 = F_4 ( V_7 , V_9 ) ;\r\nF_33 ( V_28 < 0 ) ;\r\n}\r\nV_6 = 0 ;\r\n}\r\nstatic int F_51 ( unsigned V_7 )\r\n{\r\nvoid * V_9 = NULL ;\r\nint V_28 = - V_33 ;\r\nV_9 = ( void * ) F_14 ( V_32 ) ;\r\nif ( V_9 == NULL )\r\ngoto error;\r\nV_28 = F_4 ( V_7 , V_9 ) ;\r\nif ( V_28 < 0 )\r\ngoto error;\r\nF_5 ( V_52 , V_7 ) = V_9 ;\r\nreturn 0 ;\r\nerror:\r\nF_11 ( ( unsigned long ) V_9 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic int F_52 ( unsigned int V_7 )\r\n{\r\nif ( ! F_5 ( V_52 , V_7 ) )\r\nreturn F_51 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_53 ( unsigned int V_7 )\r\n{\r\nF_44 ( V_7 , true ) ;\r\nreturn 0 ;\r\n}\r\nint T_3 F_54 ( void )\r\n{\r\nint V_7 = F_55 () ;\r\nint V_28 ;\r\nV_28 = F_51 ( V_7 ) ;\r\nif ( V_28 < 0 )\r\ngoto V_53;\r\nF_56 ( L_4 ) ;\r\nV_54 = & V_55 ;\r\nF_57 ( V_56 ,\r\nL_5 ,\r\nF_52 , F_53 ) ;\r\nV_53:\r\nF_58 () ;\r\nreturn V_28 ;\r\n}
