<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/win32ss/drivers/miniport/vga_new/vga.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_ddfd06bba35866cf4fe2acc35285f4c9.html">win32ss</a></li><li class="navelem"><a class="el" href="dir_1530c3ab7d3c433da0a810eaba9038bd.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f96bde9b5a64fa69841744231e9e30c1.html">miniport</a></li><li class="navelem"><a class="el" href="dir_613847b4a644c43dde5a91a4435802d9.html">vga_new</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">vga.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * PROJECT:         ReactOS VGA Miniport Driver</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * LICENSE:         Microsoft NT4 DDK Sample Code License</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * FILE:            win32ss/drivers/miniport/vga_new/vga.h</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * PURPOSE:         Main Header File</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * PROGRAMMERS:     Copyright (c) 1992  Microsoft Corporation</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *                  ReactOS Portable Systems Group</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef _VGA_NEW_PCH_</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define _VGA_NEW_PCH_</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;ntdef.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;dderror.h&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;miniport.h&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;video.h&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;cmdcnst.h&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// Base address of VGA memory range.  Also used as base address of VGA</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// memory when loading a font, which is done with the VGA mapped at A0000.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define MEM_VGA      0xA0000</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define MEM_VGA_SIZE 0x20000</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// For memory mapped IO</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define MEMORY_MAPPED_IO_OFFSET (0xB8000 - 0xA0000)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// Port definitions for filling the ACCESS_RANGES structure in the miniport</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// information, defines the range of I/O ports the VGA spans.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// There is a break in the IO ports - a few ports are used for the parallel</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// port. Those cannot be defined in the ACCESS_RANGE, but are still mapped</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// so all VGA ports are in one address range.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define VGA_BASE_IO_PORT      0x000003B0</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define VGA_START_BREAK_PORT  0x000003BB</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define VGA_END_BREAK_PORT    0x000003C0</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define VGA_MAX_IO_PORT       0x000003DF</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// VGA register definitions</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// eVb: 3.1 [VGA] - Use offsets from the VGA Port Address instead of absolute</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define CRTC_ADDRESS_PORT_MONO      0x0004  // CRT Controller Address and</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CRTC_DATA_PORT_MONO         0x0005  // Data registers in mono mode</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define FEAT_CTRL_WRITE_PORT_MONO   0x000A  // Feature Control write port</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// in mono mode</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define INPUT_STATUS_1_MONO         0x000A  // Input Status 1 register read</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// port in mono mode</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define ATT_INITIALIZE_PORT_MONO    INPUT_STATUS_1_MONO</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// Register to read to reset</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// Attribute Controller index/data</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ATT_ADDRESS_PORT            0x0010  // Attribute Controller Address and</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ATT_DATA_WRITE_PORT         0x0010  // Data registers share one port</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// for writes, but only Address is</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// readable at 0x3C0</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ATT_DATA_READ_PORT          0x0011  // Attribute Controller Data reg is</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// readable here</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define MISC_OUTPUT_REG_WRITE_PORT  0x0012  // Miscellaneous Output reg write</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// port</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define INPUT_STATUS_0_PORT         0x0012  // Input Status 0 register read</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// port</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define VIDEO_SUBSYSTEM_ENABLE_PORT 0x0013  // Bit 0 enables/disables the</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// entire VGA subsystem</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SEQ_ADDRESS_PORT            0x0014  // Sequence Controller Address and</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SEQ_DATA_PORT               0x0015  // Data registers</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DAC_PIXEL_MASK_PORT         0x0016  // DAC pixel mask reg</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DAC_ADDRESS_READ_PORT       0x0017  // DAC register read index reg,</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// write-only</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DAC_STATE_PORT              0x0017  // DAC state (read/write),</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// read-only</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DAC_ADDRESS_WRITE_PORT      0x0018  // DAC register write index reg</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DAC_DATA_REG_PORT           0x0019  // DAC data transfer reg</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define FEAT_CTRL_READ_PORT         0x001A  // Feature Control read port</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define MISC_OUTPUT_REG_READ_PORT   0x001C  // Miscellaneous Output reg read</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// port</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define GRAPH_ADDRESS_PORT          0x001E  // Graphics Controller Address</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define GRAPH_DATA_PORT             0x001F  // and Data registers</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define CRTC_ADDRESS_PORT_COLOR     0x0024  // CRT Controller Address and</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define CRTC_DATA_PORT_COLOR        0x0025  // Data registers in color mode</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define FEAT_CTRL_WRITE_PORT_COLOR  0x002A  // Feature Control write port</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define INPUT_STATUS_1_COLOR        0x002A  // Input Status 1 register read</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// port in color mode</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// eVb: 3.2 [END]</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ATT_INITIALIZE_PORT_COLOR   INPUT_STATUS_1_COLOR</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// Register to read to reset</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// Attribute Controller index/data</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// toggle in color mode</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Offsets in HardwareStateHeader-&gt;PortValue[] of save areas for non-indexed</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// VGA registers.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define CRTC_ADDRESS_MONO_OFFSET      0x04</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define FEAT_CTRL_WRITE_MONO_OFFSET   0x0A</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ATT_ADDRESS_OFFSET            0x10</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define MISC_OUTPUT_REG_WRITE_OFFSET  0x12</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define VIDEO_SUBSYSTEM_ENABLE_OFFSET 0x13</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SEQ_ADDRESS_OFFSET            0x14</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DAC_PIXEL_MASK_OFFSET         0x16</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DAC_STATE_OFFSET              0x17</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DAC_ADDRESS_WRITE_OFFSET      0x18</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define GRAPH_ADDRESS_OFFSET          0x1E</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define CRTC_ADDRESS_COLOR_OFFSET     0x24</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define FEAT_CTRL_WRITE_COLOR_OFFSET  0x2A</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// toggle in color mode</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// VGA indexed register indexes.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// CL-GD542x specific registers:</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define IND_CL_EXTS_ENB         0x06    // index in Sequencer to enable exts</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define IND_NORD_SCRATCH_PAD    0x09    // index in Seq of Nordic scratch pad</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define IND_CL_SCRATCH_PAD      0x0A    // index in Seq of 542x scratch pad</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define IND_ALP_SCRATCH_PAD     0x15    // index in Seq of Alpine scratch pad</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IND_CL_REV_REG          0x25    // index in CRTC of ID Register</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define IND_CL_ID_REG           0x27    // index in CRTC of ID Register</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define IND_CURSOR_START        0x0A    // index in CRTC of the Cursor Start</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define IND_CURSOR_END          0x0B    //  and End registers</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define IND_CURSOR_HIGH_LOC     0x0E    // index in CRTC of the Cursor Location</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define IND_CURSOR_LOW_LOC      0x0F    //  High and Low Registers</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define IND_VSYNC_END           0x11    // index in CRTC of the Vertical Sync</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                        <span class="comment">//  End register, which has the bit</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                        <span class="comment">//  that protects/unprotects CRTC</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                        <span class="comment">//  index registers 0-7</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define IND_CR2C                0x2C    // Nordic LCD Interface Register</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define IND_CR2D                0x2D    // Nordic LCD Display Control</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define IND_SET_RESET_ENABLE    0x01    // index of Set/Reset Enable reg in GC</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define IND_DATA_ROTATE         0x03    // index of Data Rotate reg in GC</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define IND_READ_MAP            0x04    // index of Read Map reg in Graph Ctlr</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IND_GRAPH_MODE          0x05    // index of Mode reg in Graph Ctlr</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IND_GRAPH_MISC          0x06    // index of Misc reg in Graph Ctlr</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define IND_BIT_MASK            0x08    // index of Bit Mask reg in Graph Ctlr</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define IND_SYNC_RESET          0x00    // index of Sync Reset reg in Seq</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define IND_MAP_MASK            0x02    // index of Map Mask in Sequencer</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define IND_MEMORY_MODE         0x04    // index of Memory Mode reg in Seq</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define IND_CRTC_PROTECT        0x11    // index of reg containing regs 0-7 in</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                        <span class="comment">//  CRTC</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define IND_CRTC_COMPAT         0x34    // index of CRTC Compatibility reg</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                        <span class="comment">//  in CRTC</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define IND_PERF_TUNING         0x16    // index of performance tuning in Seq</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define START_SYNC_RESET_VALUE  0x01    // value for Sync Reset reg to start</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                        <span class="comment">//  synchronous reset</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define END_SYNC_RESET_VALUE    0x03    // value for Sync Reset reg to end</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                        <span class="comment">//  synchronous reset</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// Value to write to Extensions Control register values extensions.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define CL64xx_EXTENSION_ENABLE_INDEX     0x0A     // GR0A to be exact!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define CL64xx_EXTENSION_ENABLE_VALUE     0xEC</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define CL64xx_EXTENSION_DISABLE_VALUE    0xCE</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define CL64xx_TRISTATE_CONTROL_REG       0xA1</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define CL6340_ENABLE_READBACK_REGISTER   0xE0</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define CL6340_ENABLE_READBACK_ALLSEL_VALUE 0xF0</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define CL6340_ENABLE_READBACK_OFF_VALUE  0x00</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CL6340_IDENTIFICATION_REGISTER    0xE9</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// Values for Attribute Controller Index register to turn video off</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// and on, by setting bit 5 to 0 (off) or 1 (on).</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define VIDEO_DISABLE 0</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define VIDEO_ENABLE  0x20</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define INDEX_ENABLE_AUTO_START 0x31</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Masks to keep only the significant bits of the Graphics Controller and</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Sequencer Address registers. Masking is necessary because some VGAs, such</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// as S3-based ones, don&#39;t return unused bits set to 0, and some SVGAs use</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// these bits if extensions are enabled.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define GRAPH_ADDR_MASK 0x0F</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SEQ_ADDR_MASK   0x07</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Mask used to toggle Chain4 bit in the Sequencer&#39;s Memory Mode register.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define CHAIN4_MASK 0x08</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// Value written to the Read Map register when identifying the existence of</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// a VGA in VgaInitialize. This value must be different from the final test</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// value written to the Bit Mask in that routine.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define READ_MAP_TEST_SETTING 0x03</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// Default text mode setting for various registers, used to restore their</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// states if VGA detection fails after they&#39;ve been modified.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define MEMORY_MODE_TEXT_DEFAULT 0x02</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BIT_MASK_DEFAULT 0xFF</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define READ_MAP_DEFAULT 0x00</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// Palette-related info.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// Highest valid DAC color register index.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define VIDEO_MAX_COLOR_REGISTER  0xFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// Highest valid palette register index</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define VIDEO_MAX_PALETTE_REGISTER 0x0F</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// Driver Specific Attribute Flags</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define CAPS_NO_HOST_XFER       0x00000002   // Do not use host xfers to</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                             <span class="comment">//   the blt engine.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define CAPS_SW_POINTER         0x00000004   // Use software pointer.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define CAPS_TRUE_COLOR         0x00000008   // Set upper color registers.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define CAPS_MM_IO              0x00000010   // Use memory mapped IO.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define CAPS_BLT_SUPPORT        0x00000020   // BLTs are supported</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define CAPS_IS_542x            0x00000040   // This is a 542x</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define CAPS_IS_5436            0x00000080   // This is a 5436</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define CAPS_CURSOR_VERT_EXP    0x00000100   // Flag set if 8x6 panel,</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                             <span class="comment">//   but 6x4 resolution</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// Structure used to describe each video mode in ModesVGA[].</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_v_i_d_e_o_m_o_d_e.html">  251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    USHORT  fbType; <span class="comment">// color or monochrome, text or graphics, via</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                    <span class="comment">//  VIDEO_MODE_COLOR and VIDEO_MODE_GRAPHICS</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    USHORT  numPlanes;    <span class="comment">// # of video memory planes</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    USHORT  bitsPerPlane; <span class="comment">// # of bits of color in each plane</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    SHORT   col;    <span class="comment">// # of text columns across screen with default font</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    SHORT   row;    <span class="comment">// # of text rows down screen with default font</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    USHORT  hres;   <span class="comment">// # of pixels across screen</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    USHORT  vres;   <span class="comment">// # of scan lines down screen</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// eVb: 3.2 [VGA] - Store frequency next to resolution data</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    ULONG   Frequency;         <span class="comment">// Vertical Frequency</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// eVb: 3.2 [END]</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    USHORT  wbytes; <span class="comment">// # of bytes from start of one scan line to start of next</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    ULONG   sbytes; <span class="comment">// total size of addressable display memory in bytes</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// eVb: 3.3 [VBE] - Add VBE mode and bank flag</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    ULONG NoBankSwitch;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    ULONG Mode;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// eVb: 3.3 [VBE]</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    PUSHORT CmdStream;   <span class="comment">// pointer to array of register-setting commands to</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                         <span class="comment">//  set up mode</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// eVb: 3.4 [VBE] - Add fields to track linear addresses/sizes and flags</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    ULONG PhysBase;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    ULONG FrameBufferBase;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    ULONG FrameBufferSize;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    ULONG PhysSize;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    ULONG LogicalWidth;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    ULONG NonVgaMode;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    ULONG Granularity;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// eVb: 3.4 [END]</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;} <a class="code" href="struct_v_i_d_e_o_m_o_d_e.html">VIDEOMODE</a>, *<a class="code" href="struct_v_i_d_e_o_m_o_d_e.html">PVIDEOMODE</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// Mode into which to put the VGA before starting a VDM, so it&#39;s a plain</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// vanilla VGA.  (This is the mode&#39;s index in ModesVGA[], currently standard</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// 80x25 text mode.)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DEFAULT_MODE 0</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// Info used by the Validator functions and save/restore code.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// Structure used to trap register accesses that must be done atomically.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define VGA_MAX_VALIDATOR_DATA             100</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define VGA_VALIDATOR_UCHAR_ACCESS   1</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define VGA_VALIDATOR_USHORT_ACCESS  2</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define VGA_VALIDATOR_ULONG_ACCESS   3</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a.html">  302</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a.html">_VGA_VALIDATOR_DATA</a> {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;   ULONG Port;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;   UCHAR AccessType;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;   ULONG <a class="code" href="struct_data.html">Data</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <a class="code" href="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a.html">VGA_VALIDATOR_DATA</a>, *<a class="code" href="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a.html">PVGA_VALIDATOR_DATA</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// Number of bytes to save in each plane.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define VGA_PLANE_SIZE 0x10000</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Number of each type of indexed register in a standard VGA, used by</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// validator and state save/restore functions.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Note: VDMs currently only support basic VGAs only.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define VGA_NUM_SEQUENCER_PORTS     5</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define VGA_NUM_CRTC_PORTS         25</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define VGA_NUM_GRAPH_CONT_PORTS    9</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define VGA_NUM_ATTRIB_CONT_PORTS  21</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define VGA_NUM_DAC_ENTRIES       256</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define EXT_NUM_GRAPH_CONT_PORTS    0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define EXT_NUM_SEQUENCER_PORTS     0</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define EXT_NUM_CRTC_PORTS          0</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define EXT_NUM_ATTRIB_CONT_PORTS   0</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define EXT_NUM_DAC_ENTRIES         0</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// These constants determine the offsets within the</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// VIDEO_HARDWARE_STATE_HEADER structure that are used to save and</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// restore the VGA&#39;s state.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define VGA_HARDWARE_STATE_SIZE sizeof(VIDEO_HARDWARE_STATE_HEADER)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define VGA_BASIC_SEQUENCER_OFFSET (VGA_HARDWARE_STATE_SIZE + 0)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define VGA_BASIC_CRTC_OFFSET (VGA_BASIC_SEQUENCER_OFFSET + \</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">         VGA_NUM_SEQUENCER_PORTS)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define VGA_BASIC_GRAPH_CONT_OFFSET (VGA_BASIC_CRTC_OFFSET + \</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">         VGA_NUM_CRTC_PORTS)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define VGA_BASIC_ATTRIB_CONT_OFFSET (VGA_BASIC_GRAPH_CONT_OFFSET + \</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">         VGA_NUM_GRAPH_CONT_PORTS)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define VGA_BASIC_DAC_OFFSET (VGA_BASIC_ATTRIB_CONT_OFFSET + \</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">         VGA_NUM_ATTRIB_CONT_PORTS)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define VGA_BASIC_LATCHES_OFFSET (VGA_BASIC_DAC_OFFSET + \</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">         (3 * VGA_NUM_DAC_ENTRIES))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define VGA_EXT_SEQUENCER_OFFSET (VGA_BASIC_LATCHES_OFFSET + 4)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define VGA_EXT_CRTC_OFFSET (VGA_EXT_SEQUENCER_OFFSET + \</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">         EXT_NUM_SEQUENCER_PORTS)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define VGA_EXT_GRAPH_CONT_OFFSET (VGA_EXT_CRTC_OFFSET + \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">         EXT_NUM_CRTC_PORTS)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define VGA_EXT_ATTRIB_CONT_OFFSET (VGA_EXT_GRAPH_CONT_OFFSET +\</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">         EXT_NUM_GRAPH_CONT_PORTS)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define VGA_EXT_DAC_OFFSET (VGA_EXT_ATTRIB_CONT_OFFSET + \</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">         EXT_NUM_ATTRIB_CONT_PORTS)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define VGA_VALIDATOR_OFFSET (VGA_EXT_DAC_OFFSET + 4 * EXT_NUM_DAC_ENTRIES)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define VGA_VALIDATOR_AREA_SIZE  sizeof (ULONG) + (VGA_MAX_VALIDATOR_DATA * \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">                                 sizeof (VGA_VALIDATOR_DATA)) +             \</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">                                 sizeof (ULONG) +                           \</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">                                 sizeof (ULONG) +                           \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">                                 sizeof (PVIDEO_ACCESS_RANGE)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define VGA_MISC_DATA_AREA_OFFSET VGA_VALIDATOR_OFFSET + VGA_VALIDATOR_AREA_SIZE</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define VGA_MISC_DATA_AREA_SIZE  0</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define VGA_PLANE_0_OFFSET VGA_MISC_DATA_AREA_OFFSET + VGA_MISC_DATA_AREA_SIZE</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define VGA_PLANE_1_OFFSET VGA_PLANE_0_OFFSET + VGA_PLANE_SIZE</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define VGA_PLANE_2_OFFSET VGA_PLANE_1_OFFSET + VGA_PLANE_SIZE</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define VGA_PLANE_3_OFFSET VGA_PLANE_2_OFFSET + VGA_PLANE_SIZE</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// Space needed to store all state data.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define VGA_TOTAL_STATE_SIZE VGA_PLANE_3_OFFSET + VGA_PLANE_SIZE</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// Device extension for the driver object.  This data is only used</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// locally, so this structure can be added to as needed.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___h_w___d_e_v_i_c_e___e_x_t_e_n_s_i_o_n.html">_HW_DEVICE_EXTENSION</a> {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="union___l_a_r_g_e___i_n_t_e_g_e_r.html">PHYSICAL_ADDRESS</a> PhysicalVideoMemoryBase; <span class="comment">// physical memory address and</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="union___l_a_r_g_e___i_n_t_e_g_e_r.html">PHYSICAL_ADDRESS</a> PhysicalFrameOffset;     <span class="comment">// physical memory address and</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    ULONG PhysicalVideoMemoryLength;          <span class="comment">// length of display memory</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    ULONG PhysicalFrameLength;                <span class="comment">// length of display memory for</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                              <span class="comment">// the current mode.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    PUCHAR  IOAddress;            <span class="comment">// base I/O address of VGA ports</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    PUCHAR  VideoMemoryAddress;   <span class="comment">// base virtual memory address of VGA memory</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    ULONG   ModeIndex;            <span class="comment">// index of current mode in ModesVGA[]</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    PVIDEOMODE  CurrentMode;      <span class="comment">// pointer to VIDEOMODE structure for</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                  <span class="comment">// current mode</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="struct___v_i_d_e_o___c_u_r_s_o_r___p_o_s_i_t_i_o_n.html">VIDEO_CURSOR_POSITION</a> CursorPosition;  <span class="comment">// current cursor position</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    UCHAR CursorEnable;           <span class="comment">// whether cursor is enabled or not</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    UCHAR CursorTopScanLine;      <span class="comment">// Cursor Start register setting (top scan)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    UCHAR CursorBottomScanLine;   <span class="comment">// Cursor End register setting (bottom scan)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// eVb: 3.5 [VBE] - Add fields for VBE support and XP+ INT10 interface</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="struct___v_i_d_e_o___p_o_r_t___i_n_t10___i_n_t_e_r_f_a_c_e.html">VIDEO_PORT_INT10_INTERFACE</a> Int10Interface;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> VesaBiosOk;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// eVb: 3.5 [END]</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;} <a class="code" href="struct___h_w___d_e_v_i_c_e___e_x_t_e_n_s_i_o_n.html">HW_DEVICE_EXTENSION</a>, *<a class="code" href="struct___h_w___d_e_v_i_c_e___e_x_t_e_n_s_i_o_n.html">PHW_DEVICE_EXTENSION</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Function prototypes.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// Entry points for the VGA validator. Used in VgaEmulatorAccessEntries[].</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// Vga init scripts for font loading</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keyword">extern</span> USHORT EnableA000Data[];</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">extern</span> USHORT DisableA000Color[];</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// Mode Information</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">extern</span> ULONG NumVideoModes;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_v_i_d_e_o_m_o_d_e.html">VIDEOMODE</a> ModesVGA[];</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">extern</span> PVIDEOMODE VgaModeList;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// eVb: 3.5 [VGA] - Add ATI/Mach64 Access Range</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define NUM_VGA_ACCESS_RANGES  5</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// eVb: 3.5 [END]</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct___v_i_d_e_o___a_c_c_e_s_s___r_a_n_g_e.html">VIDEO_ACCESS_RANGE</a> VgaAccessRange[];</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* VESA Bios Magic number */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define VESA_MAGIC (&#39;V&#39; + (&#39;E&#39; &lt;&lt; 8) + (&#39;S&#39; &lt;&lt; 16) + (&#39;A&#39; &lt;&lt; 24))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#include &quot;vbe.h&quot;</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _VGA_NEW_PCH_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct___v_i_d_e_o___p_o_r_t___i_n_t10___i_n_t_e_r_f_a_c_e_html"><div class="ttname"><a href="struct___v_i_d_e_o___p_o_r_t___i_n_t10___i_n_t_e_r_f_a_c_e.html">_VIDEO_PORT_INT10_INTERFACE</a></div><div class="ttdef"><b>Definition:</b> video.h:772</div></div>
<div class="ttc" id="struct___v_i_d_e_o___c_u_r_s_o_r___p_o_s_i_t_i_o_n_html"><div class="ttname"><a href="struct___v_i_d_e_o___c_u_r_s_o_r___p_o_s_i_t_i_o_n.html">_VIDEO_CURSOR_POSITION</a></div><div class="ttdef"><b>Definition:</b> ntddvdeo.h:436</div></div>
<div class="ttc" id="struct_data_html"><div class="ttname"><a href="struct_data.html">Data</a></div><div class="ttdef"><b>Definition:</b> sort_test.cpp:77</div></div>
<div class="ttc" id="_processor_bind_8h_html_a112e3146cb38b6ee95e64d85842e380a"><div class="ttname"><a href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a></div><div class="ttdeci">unsigned char BOOLEAN</div><div class="ttdef"><b>Definition:</b> ProcessorBind.h:185</div></div>
<div class="ttc" id="union___l_a_r_g_e___i_n_t_e_g_e_r_html"><div class="ttname"><a href="union___l_a_r_g_e___i_n_t_e_g_e_r.html">_LARGE_INTEGER</a></div><div class="ttdef"><b>Definition:</b> typedefs.h:101</div></div>
<div class="ttc" id="struct___v_i_d_e_o___a_c_c_e_s_s___r_a_n_g_e_html"><div class="ttname"><a href="struct___v_i_d_e_o___a_c_c_e_s_s___r_a_n_g_e.html">_VIDEO_ACCESS_RANGE</a></div><div class="ttdef"><b>Definition:</b> video.h:214</div></div>
<div class="ttc" id="struct_v_i_d_e_o_m_o_d_e_html"><div class="ttname"><a href="struct_v_i_d_e_o_m_o_d_e.html">VIDEOMODE</a></div><div class="ttdef"><b>Definition:</b> vga.h:251</div></div>
<div class="ttc" id="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a_html"><div class="ttname"><a href="struct___v_g_a___v_a_l_i_d_a_t_o_r___d_a_t_a.html">_VGA_VALIDATOR_DATA</a></div><div class="ttdef"><b>Definition:</b> vga.h:302</div></div>
<div class="ttc" id="struct___h_w___d_e_v_i_c_e___e_x_t_e_n_s_i_o_n_html"><div class="ttname"><a href="struct___h_w___d_e_v_i_c_e___e_x_t_e_n_s_i_o_n.html">_HW_DEVICE_EXTENSION</a></div><div class="ttdef"><b>Definition:</b> atapi.c:22</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
