
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

00200000 <_vectors>:
  200000:	20000400 	.word	0x20000400
  200004:	002002d9 	.word	0x002002d9
  200008:	002002db 	.word	0x002002db
  20000c:	002002db 	.word	0x002002db
  200010:	002002db 	.word	0x002002db
  200014:	002002db 	.word	0x002002db
  200018:	002002db 	.word	0x002002db
  20001c:	002002db 	.word	0x002002db
  200020:	002002db 	.word	0x002002db
  200024:	002002db 	.word	0x002002db
  200028:	002002db 	.word	0x002002db
  20002c:	00202e61 	.word	0x00202e61
  200030:	002002db 	.word	0x002002db
  200034:	002002db 	.word	0x002002db
  200038:	002002db 	.word	0x002002db
  20003c:	002002db 	.word	0x002002db
  200040:	002002db 	.word	0x002002db
  200044:	002002db 	.word	0x002002db
  200048:	002002db 	.word	0x002002db
  20004c:	002002db 	.word	0x002002db
  200050:	002002db 	.word	0x002002db
  200054:	002002db 	.word	0x002002db
  200058:	002018f1 	.word	0x002018f1
  20005c:	00201961 	.word	0x00201961
  200060:	002019d1 	.word	0x002019d1
  200064:	00201a41 	.word	0x00201a41
  200068:	00201ab1 	.word	0x00201ab1
  20006c:	002021b1 	.word	0x002021b1
  200070:	00202221 	.word	0x00202221
  200074:	00202291 	.word	0x00202291
  200078:	00202301 	.word	0x00202301
  20007c:	00202371 	.word	0x00202371
  200080:	002023e1 	.word	0x002023e1
  200084:	00202451 	.word	0x00202451
  200088:	002002db 	.word	0x002002db
  20008c:	002002db 	.word	0x002002db
  200090:	002002db 	.word	0x002002db
  200094:	002002db 	.word	0x002002db
  200098:	002002db 	.word	0x002002db
  20009c:	00201b21 	.word	0x00201b21
  2000a0:	00201e21 	.word	0x00201e21
  2000a4:	00201e71 	.word	0x00201e71
  2000a8:	00201ed1 	.word	0x00201ed1
  2000ac:	00201f21 	.word	0x00201f21
  2000b0:	00201f81 	.word	0x00201f81
  2000b4:	00202071 	.word	0x00202071
  2000b8:	00202111 	.word	0x00202111
  2000bc:	002002db 	.word	0x002002db
  2000c0:	002002db 	.word	0x002002db
  2000c4:	002002db 	.word	0x002002db
  2000c8:	002002db 	.word	0x002002db
  2000cc:	002002db 	.word	0x002002db
  2000d0:	002002db 	.word	0x002002db
  2000d4:	002002db 	.word	0x002002db
  2000d8:	002002db 	.word	0x002002db
  2000dc:	00201c01 	.word	0x00201c01
  2000e0:	00201b91 	.word	0x00201b91
  2000e4:	002002db 	.word	0x002002db
  2000e8:	002002db 	.word	0x002002db
  2000ec:	002002db 	.word	0x002002db
  2000f0:	002002db 	.word	0x002002db
  2000f4:	002002db 	.word	0x002002db
  2000f8:	002002db 	.word	0x002002db
  2000fc:	002024c1 	.word	0x002024c1
  200100:	002002db 	.word	0x002002db
  200104:	002002db 	.word	0x002002db
  200108:	002002db 	.word	0x002002db
  20010c:	002002db 	.word	0x002002db
  200110:	002002db 	.word	0x002002db
  200114:	002002db 	.word	0x002002db
  200118:	002002db 	.word	0x002002db
  20011c:	002002db 	.word	0x002002db
  200120:	00202531 	.word	0x00202531
  200124:	002025a1 	.word	0x002025a1
  200128:	00202611 	.word	0x00202611
  20012c:	00202681 	.word	0x00202681
  200130:	002026f1 	.word	0x002026f1
  200134:	002002db 	.word	0x002002db
  200138:	002002db 	.word	0x002002db
  20013c:	002002db 	.word	0x002002db
  200140:	002002db 	.word	0x002002db
  200144:	002002db 	.word	0x002002db
  200148:	002002db 	.word	0x002002db
  20014c:	002002db 	.word	0x002002db
  200150:	00202761 	.word	0x00202761
  200154:	002027d1 	.word	0x002027d1
  200158:	00202841 	.word	0x00202841
  20015c:	002002db 	.word	0x002002db
  200160:	002002db 	.word	0x002002db
  200164:	002002db 	.word	0x002002db
  200168:	002002db 	.word	0x002002db
  20016c:	002002db 	.word	0x002002db
  200170:	002002db 	.word	0x002002db
  200174:	002002db 	.word	0x002002db
  200178:	002002db 	.word	0x002002db
  20017c:	002002db 	.word	0x002002db
  200180:	002002db 	.word	0x002002db
  200184:	002002db 	.word	0x002002db
  200188:	002002db 	.word	0x002002db
  20018c:	002002db 	.word	0x002002db
  200190:	002002db 	.word	0x002002db
  200194:	002002db 	.word	0x002002db
  200198:	002002db 	.word	0x002002db
  20019c:	002002db 	.word	0x002002db
  2001a0:	002002db 	.word	0x002002db
  2001a4:	002002db 	.word	0x002002db
  2001a8:	002002db 	.word	0x002002db
  2001ac:	002002db 	.word	0x002002db
  2001b0:	002002db 	.word	0x002002db
  2001b4:	002002db 	.word	0x002002db
  2001b8:	002002db 	.word	0x002002db
  2001bc:	002002db 	.word	0x002002db
  2001c0:	002002db 	.word	0x002002db
  2001c4:	002002db 	.word	0x002002db
  2001c8:	002002db 	.word	0x002002db
  2001cc:	002002db 	.word	0x002002db
  2001d0:	002002db 	.word	0x002002db
  2001d4:	002002db 	.word	0x002002db
  2001d8:	002002db 	.word	0x002002db
  2001dc:	002002db 	.word	0x002002db
  2001e0:	002002db 	.word	0x002002db
  2001e4:	002002db 	.word	0x002002db
  2001e8:	002002db 	.word	0x002002db
  2001ec:	002002db 	.word	0x002002db
  2001f0:	002002db 	.word	0x002002db
  2001f4:	002002db 	.word	0x002002db
  2001f8:	002002db 	.word	0x002002db
  2001fc:	002002db 	.word	0x002002db

Disassembly of section .text:

00200200 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
  200200:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
  200202:	4827      	ldr	r0, [pc, #156]	; (2002a0 <endfiniloop+0x4>)
                msr     MSP, r0
  200204:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
  200208:	4826      	ldr	r0, [pc, #152]	; (2002a4 <endfiniloop+0x8>)
                msr     PSP, r0
  20020a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
  20020e:	4826      	ldr	r0, [pc, #152]	; (2002a8 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
  200210:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
  200214:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
  200218:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
  20021a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
  20021c:	f380 8814 	msr	CONTROL, r0
                isb
  200220:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
  200224:	f001 fadc 	bl	2017e0 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
  200228:	f002 fb42 	bl	2028b0 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
  20022c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
  200230:	491e      	ldr	r1, [pc, #120]	; (2002ac <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
  200232:	4a1b      	ldr	r2, [pc, #108]	; (2002a0 <endfiniloop+0x4>)

00200234 <msloop>:
msloop:
                cmp     r1, r2
  200234:	4291      	cmp	r1, r2
                itt     lo
  200236:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200238:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
  20023c:	e7fa      	bcc.n	200234 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
  20023e:	491c      	ldr	r1, [pc, #112]	; (2002b0 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
  200240:	4a18      	ldr	r2, [pc, #96]	; (2002a4 <endfiniloop+0x8>)

00200242 <psloop>:
psloop:
                cmp     r1, r2
  200242:	4291      	cmp	r1, r2
                itt     lo
  200244:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200246:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
  20024a:	e7fa      	bcc.n	200242 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =__textdata_base__
  20024c:	4919      	ldr	r1, [pc, #100]	; (2002b4 <endfiniloop+0x18>)
                ldr     r2, =__data_base__
  20024e:	4a1a      	ldr	r2, [pc, #104]	; (2002b8 <endfiniloop+0x1c>)
                ldr     r3, =__data_end__
  200250:	4b1a      	ldr	r3, [pc, #104]	; (2002bc <endfiniloop+0x20>)

00200252 <dloop>:
dloop:
                cmp     r2, r3
  200252:	429a      	cmp	r2, r3
                ittt    lo
  200254:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
  200256:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
  20025a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
  20025e:	e7f8      	bcc.n	200252 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
  200260:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
  200262:	4917      	ldr	r1, [pc, #92]	; (2002c0 <endfiniloop+0x24>)
                ldr     r2, =__bss_end__
  200264:	4a17      	ldr	r2, [pc, #92]	; (2002c4 <endfiniloop+0x28>)

00200266 <bloop>:
bloop:
                cmp     r1, r2
  200266:	4291      	cmp	r1, r2
                itt     lo
  200268:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  20026a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
  20026e:	e7fa      	bcc.n	200266 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
  200270:	f001 fb06 	bl	201880 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
  200274:	f001 faf4 	bl	201860 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
  200278:	4c13      	ldr	r4, [pc, #76]	; (2002c8 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end__
  20027a:	4d14      	ldr	r5, [pc, #80]	; (2002cc <endfiniloop+0x30>)

0020027c <initloop>:
initloop:
                cmp     r4, r5
  20027c:	42ac      	cmp	r4, r5
                bge     endinitloop
  20027e:	da03      	bge.n	200288 <endinitloop>
                ldr     r1, [r4], #4
  200280:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200284:	4788      	blx	r1
                b       initloop
  200286:	e7f9      	b.n	20027c <initloop>

00200288 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
  200288:	f002 fdfa 	bl	202e80 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
  20028c:	4c10      	ldr	r4, [pc, #64]	; (2002d0 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end__
  20028e:	4d11      	ldr	r5, [pc, #68]	; (2002d4 <endfiniloop+0x38>)

00200290 <finiloop>:
finiloop:
                cmp     r4, r5
  200290:	42ac      	cmp	r4, r5
                bge     endfiniloop
  200292:	da03      	bge.n	20029c <endfiniloop>
                ldr     r1, [r4], #4
  200294:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200298:	4788      	blx	r1
                b       finiloop
  20029a:	e7f9      	b.n	200290 <finiloop>

0020029c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
  20029c:	f001 bae8 	b.w	201870 <__default_exit>
                ldr     r0, =__main_stack_end__
  2002a0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
  2002a4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
  2002a8:	00200000 	.word	0x00200000
                ldr     r1, =__main_stack_base__
  2002ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
  2002b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
  2002b4:	08004800 	.word	0x08004800
                ldr     r2, =__data_base__
  2002b8:	20020000 	.word	0x20020000
                ldr     r3, =__data_end__
  2002bc:	200200cc 	.word	0x200200cc
                ldr     r1, =__bss_base__
  2002c0:	20000800 	.word	0x20000800
                ldr     r2, =__bss_end__
  2002c4:	200017b4 	.word	0x200017b4
                ldr     r4, =__init_array_base__
  2002c8:	00200200 	.word	0x00200200
                ldr     r5, =__init_array_end__
  2002cc:	00200200 	.word	0x00200200
                ldr     r4, =__fini_array_base__
  2002d0:	00200200 	.word	0x00200200
                ldr     r5, =__fini_array_end__
  2002d4:	00200200 	.word	0x00200200

002002d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
  2002d8:	e792      	b.n	200200 <_crt0_entry>

002002da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
  2002da:	f000 f800 	bl	2002de <_unhandled_exception>

002002de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
  2002de:	e7fe      	b.n	2002de <_unhandled_exception>

002002e0 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
  2002e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
  2002e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
  2002e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
  2002ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

002002f0 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
  2002f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
  2002f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
  2002f6:	4628      	mov	r0, r5
                blx     r4
  2002f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
  2002fa:	2000      	movs	r0, #0
                bl      chThdExit
  2002fc:	f002 fd70 	bl	202de0 <chThdExit>

00200300 <_zombies>:
_zombies:       b       _zombies
  200300:	e7fe      	b.n	200300 <_zombies>

00200302 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
  200302:	f002 fc55 	bl	202bb0 <chSchDoReschedule>

00200306 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
  200306:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
  200308:	e7fe      	b.n	200308 <_port_exit_from_isr+0x2>
  20030a:	0000      	movs	r0, r0
  20030c:	0000      	movs	r0, r0
	...

00200310 <memchr>:
  200310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  200314:	2a10      	cmp	r2, #16
  200316:	db2b      	blt.n	200370 <memchr+0x60>
  200318:	f010 0f07 	tst.w	r0, #7
  20031c:	d008      	beq.n	200330 <memchr+0x20>
  20031e:	f810 3b01 	ldrb.w	r3, [r0], #1
  200322:	3a01      	subs	r2, #1
  200324:	428b      	cmp	r3, r1
  200326:	d02d      	beq.n	200384 <memchr+0x74>
  200328:	f010 0f07 	tst.w	r0, #7
  20032c:	b342      	cbz	r2, 200380 <memchr+0x70>
  20032e:	d1f6      	bne.n	20031e <memchr+0xe>
  200330:	b4f0      	push	{r4, r5, r6, r7}
  200332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  200336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  20033a:	f022 0407 	bic.w	r4, r2, #7
  20033e:	f07f 0700 	mvns.w	r7, #0
  200342:	2300      	movs	r3, #0
  200344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  200348:	3c08      	subs	r4, #8
  20034a:	ea85 0501 	eor.w	r5, r5, r1
  20034e:	ea86 0601 	eor.w	r6, r6, r1
  200352:	fa85 f547 	uadd8	r5, r5, r7
  200356:	faa3 f587 	sel	r5, r3, r7
  20035a:	fa86 f647 	uadd8	r6, r6, r7
  20035e:	faa5 f687 	sel	r6, r5, r7
  200362:	b98e      	cbnz	r6, 200388 <memchr+0x78>
  200364:	d1ee      	bne.n	200344 <memchr+0x34>
  200366:	bcf0      	pop	{r4, r5, r6, r7}
  200368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  20036c:	f002 0207 	and.w	r2, r2, #7
  200370:	b132      	cbz	r2, 200380 <memchr+0x70>
  200372:	f810 3b01 	ldrb.w	r3, [r0], #1
  200376:	3a01      	subs	r2, #1
  200378:	ea83 0301 	eor.w	r3, r3, r1
  20037c:	b113      	cbz	r3, 200384 <memchr+0x74>
  20037e:	d1f8      	bne.n	200372 <memchr+0x62>
  200380:	2000      	movs	r0, #0
  200382:	4770      	bx	lr
  200384:	3801      	subs	r0, #1
  200386:	4770      	bx	lr
  200388:	2d00      	cmp	r5, #0
  20038a:	bf06      	itte	eq
  20038c:	4635      	moveq	r5, r6
  20038e:	3803      	subeq	r0, #3
  200390:	3807      	subne	r0, #7
  200392:	f015 0f01 	tst.w	r5, #1
  200396:	d107      	bne.n	2003a8 <memchr+0x98>
  200398:	3001      	adds	r0, #1
  20039a:	f415 7f80 	tst.w	r5, #256	; 0x100
  20039e:	bf02      	ittt	eq
  2003a0:	3001      	addeq	r0, #1
  2003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  2003a6:	3001      	addeq	r0, #1
  2003a8:	bcf0      	pop	{r4, r5, r6, r7}
  2003aa:	3801      	subs	r0, #1
  2003ac:	4770      	bx	lr
  2003ae:	bf00      	nop

002003b0 <_ctl>:
#else
    break;
#endif
  }
  return MSG_OK;
}
  2003b0:	2000      	movs	r0, #0
  2003b2:	4770      	bx	lr
	...

002003c0 <_port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2003c0:	2320      	movs	r3, #32
  2003c2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2003c6:	4b0d      	ldr	r3, [pc, #52]	; (2003fc <_port_irq_epilogue+0x3c>)
  2003c8:	685b      	ldr	r3, [r3, #4]
  2003ca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2003ce:	d102      	bne.n	2003d6 <_port_irq_epilogue+0x16>
  2003d0:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
  2003d4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2003d6:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2003da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2003de:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2003e0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2003e2:	f383 8809 	msr	PSP, r3
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2003e6:	4a06      	ldr	r2, [pc, #24]	; (200400 <_port_irq_epilogue+0x40>)
  2003e8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2003ea:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2003ec:	6889      	ldr	r1, [r1, #8]
  2003ee:	6892      	ldr	r2, [r2, #8]
  2003f0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2003f2:	bf8c      	ite	hi
  2003f4:	4a03      	ldrhi	r2, [pc, #12]	; (200404 <_port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2003f6:	4a04      	ldrls	r2, [pc, #16]	; (200408 <_port_irq_epilogue+0x48>)
  2003f8:	619a      	str	r2, [r3, #24]
  2003fa:	4770      	bx	lr
  2003fc:	e000ed00 	.word	0xe000ed00
  200400:	2000096c 	.word	0x2000096c
  200404:	00200303 	.word	0x00200303
  200408:	00200306 	.word	0x00200306
  20040c:	00000000 	.word	0x00000000

00200410 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
  200410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200414:	f002 0803 	and.w	r8, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  200418:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  20041c:	09d6      	lsrs	r6, r2, #7
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
  20041e:	f04f 0b0f 	mov.w	fp, #15
  uint32_t bit     = 0;
  200422:	2200      	movs	r2, #0
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200424:	4644      	mov	r4, r8
      m1 = 1 << bit;
  200426:	f04f 0a01 	mov.w	sl, #1
      m2 = 3 << (bit * 2);
  20042a:	f04f 0903 	mov.w	r9, #3
  20042e:	e013      	b.n	200458 <_pal_lld_setgroupmode+0x48>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
  200430:	f8d0 e000 	ldr.w	lr, [r0]
        if (bit < 8)
  200434:	2a07      	cmp	r2, #7
        port->MODER   = (port->MODER & ~m2) | moder;
  200436:	ea03 030e 	and.w	r3, r3, lr
  20043a:	ea43 0304 	orr.w	r3, r3, r4
  20043e:	6003      	str	r3, [r0, #0]
        if (bit < 8)
  200440:	d844      	bhi.n	2004cc <_pal_lld_setgroupmode+0xbc>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  200442:	6a03      	ldr	r3, [r0, #32]
  200444:	ea23 0c0c 	bic.w	ip, r3, ip
  200448:	ea4c 0707 	orr.w	r7, ip, r7
  20044c:	6207      	str	r7, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
  20044e:	0849      	lsrs	r1, r1, #1
  200450:	d03a      	beq.n	2004c8 <_pal_lld_setgroupmode+0xb8>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
  200452:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
    bit++;
  200454:	3201      	adds	r2, #1
    moder <<= 2;
  200456:	00a4      	lsls	r4, r4, #2
    if ((mask & 1) != 0) {
  200458:	07cb      	lsls	r3, r1, #31
  20045a:	d5f8      	bpl.n	20044e <_pal_lld_setgroupmode+0x3e>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20045c:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
  20045e:	fa0a fe02 	lsl.w	lr, sl, r2
      altrmask = altr << ((bit & 7) * 4);
  200462:	f002 0c07 	and.w	ip, r2, #7
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  200466:	f1b8 0f02 	cmp.w	r8, #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20046a:	ea23 030e 	bic.w	r3, r3, lr
      altrmask = altr << ((bit & 7) * 4);
  20046e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  200472:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
  200474:	ea4f 0342 	mov.w	r3, r2, lsl #1
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200478:	f8d0 e008 	ldr.w	lr, [r0, #8]
      altrmask = altr << ((bit & 7) * 4);
  20047c:	fa06 f70c 	lsl.w	r7, r6, ip
      m2 = 3 << (bit * 2);
  200480:	fa09 f303 	lsl.w	r3, r9, r3
      m4 = 15 << ((bit & 7) * 4);
  200484:	fa0b fc0c 	lsl.w	ip, fp, ip
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200488:	ea2e 0e03 	bic.w	lr, lr, r3
  20048c:	f8c0 e008 	str.w	lr, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  200490:	f8d0 e00c 	ldr.w	lr, [r0, #12]
  200494:	ea2e 0e03 	bic.w	lr, lr, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200498:	ea6f 0303 	mvn.w	r3, r3
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  20049c:	ea4e 0e05 	orr.w	lr, lr, r5
  2004a0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2004a4:	d1c4      	bne.n	200430 <_pal_lld_setgroupmode+0x20>
        if (bit < 8)
  2004a6:	2a07      	cmp	r2, #7
  2004a8:	d817      	bhi.n	2004da <_pal_lld_setgroupmode+0xca>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  2004aa:	f8d0 e020 	ldr.w	lr, [r0, #32]
  2004ae:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004b2:	ea4c 0707 	orr.w	r7, ip, r7
  2004b6:	6207      	str	r7, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
  2004b8:	6807      	ldr	r7, [r0, #0]
    if (!mask)
  2004ba:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
  2004bc:	ea03 0307 	and.w	r3, r3, r7
  2004c0:	ea43 0304 	orr.w	r3, r3, r4
  2004c4:	6003      	str	r3, [r0, #0]
    if (!mask)
  2004c6:	d1c4      	bne.n	200452 <_pal_lld_setgroupmode+0x42>
  }
}
  2004c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
  2004ce:	ea23 0c0c 	bic.w	ip, r3, ip
  2004d2:	ea4c 0707 	orr.w	r7, ip, r7
  2004d6:	6247      	str	r7, [r0, #36]	; 0x24
  2004d8:	e7b9      	b.n	20044e <_pal_lld_setgroupmode+0x3e>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004da:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  2004de:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004e2:	ea4c 0707 	orr.w	r7, ip, r7
  2004e6:	6247      	str	r7, [r0, #36]	; 0x24
  2004e8:	e7e6      	b.n	2004b8 <_pal_lld_setgroupmode+0xa8>
  2004ea:	bf00      	nop
  2004ec:	0000      	movs	r0, r0
	...

002004f0 <_pal_lld_enablepadevent>:
                             ioeventmode_t mode) {

  uint32_t padmask, cridx, croff, crmask, portidx;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  2004f0:	2301      	movs	r3, #1
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

  /* Index and mask of the CR register to be used.*/
  cridx  = (uint32_t)pad >> 2U;
#if STM32_EXTI_HAS_CR == FALSE
  croff  = ((uint32_t)pad & 3U) * 4U;
  2004f2:	f001 0c03 	and.w	ip, r1, #3
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;
  2004f6:	f3c0 2083 	ubfx	r0, r0, #10, #4
  /* Programming edge registers.*/
  if (mode & PAL_EVENT_MODE_RISING_EDGE)
    EXTI->RTSR1 |= padmask;
  else
    EXTI->RTSR1 &= ~padmask;
  if (mode & PAL_EVENT_MODE_FALLING_EDGE)
  2004fa:	f012 0f02 	tst.w	r2, #2
  padmask = 1U << (uint32_t)pad;
  2004fe:	fa03 f301 	lsl.w	r3, r3, r1
  croff  = ((uint32_t)pad & 3U) * 4U;
  200502:	f021 0103 	bic.w	r1, r1, #3
  200506:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
                             ioeventmode_t mode) {
  20050a:	b410      	push	{r4}
  20050c:	4c11      	ldr	r4, [pc, #68]	; (200554 <_pal_lld_enablepadevent+0x64>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20050e:	fa00 f00c 	lsl.w	r0, r0, ip
  200512:	440c      	add	r4, r1
  crmask = ~(0xFU << croff);
  200514:	f04f 010f 	mov.w	r1, #15
  200518:	fa01 fc0c 	lsl.w	ip, r1, ip
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20051c:	68a1      	ldr	r1, [r4, #8]
  20051e:	ea21 0c0c 	bic.w	ip, r1, ip
    EXTI->RTSR1 |= padmask;
  200522:	490d      	ldr	r1, [pc, #52]	; (200558 <_pal_lld_enablepadevent+0x68>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200524:	ea40 000c 	orr.w	r0, r0, ip
  200528:	60a0      	str	r0, [r4, #8]
    EXTI->RTSR1 |= padmask;
  20052a:	6888      	ldr	r0, [r1, #8]
  EXTI_D1->EMR1 &= ~padmask;
#else
  EXTI->IMR1 |= padmask;
  EXTI->EMR1 &= ~padmask;
#endif
}
  20052c:	bc10      	pop	{r4}
    EXTI->RTSR1 |= padmask;
  20052e:	ea40 0003 	orr.w	r0, r0, r3
  200532:	6088      	str	r0, [r1, #8]
    EXTI->FTSR1 &= ~padmask;
  200534:	ea6f 0003 	mvn.w	r0, r3
    EXTI->FTSR1 |= padmask;
  200538:	68ca      	ldr	r2, [r1, #12]
  20053a:	bf14      	ite	ne
  20053c:	431a      	orrne	r2, r3
    EXTI->FTSR1 &= ~padmask;
  20053e:	439a      	biceq	r2, r3
  200540:	60ca      	str	r2, [r1, #12]
  EXTI->IMR1 |= padmask;
  200542:	4a05      	ldr	r2, [pc, #20]	; (200558 <_pal_lld_enablepadevent+0x68>)
  200544:	6811      	ldr	r1, [r2, #0]
  200546:	430b      	orrs	r3, r1
  200548:	6013      	str	r3, [r2, #0]
  EXTI->EMR1 &= ~padmask;
  20054a:	6853      	ldr	r3, [r2, #4]
  20054c:	4003      	ands	r3, r0
  20054e:	6053      	str	r3, [r2, #4]
}
  200550:	4770      	bx	lr
  200552:	bf00      	nop
  200554:	40013800 	.word	0x40013800
  200558:	40013c00 	.word	0x40013c00
  20055c:	00000000 	.word	0x00000000

00200560 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
  200560:	b410      	push	{r4}
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
  200562:	7803      	ldrb	r3, [r0, #0]
  200564:	2b01      	cmp	r3, #1
  200566:	d013      	beq.n	200590 <gpt_lld_start+0x30>
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200568:	68c2      	ldr	r2, [r0, #12]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20056a:	e9d0 1301 	ldrd	r1, r3, [r0, #4]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  20056e:	2000      	movs	r0, #0
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200570:	680c      	ldr	r4, [r1, #0]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200572:	6010      	str	r0, [r2, #0]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200574:	fbb3 f3f4 	udiv	r3, r3, r4
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  200578:	e9d1 4102 	ldrd	r4, r1, [r1, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20057c:	3b01      	subs	r3, #1
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20057e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  gptp->tim->CR2  = gptp->config->cr2;
  200582:	6054      	str	r4, [r2, #4]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200584:	b29b      	uxth	r3, r3
                    ~STM32_TIM_DIER_IRQ_MASK;
}
  200586:	bc10      	pop	{r4}
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  200588:	6293      	str	r3, [r2, #40]	; 0x28
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  20058a:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20058c:	60d1      	str	r1, [r2, #12]
}
  20058e:	4770      	bx	lr
    if (&GPTD3 == gptp) {
  200590:	4b18      	ldr	r3, [pc, #96]	; (2005f4 <gpt_lld_start+0x94>)
  200592:	4298      	cmp	r0, r3
  200594:	d018      	beq.n	2005c8 <gpt_lld_start+0x68>
    if (&GPTD4 == gptp) {
  200596:	4b18      	ldr	r3, [pc, #96]	; (2005f8 <gpt_lld_start+0x98>)
  200598:	4298      	cmp	r0, r3
  20059a:	d1e5      	bne.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM4(true);
  20059c:	4b17      	ldr	r3, [pc, #92]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  20059e:	4918      	ldr	r1, [pc, #96]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM4(true);
  2005a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005a2:	f042 0204 	orr.w	r2, r2, #4
  2005a6:	641a      	str	r2, [r3, #64]	; 0x40
  2005a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005aa:	f042 0204 	orr.w	r2, r2, #4
  2005ae:	661a      	str	r2, [r3, #96]	; 0x60
  2005b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM4();
  2005b2:	6a1a      	ldr	r2, [r3, #32]
  2005b4:	f042 0204 	orr.w	r2, r2, #4
  2005b8:	621a      	str	r2, [r3, #32]
  2005ba:	6a1a      	ldr	r2, [r3, #32]
  2005bc:	f022 0204 	bic.w	r2, r2, #4
  2005c0:	621a      	str	r2, [r3, #32]
  2005c2:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005c4:	6081      	str	r1, [r0, #8]
  2005c6:	e7cf      	b.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM3(true);
  2005c8:	4b0c      	ldr	r3, [pc, #48]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  2005ca:	490d      	ldr	r1, [pc, #52]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM3(true);
  2005cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005ce:	f042 0202 	orr.w	r2, r2, #2
  2005d2:	641a      	str	r2, [r3, #64]	; 0x40
  2005d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005d6:	f042 0202 	orr.w	r2, r2, #2
  2005da:	661a      	str	r2, [r3, #96]	; 0x60
  2005dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM3();
  2005de:	6a1a      	ldr	r2, [r3, #32]
  2005e0:	f042 0202 	orr.w	r2, r2, #2
  2005e4:	621a      	str	r2, [r3, #32]
  2005e6:	6a1a      	ldr	r2, [r3, #32]
  2005e8:	f022 0202 	bic.w	r2, r2, #2
  2005ec:	621a      	str	r2, [r3, #32]
  2005ee:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005f0:	6081      	str	r1, [r0, #8]
    if (&GPTD4 == gptp) {
  2005f2:	e7b9      	b.n	200568 <gpt_lld_start+0x8>
  2005f4:	20000800 	.word	0x20000800
  2005f8:	20000810 	.word	0x20000810
  2005fc:	40023800 	.word	0x40023800
  200600:	066ff300 	.word	0x066ff300
	...

00200610 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
  200610:	4a02      	ldr	r2, [pc, #8]	; (20061c <notify3+0xc>)
  200612:	6813      	ldr	r3, [r2, #0]
  200614:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  200618:	6013      	str	r3, [r2, #0]
}
  20061a:	4770      	bx	lr
  20061c:	40004800 	.word	0x40004800

00200620 <_idle_thread>:
__STATIC_FORCEINLINE void port_wait_for_interrupt(void) {

#if CORTEX_ENABLE_WFI_IDLE == TRUE
  __WFI();
#endif
}
  200620:	e7fe      	b.n	200620 <_idle_thread>
  200622:	bf00      	nop
	...

00200630 <wakeup>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  200630:	2320      	movs	r3, #32
  200632:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
  200636:	f890 3020 	ldrb.w	r3, [r0, #32]
  20063a:	2b07      	cmp	r3, #7
  20063c:	d80d      	bhi.n	20065a <wakeup+0x2a>
  20063e:	e8df f003 	tbb	[pc, r3]
  200642:	0c27      	.short	0x0c27
  200644:	0408230c 	.word	0x0408230c
  200648:	080c      	.short	0x080c
    chSemFastSignalI(tp->u.wtsemp);
  20064a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
  20064c:	6893      	ldr	r3, [r2, #8]
  20064e:	3301      	adds	r3, #1
  200650:	6093      	str	r3, [r2, #8]
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
  200652:	e9d0 3200 	ldrd	r3, r2, [r0]
  200656:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
  200658:	605a      	str	r2, [r3, #4]
  tp->state = CH_STATE_READY;
  20065a:	2200      	movs	r2, #0
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  } while (pqp->prio >= p->prio);
  20065c:	6881      	ldr	r1, [r0, #8]
  20065e:	4b0e      	ldr	r3, [pc, #56]	; (200698 <wakeup+0x68>)
  200660:	f880 2020 	strb.w	r2, [r0, #32]
static void wakeup(void *p) {
  200664:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
  200666:	f04f 34ff 	mov.w	r4, #4294967295
  20066a:	6244      	str	r4, [r0, #36]	; 0x24
    pqp = pqp->next;
  20066c:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  20066e:	689a      	ldr	r2, [r3, #8]
  200670:	428a      	cmp	r2, r1
  200672:	d2fb      	bcs.n	20066c <wakeup+0x3c>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  200674:	685a      	ldr	r2, [r3, #4]
  200676:	2100      	movs	r1, #0
  p->next       = pqp;
  200678:	6003      	str	r3, [r0, #0]
  p->prev       = pqp->prev;
  20067a:	6042      	str	r2, [r0, #4]
  p->prev->next = p;
  20067c:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  20067e:	6058      	str	r0, [r3, #4]
  200680:	f381 8811 	msr	BASEPRI, r1
}
  200684:	bc10      	pop	{r4}
  200686:	4770      	bx	lr
    *tp->u.wttrp = NULL;
  200688:	6a43      	ldr	r3, [r0, #36]	; 0x24
  20068a:	2200      	movs	r2, #0
  20068c:	601a      	str	r2, [r3, #0]
    break;
  20068e:	e7e4      	b.n	20065a <wakeup+0x2a>
  200690:	2300      	movs	r3, #0
  200692:	f383 8811 	msr	BASEPRI, r3
  200696:	4770      	bx	lr
  200698:	2000096c 	.word	0x2000096c
  20069c:	00000000 	.word	0x00000000

002006a0 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
  2006a0:	4b01      	ldr	r3, [pc, #4]	; (2006a8 <chTMStartMeasurementX+0x8>)
  2006a2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
  2006a4:	6083      	str	r3, [r0, #8]
}
  2006a6:	4770      	bx	lr
  2006a8:	e0001000 	.word	0xe0001000
  2006ac:	00000000 	.word	0x00000000

002006b0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006b0:	4a0e      	ldr	r2, [pc, #56]	; (2006ec <chTMStopMeasurementX+0x3c>)
  2006b2:	4b0f      	ldr	r3, [pc, #60]	; (2006f0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
  2006b4:	6881      	ldr	r1, [r0, #8]
  2006b6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
  2006b8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006ba:	6f54      	ldr	r4, [r2, #116]	; 0x74
  tmp->cumulative += (rttime_t)tmp->last;
  2006bc:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
  2006be:	1b1b      	subs	r3, r3, r4
  tmp->n++;
  2006c0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  2006c2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
  2006c6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c8:	18d2      	adds	r2, r2, r3
  2006ca:	6102      	str	r2, [r0, #16]
  2006cc:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
  2006d0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
  2006d2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
  2006d4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
  2006d6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
  2006d8:	bf88      	it	hi
  2006da:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
  2006dc:	4293      	cmp	r3, r2
  tmp->n++;
  2006de:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
  2006e2:	bf38      	it	cc
  2006e4:	6003      	strcc	r3, [r0, #0]
}
  2006e6:	bc10      	pop	{r4}
  2006e8:	4770      	bx	lr
  2006ea:	bf00      	nop
  2006ec:	2000096c 	.word	0x2000096c
  2006f0:	e0001000 	.word	0xe0001000
	...

00200700 <chCoreAllocFromTop>:
  200700:	2320      	movs	r3, #32
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
  200702:	b410      	push	{r4}
  200704:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200708:	4b0b      	ldr	r3, [pc, #44]	; (200738 <chCoreAllocFromTop+0x38>)
  20070a:	4249      	negs	r1, r1
  20070c:	685c      	ldr	r4, [r3, #4]
  20070e:	1a20      	subs	r0, r4, r0
  200710:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200712:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
  200714:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200716:	428a      	cmp	r2, r1
  200718:	d307      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  20071a:	4294      	cmp	r4, r2
  20071c:	d305      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
  20071e:	605a      	str	r2, [r3, #4]
  200720:	2300      	movs	r3, #0
  200722:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
  200726:	bc10      	pop	{r4}
  200728:	4770      	bx	lr
    return NULL;
  20072a:	2000      	movs	r0, #0
  20072c:	2300      	movs	r3, #0
  20072e:	f383 8811 	msr	BASEPRI, r3
}
  200732:	bc10      	pop	{r4}
  200734:	4770      	bx	lr
  200736:	bf00      	nop
  200738:	20000b08 	.word	0x20000b08
  20073c:	00000000 	.word	0x00000000

00200740 <chCoreAllocAlignedI>:
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200740:	4b06      	ldr	r3, [pc, #24]	; (20075c <chCoreAllocAlignedI+0x1c>)
  200742:	4249      	negs	r1, r1
  200744:	685a      	ldr	r2, [r3, #4]
  200746:	1a10      	subs	r0, r2, r0
  200748:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  20074a:	6819      	ldr	r1, [r3, #0]
  20074c:	4288      	cmp	r0, r1
  20074e:	d303      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  200750:	4282      	cmp	r2, r0
  200752:	d301      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  ch_memcore.topmem = prev;
  200754:	6058      	str	r0, [r3, #4]
  return p;
  200756:	4770      	bx	lr
    return NULL;
  200758:	2000      	movs	r0, #0
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
  20075a:	4770      	bx	lr
  20075c:	20000b08 	.word	0x20000b08

00200760 <Holl>:
void Holl(void* args)
{
    // Преобразование аргумента к требуемому типу, в данному случае к uint8_t
    uint8_t arg = *((uint8_t*) args);
    // Проверка, что передача аргумента работает
      if(palReadPad(GPIOB,8u)==1)
  200760:	4b13      	ldr	r3, [pc, #76]	; (2007b0 <Holl+0x50>)
  200762:	691a      	ldr	r2, [r3, #16]
  200764:	05d2      	lsls	r2, r2, #23
  200766:	d50a      	bpl.n	20077e <Holl+0x1e>
      {
        if(palReadPad(GPIOB,9u)==1)
  200768:	691b      	ldr	r3, [r3, #16]
  20076a:	059b      	lsls	r3, r3, #22
  20076c:	d503      	bpl.n	200776 <Holl+0x16>
        {
          holl_speed++;
  20076e:	4a11      	ldr	r2, [pc, #68]	; (2007b4 <Holl+0x54>)
  200770:	8813      	ldrh	r3, [r2, #0]
  200772:	3301      	adds	r3, #1
  200774:	8013      	strh	r3, [r2, #0]
        }
        if(palReadPad(GPIOB,9u)==0)
  200776:	4b0e      	ldr	r3, [pc, #56]	; (2007b0 <Holl+0x50>)
  200778:	691b      	ldr	r3, [r3, #16]
  20077a:	0598      	lsls	r0, r3, #22
  20077c:	d513      	bpl.n	2007a6 <Holl+0x46>
        {
          holl_speed--;
        }
      }

      if(palReadPad(GPIOB,8u)==0)
  20077e:	4b0c      	ldr	r3, [pc, #48]	; (2007b0 <Holl+0x50>)
  200780:	691a      	ldr	r2, [r3, #16]
  200782:	05d1      	lsls	r1, r2, #23
  200784:	d40e      	bmi.n	2007a4 <Holl+0x44>
      {
        if(palReadPad(GPIOB,9u)==0)
  200786:	691b      	ldr	r3, [r3, #16]
  200788:	059a      	lsls	r2, r3, #22
  20078a:	d403      	bmi.n	200794 <Holl+0x34>
        {
          holl_speed++;
  20078c:	4a09      	ldr	r2, [pc, #36]	; (2007b4 <Holl+0x54>)
  20078e:	8813      	ldrh	r3, [r2, #0]
  200790:	3301      	adds	r3, #1
  200792:	8013      	strh	r3, [r2, #0]
        }
        if(palReadPad(GPIOB,9u)==1)
  200794:	4b06      	ldr	r3, [pc, #24]	; (2007b0 <Holl+0x50>)
  200796:	691b      	ldr	r3, [r3, #16]
  200798:	059b      	lsls	r3, r3, #22
  20079a:	d503      	bpl.n	2007a4 <Holl+0x44>
        {
          holl_speed--;
  20079c:	4a05      	ldr	r2, [pc, #20]	; (2007b4 <Holl+0x54>)
  20079e:	8813      	ldrh	r3, [r2, #0]
  2007a0:	3b01      	subs	r3, #1
  2007a2:	8013      	strh	r3, [r2, #0]
        }
      }

}
  2007a4:	4770      	bx	lr
          holl_speed--;
  2007a6:	4a03      	ldr	r2, [pc, #12]	; (2007b4 <Holl+0x54>)
  2007a8:	8813      	ldrh	r3, [r2, #0]
  2007aa:	3b01      	subs	r3, #1
  2007ac:	8013      	strh	r3, [r2, #0]
  2007ae:	e7e6      	b.n	20077e <Holl+0x1e>
  2007b0:	40020400 	.word	0x40020400
  2007b4:	20000d70 	.word	0x20000d70
	...

002007c0 <chMBPostI.isra.0>:

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  /* If the mailbox is in reset state then returns immediately.*/
  if (mbp->reset) {
  2007c0:	7d03      	ldrb	r3, [r0, #20]
  2007c2:	bb4b      	cbnz	r3, 200818 <chMBPostI.isra.0+0x58>
 */
static inline size_t chMBGetUsedCountI(const mailbox_t *mbp) {

  chDbgCheckClassI();

  return mbp->cnt;
  2007c4:	6903      	ldr	r3, [r0, #16]
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
  2007c6:	b470      	push	{r4, r5, r6}
  return (size_t)(mbp->top - mbp->buffer);
  2007c8:	e9d0 6200 	ldrd	r6, r2, [r0]
  2007cc:	1b94      	subs	r4, r2, r6
    return MSG_RESET;
  }

  /* Is there a free message slot in queue? if so then post.*/
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  2007ce:	ebb3 0fa4 	cmp.w	r3, r4, asr #2
  2007d2:	d01f      	beq.n	200814 <chMBPostI.isra.0+0x54>
    *mbp->wrptr++ = msg;
  2007d4:	6885      	ldr	r5, [r0, #8]
    if (mbp->wrptr >= mbp->top) {
      mbp->wrptr = mbp->buffer;
    }
    mbp->cnt++;
  2007d6:	3301      	adds	r3, #1
    *mbp->wrptr++ = msg;
  2007d8:	1d2c      	adds	r4, r5, #4
    if (mbp->wrptr >= mbp->top) {
  2007da:	42a2      	cmp	r2, r4
    *mbp->wrptr++ = msg;
  2007dc:	6084      	str	r4, [r0, #8]

    /* If there is a reader waiting then makes it ready.*/
    chThdDequeueNextI(&mbp->qr, MSG_OK);
  2007de:	f100 0220 	add.w	r2, r0, #32
    *mbp->wrptr++ = msg;
  2007e2:	6029      	str	r1, [r5, #0]
  return (bool)(qp->next != qp);
  2007e4:	6a01      	ldr	r1, [r0, #32]
      mbp->wrptr = mbp->buffer;
  2007e6:	bf98      	it	ls
  2007e8:	6086      	strls	r6, [r0, #8]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (ch_queue_notempty(&tqp->queue)) {
  2007ea:	428a      	cmp	r2, r1
    mbp->cnt++;
  2007ec:	6103      	str	r3, [r0, #16]
  2007ee:	d011      	beq.n	200814 <chMBPostI.isra.0+0x54>
  qp->next       = p->next;
  2007f0:	680b      	ldr	r3, [r1, #0]

  tp = (thread_t *)ch_queue_fifo_remove(&tqp->queue);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  2007f2:	2400      	movs	r4, #0
  2007f4:	6203      	str	r3, [r0, #32]
  qp->next->prev = qp;
  2007f6:	605a      	str	r2, [r3, #4]
  } while (pqp->prio >= p->prio);
  2007f8:	6888      	ldr	r0, [r1, #8]
  2007fa:	4b08      	ldr	r3, [pc, #32]	; (20081c <chMBPostI.isra.0+0x5c>)
  2007fc:	624c      	str	r4, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  2007fe:	f881 4020 	strb.w	r4, [r1, #32]
    pqp = pqp->next;
  200802:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200804:	689a      	ldr	r2, [r3, #8]
  200806:	4282      	cmp	r2, r0
  200808:	d2fb      	bcs.n	200802 <chMBPostI.isra.0+0x42>
  p->prev       = pqp->prev;
  20080a:	685a      	ldr	r2, [r3, #4]
  20080c:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200810:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200812:	6059      	str	r1, [r3, #4]
    return MSG_OK;
  }

  /* No space, immediate timeout.*/
  return MSG_TIMEOUT;
}
  200814:	bc70      	pop	{r4, r5, r6}
  200816:	4770      	bx	lr
  200818:	4770      	bx	lr
  20081a:	bf00      	nop
  20081c:	2000096c 	.word	0x2000096c

00200820 <cbgptfun3>:
// callback функция таймера 3
void cbgptfun3(GPTDriver *gptp)
{
    (void)gptp;
    int16_t speed_sensor=0;
    palToggleLine(LINE_LED1);
  200820:	4920      	ldr	r1, [pc, #128]	; (2008a4 <cbgptfun3+0x84>)
  if (mbp->reset) {
  200822:	4b21      	ldr	r3, [pc, #132]	; (2008a8 <cbgptfun3+0x88>)
  200824:	694a      	ldr	r2, [r1, #20]


int16_t Get_Holl_Sensor(void)
{
  return holl_speed;
  200826:	4821      	ldr	r0, [pc, #132]	; (2008ac <cbgptfun3+0x8c>)
  200828:	f082 0201 	eor.w	r2, r2, #1
{
  20082c:	b570      	push	{r4, r5, r6, lr}
    palToggleLine(LINE_LED1);
  20082e:	614a      	str	r2, [r1, #20]
}

void Clear_Holl_Sensor(void)
{
  holl_speed=0;
  200830:	2400      	movs	r4, #0
  200832:	7d1a      	ldrb	r2, [r3, #20]
  return holl_speed;
  200834:	f9b0 1000 	ldrsh.w	r1, [r0]
  holl_speed=0;
  200838:	8004      	strh	r4, [r0, #0]
  20083a:	bb2a      	cbnz	r2, 200888 <cbgptfun3+0x68>
  return mbp->cnt;
  20083c:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  20083e:	e9d3 6000 	ldrd	r6, r0, [r3]
  200842:	1b84      	subs	r4, r0, r6
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200844:	ebb2 0fa4 	cmp.w	r2, r4, asr #2
  200848:	d01e      	beq.n	200888 <cbgptfun3+0x68>
    *mbp->wrptr++ = msg;
  20084a:	689d      	ldr	r5, [r3, #8]
    mbp->cnt++;
  20084c:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  20084e:	1d2c      	adds	r4, r5, #4
    if (mbp->wrptr >= mbp->top) {
  200850:	42a0      	cmp	r0, r4
    *mbp->wrptr++ = msg;
  200852:	609c      	str	r4, [r3, #8]
  return (bool)(qp->next != qp);
  200854:	6a18      	ldr	r0, [r3, #32]
  200856:	4c16      	ldr	r4, [pc, #88]	; (2008b0 <cbgptfun3+0x90>)
  200858:	6029      	str	r1, [r5, #0]
      mbp->wrptr = mbp->buffer;
  20085a:	bf98      	it	ls
  20085c:	609e      	strls	r6, [r3, #8]
  20085e:	42a0      	cmp	r0, r4
    mbp->cnt++;
  200860:	611a      	str	r2, [r3, #16]
  200862:	d011      	beq.n	200888 <cbgptfun3+0x68>
  qp->next       = p->next;
  200864:	6805      	ldr	r5, [r0, #0]
  200866:	2200      	movs	r2, #0
  200868:	621d      	str	r5, [r3, #32]
  qp->next->prev = qp;
  20086a:	606c      	str	r4, [r5, #4]
  } while (pqp->prio >= p->prio);
  20086c:	4b11      	ldr	r3, [pc, #68]	; (2008b4 <cbgptfun3+0x94>)
  20086e:	6884      	ldr	r4, [r0, #8]
  200870:	6242      	str	r2, [r0, #36]	; 0x24
  200872:	f880 2020 	strb.w	r2, [r0, #32]
    pqp = pqp->next;
  200876:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200878:	689a      	ldr	r2, [r3, #8]
  20087a:	42a2      	cmp	r2, r4
  20087c:	d2fb      	bcs.n	200876 <cbgptfun3+0x56>
  p->prev       = pqp->prev;
  20087e:	685a      	ldr	r2, [r3, #4]
  200880:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  200884:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  200886:	6058      	str	r0, [r3, #4]
    speed_sensor=Get_Holl_Sensor();
    Clear_Holl_Sensor();
    chMBPostI(&pid_mb, speed_sensor);
    angle++;
  200888:	4c0b      	ldr	r4, [pc, #44]	; (2008b8 <cbgptfun3+0x98>)
  20088a:	7823      	ldrb	r3, [r4, #0]
  20088c:	3301      	adds	r3, #1
  20088e:	b2db      	uxtb	r3, r3
    if(angle>1)
  200890:	2b01      	cmp	r3, #1
    angle++;
  200892:	7023      	strb	r3, [r4, #0]
    if(angle>1)
  200894:	d800      	bhi.n	200898 <cbgptfun3+0x78>
    {
      chMBPostI(&holl_mb, speed_sensor);
      angle=0;
    }
}
  200896:	bd70      	pop	{r4, r5, r6, pc}
      chMBPostI(&holl_mb, speed_sensor);
  200898:	4808      	ldr	r0, [pc, #32]	; (2008bc <cbgptfun3+0x9c>)
  20089a:	f7ff ff91 	bl	2007c0 <chMBPostI.isra.0>
      angle=0;
  20089e:	2300      	movs	r3, #0
  2008a0:	7023      	strb	r3, [r4, #0]
}
  2008a2:	bd70      	pop	{r4, r5, r6, pc}
  2008a4:	40020400 	.word	0x40020400
  2008a8:	200015c0 	.word	0x200015c0
  2008ac:	20000d70 	.word	0x20000d70
  2008b0:	200015e0 	.word	0x200015e0
  2008b4:	2000096c 	.word	0x2000096c
  2008b8:	20000968 	.word	0x20000968
  2008bc:	20000bb8 	.word	0x20000bb8

002008c0 <cbgptfun4>:
// callback функция таймера 4
void cbgptfun4(GPTDriver *gptp)
{
    (void)gptp;
    uint8_t arg = 5;
    if(right_flag_ext)
  2008c0:	4a67      	ldr	r2, [pc, #412]	; (200a60 <cbgptfun4+0x1a0>)
    uint8_t arg = 5;
  2008c2:	2105      	movs	r1, #5
{
  2008c4:	b430      	push	{r4, r5}
  2008c6:	b082      	sub	sp, #8
    if(right_flag_ext)
  2008c8:	7813      	ldrb	r3, [r2, #0]
    uint8_t arg = 5;
  2008ca:	f88d 1007 	strb.w	r1, [sp, #7]
    if(right_flag_ext)
  2008ce:	b97b      	cbnz	r3, 2008f0 <cbgptfun4+0x30>
      palEnablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(RIGHT_GPIO_Port, RIGHT_Pin, right_button, &arg);
      gptStopTimerI(timer4);
      right_flag_ext=0;
    }
    if(left_flag_ext)
  2008d0:	4a64      	ldr	r2, [pc, #400]	; (200a64 <cbgptfun4+0x1a4>)
  2008d2:	7813      	ldrb	r3, [r2, #0]
  2008d4:	2b00      	cmp	r3, #0
  2008d6:	d139      	bne.n	20094c <cbgptfun4+0x8c>
      palEnablePadEventI(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(LEFT_GPIO_Port, LEFT_Pin, left_button, &arg);
      gptStopTimerI(timer4);
      left_flag_ext=0;
    }
    if(up_flag_ext)
  2008d8:	4a63      	ldr	r2, [pc, #396]	; (200a68 <cbgptfun4+0x1a8>)
  2008da:	7813      	ldrb	r3, [r2, #0]
  2008dc:	2b00      	cmp	r3, #0
  2008de:	d163      	bne.n	2009a8 <cbgptfun4+0xe8>
      palEnablePadEventI(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(UP_GPIO_Port, UP_Pin, up_button, &arg);
      gptStopTimerI(timer4);
      up_flag_ext=0;
    }
    if(down_flag_ext)
  2008e0:	4a62      	ldr	r2, [pc, #392]	; (200a6c <cbgptfun4+0x1ac>)
  2008e2:	7813      	ldrb	r3, [r2, #0]
  2008e4:	2b00      	cmp	r3, #0
  2008e6:	f040 808e 	bne.w	200a06 <cbgptfun4+0x146>
      palEnablePadEventI(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(DOWN_GPIO_Port, DOWN_Pin, down_button, &arg);
      gptStopTimerI(timer4);
      down_flag_ext=0;
    }
}
  2008ea:	b002      	add	sp, #8
  2008ec:	bc30      	pop	{r4, r5}
  2008ee:	4770      	bx	lr
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008f0:	485f      	ldr	r0, [pc, #380]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  2008f2:	4b60      	ldr	r3, [pc, #384]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008f4:	68c1      	ldr	r1, [r0, #12]
 */
void palSetPadCallbackI(ioportid_t port, iopadid_t pad,
                        palcallback_t cb, void *arg) {

  palevent_t *pep = pal_lld_get_pad_event(port, pad);
  pep->cb = cb;
  2008f6:	4c60      	ldr	r4, [pc, #384]	; (200a78 <cbgptfun4+0x1b8>)
  2008f8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  2008fc:	4d5f      	ldr	r5, [pc, #380]	; (200a7c <cbgptfun4+0x1bc>)
  2008fe:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  200902:	62a5      	str	r5, [r4, #40]	; 0x28
  pep->arg = arg;
  200904:	f10d 0507 	add.w	r5, sp, #7
  200908:	60c1      	str	r1, [r0, #12]
    EXTI->RTSR1 |= padmask;
  20090a:	6899      	ldr	r1, [r3, #8]
  20090c:	62e5      	str	r5, [r4, #44]	; 0x2c
  osalDbgCheck(gptp != NULL);
  osalDbgAssert((gptp->state == GPT_READY) || (gptp->state == GPT_CONTINUOUS) ||
                (gptp->state == GPT_ONESHOT),
                "invalid state");

  gptp->state = GPT_READY;
  20090e:	2402      	movs	r4, #2
  200910:	f041 0120 	orr.w	r1, r1, #32
  200914:	485a      	ldr	r0, [pc, #360]	; (200a80 <cbgptfun4+0x1c0>)
  200916:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  200918:	68d9      	ldr	r1, [r3, #12]
  20091a:	f021 0120 	bic.w	r1, r1, #32
  20091e:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200920:	6819      	ldr	r1, [r3, #0]
  200922:	f041 0120 	orr.w	r1, r1, #32
  200926:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200928:	6859      	ldr	r1, [r3, #4]
  20092a:	f021 0120 	bic.w	r1, r1, #32
  20092e:	6059      	str	r1, [r3, #4]
  200930:	68c3      	ldr	r3, [r0, #12]
  200932:	7004      	strb	r4, [r0, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  200934:	2000      	movs	r0, #0
  200936:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200938:	6118      	str	r0, [r3, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20093a:	68d9      	ldr	r1, [r3, #12]
      right_flag_ext=0;
  20093c:	7010      	strb	r0, [r2, #0]
  20093e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(left_flag_ext)
  200942:	4a48      	ldr	r2, [pc, #288]	; (200a64 <cbgptfun4+0x1a4>)
  200944:	60d9      	str	r1, [r3, #12]
  200946:	7813      	ldrb	r3, [r2, #0]
  200948:	2b00      	cmp	r3, #0
  20094a:	d0c5      	beq.n	2008d8 <cbgptfun4+0x18>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20094c:	4d48      	ldr	r5, [pc, #288]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  20094e:	4b49      	ldr	r3, [pc, #292]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200950:	68a9      	ldr	r1, [r5, #8]
  pep->cb = cb;
  200952:	4849      	ldr	r0, [pc, #292]	; (200a78 <cbgptfun4+0x1b8>)
  200954:	f021 010f 	bic.w	r1, r1, #15
  200958:	4c4a      	ldr	r4, [pc, #296]	; (200a84 <cbgptfun4+0x1c4>)
  20095a:	f041 0102 	orr.w	r1, r1, #2
  20095e:	60a9      	str	r1, [r5, #8]
  200960:	2502      	movs	r5, #2
    EXTI->RTSR1 |= padmask;
  200962:	6899      	ldr	r1, [r3, #8]
  200964:	f041 0101 	orr.w	r1, r1, #1
  200968:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  20096a:	68d9      	ldr	r1, [r3, #12]
  20096c:	f021 0101 	bic.w	r1, r1, #1
  200970:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200972:	6819      	ldr	r1, [r3, #0]
  200974:	f041 0101 	orr.w	r1, r1, #1
  200978:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  20097a:	6859      	ldr	r1, [r3, #4]
  20097c:	f021 0101 	bic.w	r1, r1, #1
  200980:	6059      	str	r1, [r3, #4]
  pep->arg = arg;
  200982:	f10d 0107 	add.w	r1, sp, #7
  200986:	4b3e      	ldr	r3, [pc, #248]	; (200a80 <cbgptfun4+0x1c0>)
  200988:	6041      	str	r1, [r0, #4]
  20098a:	701d      	strb	r5, [r3, #0]
  pep->cb = cb;
  20098c:	6004      	str	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20098e:	2000      	movs	r0, #0
  200990:	68db      	ldr	r3, [r3, #12]
      left_flag_ext=0;
  200992:	7010      	strb	r0, [r2, #0]
  200994:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200996:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200998:	68d9      	ldr	r1, [r3, #12]
    if(up_flag_ext)
  20099a:	4a33      	ldr	r2, [pc, #204]	; (200a68 <cbgptfun4+0x1a8>)
  20099c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  2009a0:	60d9      	str	r1, [r3, #12]
  2009a2:	7813      	ldrb	r3, [r2, #0]
  2009a4:	2b00      	cmp	r3, #0
  2009a6:	d09b      	beq.n	2008e0 <cbgptfun4+0x20>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2009a8:	4831      	ldr	r0, [pc, #196]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  2009aa:	4b32      	ldr	r3, [pc, #200]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2009ac:	6901      	ldr	r1, [r0, #16]
  2009ae:	4c32      	ldr	r4, [pc, #200]	; (200a78 <cbgptfun4+0x1b8>)
  2009b0:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
  2009b4:	4d34      	ldr	r5, [pc, #208]	; (200a88 <cbgptfun4+0x1c8>)
  2009b6:	f441 61a0 	orr.w	r1, r1, #1280	; 0x500
  2009ba:	6525      	str	r5, [r4, #80]	; 0x50
  pep->arg = arg;
  2009bc:	f10d 0507 	add.w	r5, sp, #7
  2009c0:	6101      	str	r1, [r0, #16]
    EXTI->RTSR1 |= padmask;
  2009c2:	6899      	ldr	r1, [r3, #8]
  2009c4:	6565      	str	r5, [r4, #84]	; 0x54
  2009c6:	2402      	movs	r4, #2
  2009c8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2009cc:	482c      	ldr	r0, [pc, #176]	; (200a80 <cbgptfun4+0x1c0>)
  2009ce:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  2009d0:	68d9      	ldr	r1, [r3, #12]
  2009d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  2009d6:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  2009d8:	6819      	ldr	r1, [r3, #0]
  2009da:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2009de:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  2009e0:	6859      	ldr	r1, [r3, #4]
  2009e2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  2009e6:	6059      	str	r1, [r3, #4]
  2009e8:	68c3      	ldr	r3, [r0, #12]
  2009ea:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2009ec:	2000      	movs	r0, #0
  2009ee:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2009f0:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2009f2:	68d9      	ldr	r1, [r3, #12]
      up_flag_ext=0;
  2009f4:	7010      	strb	r0, [r2, #0]
  2009f6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(down_flag_ext)
  2009fa:	4a1c      	ldr	r2, [pc, #112]	; (200a6c <cbgptfun4+0x1ac>)
  2009fc:	60d9      	str	r1, [r3, #12]
  2009fe:	7813      	ldrb	r3, [r2, #0]
  200a00:	2b00      	cmp	r3, #0
  200a02:	f43f af72 	beq.w	2008ea <cbgptfun4+0x2a>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200a06:	481a      	ldr	r0, [pc, #104]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  200a08:	4b1a      	ldr	r3, [pc, #104]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200a0a:	6881      	ldr	r1, [r0, #8]
  pep->cb = cb;
  200a0c:	4c1a      	ldr	r4, [pc, #104]	; (200a78 <cbgptfun4+0x1b8>)
  200a0e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  200a12:	4d1e      	ldr	r5, [pc, #120]	; (200a8c <cbgptfun4+0x1cc>)
  200a14:	f441 41a0 	orr.w	r1, r1, #20480	; 0x5000
  200a18:	61a5      	str	r5, [r4, #24]
  pep->arg = arg;
  200a1a:	f10d 0507 	add.w	r5, sp, #7
  200a1e:	6081      	str	r1, [r0, #8]
    EXTI->RTSR1 |= padmask;
  200a20:	6899      	ldr	r1, [r3, #8]
  200a22:	61e5      	str	r5, [r4, #28]
  200a24:	2402      	movs	r4, #2
  200a26:	f041 0108 	orr.w	r1, r1, #8
  200a2a:	4815      	ldr	r0, [pc, #84]	; (200a80 <cbgptfun4+0x1c0>)
  200a2c:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  200a2e:	68d9      	ldr	r1, [r3, #12]
  200a30:	f021 0108 	bic.w	r1, r1, #8
  200a34:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200a36:	6819      	ldr	r1, [r3, #0]
  200a38:	f041 0108 	orr.w	r1, r1, #8
  200a3c:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200a3e:	6859      	ldr	r1, [r3, #4]
  200a40:	f021 0108 	bic.w	r1, r1, #8
  200a44:	6059      	str	r1, [r3, #4]
  200a46:	68c3      	ldr	r3, [r0, #12]
  200a48:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  200a4a:	2000      	movs	r0, #0
  200a4c:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200a4e:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200a50:	68d9      	ldr	r1, [r3, #12]
      down_flag_ext=0;
  200a52:	7010      	strb	r0, [r2, #0]
  200a54:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  200a58:	60d9      	str	r1, [r3, #12]
}
  200a5a:	b002      	add	sp, #8
  200a5c:	bc30      	pop	{r4, r5}
  200a5e:	4770      	bx	lr
  200a60:	20001778 	.word	0x20001778
  200a64:	20000d72 	.word	0x20000d72
  200a68:	2000179c 	.word	0x2000179c
  200a6c:	20000bb4 	.word	0x20000bb4
  200a70:	40013800 	.word	0x40013800
  200a74:	40013c00 	.word	0x40013c00
  200a78:	200008e8 	.word	0x200008e8
  200a7c:	00200c11 	.word	0x00200c11
  200a80:	20000810 	.word	0x20000810
  200a84:	00200bb1 	.word	0x00200bb1
  200a88:	00200af1 	.word	0x00200af1
  200a8c:	00200b51 	.word	0x00200b51

00200a90 <_pal_lld_disablepadevent.constprop.0>:
 * @notapi
 */
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  uint32_t padmask, rtsr1, ftsr1;

  rtsr1 = EXTI->RTSR1;
  200a90:	4b13      	ldr	r3, [pc, #76]	; (200ae0 <_pal_lld_disablepadevent.constprop.0+0x50>)
  ftsr1 = EXTI->FTSR1;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  200a92:	2201      	movs	r2, #1
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  200a94:	b470      	push	{r4, r5, r6}
  rtsr1 = EXTI->RTSR1;
  200a96:	689c      	ldr	r4, [r3, #8]
  padmask = 1U << (uint32_t)pad;
  200a98:	4082      	lsls	r2, r0
  ftsr1 = EXTI->FTSR1;
  200a9a:	68d9      	ldr	r1, [r3, #12]

  /* If either RTRS1 or FTSR1 is enabled then the channel is in use.*/
  if (((rtsr1 | ftsr1) & padmask) != 0U) {
  200a9c:	ea44 0501 	orr.w	r5, r4, r1
  200aa0:	4215      	tst	r5, r2
  200aa2:	d01a      	beq.n	200ada <_pal_lld_disablepadevent.constprop.0+0x4a>
    /* Port index is obtained assuming that GPIO ports are placed at regular
       0x400 intervals in memory space. So far this is true for all devices.*/
    portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

    /* Index and mask of the CR register to be used.*/
    cridx  = (uint32_t)pad >> 2U;
  200aa4:	0885      	lsrs	r5, r0, #2
#if STM32_EXTI_HAS_CR == FALSE
    croff  = ((uint32_t)pad & 3U) * 4U;
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  200aa6:	4e0f      	ldr	r6, [pc, #60]	; (200ae4 <_pal_lld_disablepadevent.constprop.0+0x54>)
#else
    /* Disabling channel.*/
    EXTI->IMR1  &= ~padmask;
    EXTI->EMR1  &= ~padmask;
    EXTI->RTSR1  = rtsr1 & ~padmask;
    EXTI->FTSR1  = ftsr1 & ~padmask;
  200aa8:	ea21 0102 	bic.w	r1, r1, r2
    EXTI->RTSR1  = rtsr1 & ~padmask;
  200aac:	ea24 0402 	bic.w	r4, r4, r2
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  200ab0:	3502      	adds	r5, #2
  200ab2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    EXTI->IMR1  &= ~padmask;
  200ab6:	681d      	ldr	r5, [r3, #0]
#endif
#endif

#if PAL_USE_CALLBACKS || PAL_USE_WAIT
  /* Callback cleared and/or thread reset.*/
  _pal_clear_event(pad);
  200ab8:	4e0b      	ldr	r6, [pc, #44]	; (200ae8 <_pal_lld_disablepadevent.constprop.0+0x58>)
    EXTI->IMR1  &= ~padmask;
  200aba:	ea25 0502 	bic.w	r5, r5, r2
  200abe:	601d      	str	r5, [r3, #0]
    EXTI->EMR1  &= ~padmask;
  200ac0:	685d      	ldr	r5, [r3, #4]
  200ac2:	ea25 0502 	bic.w	r5, r5, r2
  200ac6:	605d      	str	r5, [r3, #4]
    EXTI->RTSR1  = rtsr1 & ~padmask;
  200ac8:	609c      	str	r4, [r3, #8]
    EXTI->FTSR1  = ftsr1 & ~padmask;
  200aca:	60d9      	str	r1, [r3, #12]
  _pal_clear_event(pad);
  200acc:	2100      	movs	r1, #0
    EXTI->PR1    = padmask;
  200ace:	615a      	str	r2, [r3, #20]
  _pal_clear_event(pad);
  200ad0:	eb06 03c0 	add.w	r3, r6, r0, lsl #3
  200ad4:	f846 1030 	str.w	r1, [r6, r0, lsl #3]
  200ad8:	6059      	str	r1, [r3, #4]
#endif
  }
}
  200ada:	bc70      	pop	{r4, r5, r6}
  200adc:	4770      	bx	lr
  200ade:	bf00      	nop
  200ae0:	40013c00 	.word	0x40013c00
  200ae4:	40013800 	.word	0x40013800
  200ae8:	200008e8 	.word	0x200008e8
  200aec:	00000000 	.word	0x00000000

00200af0 <up_button>:
{
  200af0:	b510      	push	{r4, lr}
    uint8_t arg = *((uint8_t*) args);
  200af2:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200af4:	2c00      	cmp	r4, #0
  200af6:	d1fd      	bne.n	200af4 <up_button+0x4>
    palDisablePadEventI(UP_GPIO_Port, UP_Pin);
  200af8:	200a      	movs	r0, #10
  200afa:	f7ff ffc9 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
    chMBPostI(&menu_mb, UP);
  200afe:	2101      	movs	r1, #1
  200b00:	480d      	ldr	r0, [pc, #52]	; (200b38 <up_button+0x48>)
  200b02:	f7ff fe5d 	bl	2007c0 <chMBPostI.isra.0>
  gptp->state = GPT_CONTINUOUS;
  200b06:	4b0d      	ldr	r3, [pc, #52]	; (200b3c <up_button+0x4c>)
    up_flag_ext=1;
  200b08:	2201      	movs	r2, #1
  200b0a:	480d      	ldr	r0, [pc, #52]	; (200b40 <up_button+0x50>)
  200b0c:	6859      	ldr	r1, [r3, #4]
  200b0e:	f04f 0c03 	mov.w	ip, #3
  200b12:	7002      	strb	r2, [r0, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b14:	f246 10a7 	movw	r0, #24999	; 0x61a7
  if (NULL != gptp->config->callback)
  200b18:	6849      	ldr	r1, [r1, #4]
  200b1a:	f883 c000 	strb.w	ip, [r3]
  200b1e:	68db      	ldr	r3, [r3, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b20:	62d8      	str	r0, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200b22:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200b24:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200b26:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200b28:	b119      	cbz	r1, 200b32 <up_button+0x42>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200b2a:	68da      	ldr	r2, [r3, #12]
  200b2c:	f042 0201 	orr.w	r2, r2, #1
  200b30:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200b32:	2285      	movs	r2, #133	; 0x85
  200b34:	601a      	str	r2, [r3, #0]
}
  200b36:	bd10      	pop	{r4, pc}
  200b38:	20001240 	.word	0x20001240
  200b3c:	20000810 	.word	0x20000810
  200b40:	2000179c 	.word	0x2000179c
	...

00200b50 <down_button>:
{
  200b50:	b510      	push	{r4, lr}
    uint8_t arg = *((uint8_t*) args);
  200b52:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200b54:	2c00      	cmp	r4, #0
  200b56:	d1fd      	bne.n	200b54 <down_button+0x4>
    palDisablePadEventI(DOWN_GPIO_Port, DOWN_Pin);
  200b58:	2003      	movs	r0, #3
  200b5a:	f7ff ff99 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
    chMBPostI(&menu_mb, DOWN);
  200b5e:	2102      	movs	r1, #2
  200b60:	480d      	ldr	r0, [pc, #52]	; (200b98 <down_button+0x48>)
  200b62:	f7ff fe2d 	bl	2007c0 <chMBPostI.isra.0>
  200b66:	4b0d      	ldr	r3, [pc, #52]	; (200b9c <down_button+0x4c>)
    down_flag_ext=1;
  200b68:	2201      	movs	r2, #1
  200b6a:	480d      	ldr	r0, [pc, #52]	; (200ba0 <down_button+0x50>)
  200b6c:	6859      	ldr	r1, [r3, #4]
  200b6e:	f04f 0c03 	mov.w	ip, #3
  200b72:	7002      	strb	r2, [r0, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b74:	f246 10a7 	movw	r0, #24999	; 0x61a7
  if (NULL != gptp->config->callback)
  200b78:	6849      	ldr	r1, [r1, #4]
  200b7a:	f883 c000 	strb.w	ip, [r3]
  200b7e:	68db      	ldr	r3, [r3, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b80:	62d8      	str	r0, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200b82:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200b84:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200b86:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200b88:	b119      	cbz	r1, 200b92 <down_button+0x42>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200b8a:	68da      	ldr	r2, [r3, #12]
  200b8c:	f042 0201 	orr.w	r2, r2, #1
  200b90:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200b92:	2285      	movs	r2, #133	; 0x85
  200b94:	601a      	str	r2, [r3, #0]
}
  200b96:	bd10      	pop	{r4, pc}
  200b98:	20001240 	.word	0x20001240
  200b9c:	20000810 	.word	0x20000810
  200ba0:	20000bb4 	.word	0x20000bb4
	...

00200bb0 <left_button>:
{
  200bb0:	b510      	push	{r4, lr}
    uint8_t arg = *((uint8_t*) args);
  200bb2:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200bb4:	2c00      	cmp	r4, #0
  200bb6:	d1fd      	bne.n	200bb4 <left_button+0x4>
    palDisablePadEventI(LEFT_GPIO_Port, LEFT_Pin);
  200bb8:	4620      	mov	r0, r4
  200bba:	f7ff ff69 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
    chMBPostI(&menu_mb, LEFT);
  200bbe:	2104      	movs	r1, #4
  200bc0:	480d      	ldr	r0, [pc, #52]	; (200bf8 <left_button+0x48>)
  200bc2:	f7ff fdfd 	bl	2007c0 <chMBPostI.isra.0>
  200bc6:	4b0d      	ldr	r3, [pc, #52]	; (200bfc <left_button+0x4c>)
    left_flag_ext=1;
  200bc8:	2201      	movs	r2, #1
  200bca:	480d      	ldr	r0, [pc, #52]	; (200c00 <left_button+0x50>)
  200bcc:	6859      	ldr	r1, [r3, #4]
  200bce:	f04f 0c03 	mov.w	ip, #3
  200bd2:	7002      	strb	r2, [r0, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200bd4:	f246 10a7 	movw	r0, #24999	; 0x61a7
  if (NULL != gptp->config->callback)
  200bd8:	6849      	ldr	r1, [r1, #4]
  200bda:	f883 c000 	strb.w	ip, [r3]
  200bde:	68db      	ldr	r3, [r3, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200be0:	62d8      	str	r0, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200be2:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200be4:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200be6:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200be8:	b119      	cbz	r1, 200bf2 <left_button+0x42>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200bea:	68da      	ldr	r2, [r3, #12]
  200bec:	f042 0201 	orr.w	r2, r2, #1
  200bf0:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200bf2:	2285      	movs	r2, #133	; 0x85
  200bf4:	601a      	str	r2, [r3, #0]
}
  200bf6:	bd10      	pop	{r4, pc}
  200bf8:	20001240 	.word	0x20001240
  200bfc:	20000810 	.word	0x20000810
  200c00:	20000d72 	.word	0x20000d72
	...

00200c10 <right_button>:
{
  200c10:	b510      	push	{r4, lr}
    uint8_t arg = *((uint8_t*) args);
  200c12:	7804      	ldrb	r4, [r0, #0]
    while(arg);
  200c14:	2c00      	cmp	r4, #0
  200c16:	d1fd      	bne.n	200c14 <right_button+0x4>
    palDisablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin);
  200c18:	2005      	movs	r0, #5
  200c1a:	f7ff ff39 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
    chMBPostI(&menu_mb, RIGHT);
  200c1e:	2103      	movs	r1, #3
  200c20:	480d      	ldr	r0, [pc, #52]	; (200c58 <right_button+0x48>)
  200c22:	f7ff fdcd 	bl	2007c0 <chMBPostI.isra.0>
  200c26:	4b0d      	ldr	r3, [pc, #52]	; (200c5c <right_button+0x4c>)
    right_flag_ext=1;
  200c28:	2201      	movs	r2, #1
  200c2a:	480d      	ldr	r0, [pc, #52]	; (200c60 <right_button+0x50>)
  200c2c:	6859      	ldr	r1, [r3, #4]
  200c2e:	f04f 0c03 	mov.w	ip, #3
  200c32:	7002      	strb	r2, [r0, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200c34:	f246 10a7 	movw	r0, #24999	; 0x61a7
  if (NULL != gptp->config->callback)
  200c38:	6849      	ldr	r1, [r1, #4]
  200c3a:	f883 c000 	strb.w	ip, [r3]
  200c3e:	68db      	ldr	r3, [r3, #12]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200c40:	62d8      	str	r0, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200c42:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200c44:	625c      	str	r4, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200c46:	611c      	str	r4, [r3, #16]
  if (NULL != gptp->config->callback)
  200c48:	b119      	cbz	r1, 200c52 <right_button+0x42>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200c4a:	68da      	ldr	r2, [r3, #12]
  200c4c:	f042 0201 	orr.w	r2, r2, #1
  200c50:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200c52:	2285      	movs	r2, #133	; 0x85
  200c54:	601a      	str	r2, [r3, #0]
}
  200c56:	bd10      	pop	{r4, pc}
  200c58:	20001240 	.word	0x20001240
  200c5c:	20000810 	.word	0x20000810
  200c60:	20001778 	.word	0x20001778
	...

00200c70 <pwm_lld_serve_interrupt.constprop.0>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  200c70:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr;

  sr  = pwmp->tim->SR;
  200c72:	4d17      	ldr	r5, [pc, #92]	; (200cd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200c74:	69ab      	ldr	r3, [r5, #24]
  200c76:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  200c78:	68da      	ldr	r2, [r3, #12]
  200c7a:	4014      	ands	r4, r2
  200c7c:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200c7e:	07a6      	lsls	r6, r4, #30
  pwmp->tim->SR = ~sr;
  200c80:	ea6f 0202 	mvn.w	r2, r2
  200c84:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200c86:	d504      	bpl.n	200c92 <pwm_lld_serve_interrupt.constprop.0+0x22>
      (pwmp->config->channels[0].callback != NULL))
  200c88:	686b      	ldr	r3, [r5, #4]
  200c8a:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200c8c:	b10b      	cbz	r3, 200c92 <pwm_lld_serve_interrupt.constprop.0+0x22>
    pwmp->config->channels[0].callback(pwmp);
  200c8e:	4628      	mov	r0, r5
  200c90:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200c92:	0760      	lsls	r0, r4, #29
  200c94:	d504      	bpl.n	200ca0 <pwm_lld_serve_interrupt.constprop.0+0x30>
      (pwmp->config->channels[1].callback != NULL))
  200c96:	686b      	ldr	r3, [r5, #4]
  200c98:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200c9a:	b10b      	cbz	r3, 200ca0 <pwm_lld_serve_interrupt.constprop.0+0x30>
    pwmp->config->channels[1].callback(pwmp);
  200c9c:	480c      	ldr	r0, [pc, #48]	; (200cd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200c9e:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200ca0:	0721      	lsls	r1, r4, #28
  200ca2:	d504      	bpl.n	200cae <pwm_lld_serve_interrupt.constprop.0+0x3e>
      (pwmp->config->channels[2].callback != NULL))
  200ca4:	686b      	ldr	r3, [r5, #4]
  200ca6:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200ca8:	b10b      	cbz	r3, 200cae <pwm_lld_serve_interrupt.constprop.0+0x3e>
    pwmp->config->channels[2].callback(pwmp);
  200caa:	4809      	ldr	r0, [pc, #36]	; (200cd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200cac:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200cae:	06e2      	lsls	r2, r4, #27
  200cb0:	d504      	bpl.n	200cbc <pwm_lld_serve_interrupt.constprop.0+0x4c>
      (pwmp->config->channels[3].callback != NULL))
  200cb2:	686b      	ldr	r3, [r5, #4]
  200cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200cb6:	b10b      	cbz	r3, 200cbc <pwm_lld_serve_interrupt.constprop.0+0x4c>
    pwmp->config->channels[3].callback(pwmp);
  200cb8:	4805      	ldr	r0, [pc, #20]	; (200cd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200cba:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
  200cbc:	07e3      	lsls	r3, r4, #31
  200cbe:	d506      	bpl.n	200cce <pwm_lld_serve_interrupt.constprop.0+0x5e>
  200cc0:	686b      	ldr	r3, [r5, #4]
  200cc2:	689b      	ldr	r3, [r3, #8]
  200cc4:	b11b      	cbz	r3, 200cce <pwm_lld_serve_interrupt.constprop.0+0x5e>
    pwmp->config->callback(pwmp);
  200cc6:	4802      	ldr	r0, [pc, #8]	; (200cd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
}
  200cc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->callback(pwmp);
  200ccc:	4718      	bx	r3
}
  200cce:	bd70      	pop	{r4, r5, r6, pc}
  200cd0:	20000828 	.word	0x20000828
	...

00200ce0 <chEvtBroadcastFlagsI.constprop.0>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
  200ce0:	b4f0      	push	{r4, r5, r6, r7}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
  200ce2:	4d1b      	ldr	r5, [pc, #108]	; (200d50 <chEvtBroadcastFlagsI.constprop.0+0x70>)
  200ce4:	f855 3f04 	ldr.w	r3, [r5, #4]!
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  200ce8:	42ab      	cmp	r3, r5
  200cea:	d02a      	beq.n	200d42 <chEvtBroadcastFlagsI.constprop.0+0x62>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
  200cec:	2600      	movs	r6, #0
  200cee:	e004      	b.n	200cfa <chEvtBroadcastFlagsI.constprop.0+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200cf0:	2c0b      	cmp	r4, #11
  200cf2:	d028      	beq.n	200d46 <chEvtBroadcastFlagsI.constprop.0+0x66>
    elp = elp->next;
  200cf4:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
  200cf6:	42ab      	cmp	r3, r5
  200cf8:	d023      	beq.n	200d42 <chEvtBroadcastFlagsI.constprop.0+0x62>
    elp->flags |= flags;
  200cfa:	68da      	ldr	r2, [r3, #12]
  200cfc:	4302      	orrs	r2, r0
  200cfe:	60da      	str	r2, [r3, #12]
    if ((flags == (eventflags_t)0) ||
  200d00:	b110      	cbz	r0, 200d08 <chEvtBroadcastFlagsI.constprop.0+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
  200d02:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
  200d04:	4210      	tst	r0, r2
  200d06:	d0f5      	beq.n	200cf4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  tp->epending |= events;
  200d08:	e9d3 1201 	ldrd	r1, r2, [r3, #4]
  200d0c:	6b4f      	ldr	r7, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200d0e:	f891 4020 	ldrb.w	r4, [r1, #32]
  tp->epending |= events;
  200d12:	433a      	orrs	r2, r7
  if (((tp->state == CH_STATE_WTOREVT) &&
  200d14:	2c0a      	cmp	r4, #10
  tp->epending |= events;
  200d16:	634a      	str	r2, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200d18:	d1ea      	bne.n	200cf0 <chEvtBroadcastFlagsI.constprop.0+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200d1a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
  200d1c:	4222      	tst	r2, r4
  200d1e:	d0e9      	beq.n	200cf4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  } while (pqp->prio >= p->prio);
  200d20:	688c      	ldr	r4, [r1, #8]
  200d22:	4a0c      	ldr	r2, [pc, #48]	; (200d54 <chEvtBroadcastFlagsI.constprop.0+0x74>)
    tp->u.rdymsg = MSG_OK;
  200d24:	624e      	str	r6, [r1, #36]	; 0x24
  200d26:	f881 6020 	strb.w	r6, [r1, #32]
    pqp = pqp->next;
  200d2a:	6812      	ldr	r2, [r2, #0]
  } while (pqp->prio >= p->prio);
  200d2c:	6897      	ldr	r7, [r2, #8]
  200d2e:	42a7      	cmp	r7, r4
  200d30:	d2fb      	bcs.n	200d2a <chEvtBroadcastFlagsI.constprop.0+0x4a>
    elp = elp->next;
  200d32:	681b      	ldr	r3, [r3, #0]
  p->prev       = pqp->prev;
  200d34:	6854      	ldr	r4, [r2, #4]
  while (elp != (event_listener_t *)esp) {
  200d36:	42ab      	cmp	r3, r5
  200d38:	e9c1 2400 	strd	r2, r4, [r1]
  p->prev->next = p;
  200d3c:	6021      	str	r1, [r4, #0]
  pqp->prev     = p;
  200d3e:	6051      	str	r1, [r2, #4]
  200d40:	d1db      	bne.n	200cfa <chEvtBroadcastFlagsI.constprop.0+0x1a>
}
  200d42:	bcf0      	pop	{r4, r5, r6, r7}
  200d44:	4770      	bx	lr
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
  200d46:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
  200d48:	ea34 0202 	bics.w	r2, r4, r2
  200d4c:	d1d2      	bne.n	200cf4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  200d4e:	e7e7      	b.n	200d20 <chEvtBroadcastFlagsI.constprop.0+0x40>
  200d50:	20000858 	.word	0x20000858
  200d54:	2000096c 	.word	0x2000096c
	...

00200d60 <chSchGoSleepTimeoutS>:
  if (TIME_INFINITE != timeout) {
  200d60:	1c4b      	adds	r3, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200d62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200d66:	4d60      	ldr	r5, [pc, #384]	; (200ee8 <chSchGoSleepTimeoutS+0x188>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200d68:	b087      	sub	sp, #28
  if (TIME_INFINITE != timeout) {
  200d6a:	d054      	beq.n	200e16 <chSchGoSleepTimeoutS+0xb6>
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200d6c:	2902      	cmp	r1, #2

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->par = par;
  vtp->func = vtfunc;
  200d6e:	4b5f      	ldr	r3, [pc, #380]	; (200eec <chSchGoSleepTimeoutS+0x18c>)
  return (bool)(dlhp == dlhp->next);
  200d70:	462f      	mov	r7, r5
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
  200d72:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  200d76:	bf38      	it	cc
  200d78:	2102      	movcc	r1, #2
  200d7a:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  200d7e:	460c      	mov	r4, r1
  200d80:	69a9      	ldr	r1, [r5, #24]
  vtp->par = par;
  200d82:	e9cd 3104 	strd	r3, r1, [sp, #16]
  return (bool)(dlhp == dlhp->next);
  200d86:	f857 3f1c 	ldr.w	r3, [r7, #28]!
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (is_vtlist_empty(&vtlp->dlist)) {
  200d8a:	42bb      	cmp	r3, r7
  200d8c:	f000 8092 	beq.w	200eb4 <chSchGoSleepTimeoutS+0x154>
      return;
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    deltanow = chTimeDiffX(vtlp->lasttime, now);
  200d90:	f8d5 e028 	ldr.w	lr, [r5, #40]	; 0x28
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
  200d94:	eba8 0c0e 	sub.w	ip, r8, lr
  200d98:	eb14 040c 	adds.w	r4, r4, ip
    delta    = deltanow + delay;
  200d9c:	4622      	mov	r2, r4

    /* Scenario where a very large delay exceeded the numeric range, it
       requires a special handling, the compression procedure.*/
    if (delta < deltanow) {
  200d9e:	d24d      	bcs.n	200e3c <chSchGoSleepTimeoutS+0xdc>
      vt_list_compress(vtlp, deltanow);
      delta -= deltanow;
    }
    else if (delta < vtlp->dlist.next->delta) {
  200da0:	689c      	ldr	r4, [r3, #8]
  200da2:	42a2      	cmp	r2, r4
  200da4:	f0c0 8082 	bcc.w	200eac <chSchGoSleepTimeoutS+0x14c>
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  dlp = vtlp->dlist.next;
  while (dlp->delta < delta) {
  200da8:	42a2      	cmp	r2, r4
  200daa:	d904      	bls.n	200db6 <chSchGoSleepTimeoutS+0x56>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(dlp != &vtp->dlist, "timer already armed");

    delta -= dlp->delta;
    dlp = dlp->next;
  200dac:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
  200dae:	1b12      	subs	r2, r2, r4
  while (dlp->delta < delta) {
  200db0:	689c      	ldr	r4, [r3, #8]
  200db2:	4294      	cmp	r4, r2
  200db4:	d3fa      	bcc.n	200dac <chSchGoSleepTimeoutS+0x4c>
  }

  /* The timer is inserted in the delta list.*/
  vtp->dlist.next       = dlp;
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200db6:	685c      	ldr	r4, [r3, #4]
  vtp->dlist.prev->next = &vtp->dlist;
  200db8:	f10d 0804 	add.w	r8, sp, #4
  vtp->dlist.next       = dlp;
  200dbc:	9301      	str	r3, [sp, #4]
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200dbe:	9402      	str	r4, [sp, #8]
  vtp->dlist.prev->next = &vtp->dlist;
  200dc0:	f8c4 8000 	str.w	r8, [r4]
  dlp->prev             = &vtp->dlist;
  200dc4:	f8c3 8004 	str.w	r8, [r3, #4]
  vtp->dlist.delta      = delta;
  200dc8:	9203      	str	r2, [sp, #12]

  /* Calculate new delta for the following entry.*/
  dlp->delta -= delta;
  200dca:	689c      	ldr	r4, [r3, #8]
  200dcc:	1aa2      	subs	r2, r4, r2
  200dce:	609a      	str	r2, [r3, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  vtlp->dlist.delta = (sysinterval_t)-1;
  200dd0:	f04f 33ff 	mov.w	r3, #4294967295
  200dd4:	626b      	str	r3, [r5, #36]	; 0x24
  otp->state = newstate;
  200dd6:	f881 0020 	strb.w	r0, [r1, #32]
  currp->state = CH_STATE_CURRENT;
  200dda:	2201      	movs	r2, #1
  ch_priority_queue_t *p = pqp->next;
  200ddc:	6828      	ldr	r0, [r5, #0]
  pqp->next       = p->next;
  200dde:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  200de0:	605d      	str	r5, [r3, #4]
  200de2:	f880 2020 	strb.w	r2, [r0, #32]
  pqp->next       = p->next;
  200de6:	602b      	str	r3, [r5, #0]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200de8:	61a8      	str	r0, [r5, #24]
  chSysSwitch(currp, otp);
  200dea:	f7ff fa79 	bl	2002e0 <_port_switch>
    if (chVTIsArmedI(&vt)) {
  200dee:	9b04      	ldr	r3, [sp, #16]
  200df0:	b163      	cbz	r3, 200e0c <chSchGoSleepTimeoutS+0xac>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!is_first_timer(&vtlp->dlist, &vtp->dlist)) {
  200df2:	69eb      	ldr	r3, [r5, #28]
  200df4:	4543      	cmp	r3, r8
  200df6:	d03d      	beq.n	200e74 <chSchGoSleepTimeoutS+0x114>
    /* Removing the element from the delta list.*/
    vtp->dlist.prev->next = vtp->dlist.next;
  200df8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
    vtp->dlist.next->prev = vtp->dlist.prev;
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200dfc:	42bb      	cmp	r3, r7
    vtp->dlist.prev->next = vtp->dlist.next;
  200dfe:	6013      	str	r3, [r2, #0]
    vtp->dlist.next->prev = vtp->dlist.prev;
  200e00:	605a      	str	r2, [r3, #4]
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200e02:	d003      	beq.n	200e0c <chSchGoSleepTimeoutS+0xac>
      vtp->dlist.next->delta += vtp->dlist.delta;
  200e04:	689a      	ldr	r2, [r3, #8]
  200e06:	9903      	ldr	r1, [sp, #12]
  200e08:	440a      	add	r2, r1
  200e0a:	609a      	str	r2, [r3, #8]
  return currp->u.rdymsg;
  200e0c:	69ab      	ldr	r3, [r5, #24]
  200e0e:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200e10:	b007      	add	sp, #28
  200e12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  ch_priority_queue_t *p = pqp->next;
  200e16:	682b      	ldr	r3, [r5, #0]
  currp->state = CH_STATE_CURRENT;
  200e18:	2401      	movs	r4, #1
  thread_t *otp = currp;
  200e1a:	69a9      	ldr	r1, [r5, #24]
  otp->state = newstate;
  200e1c:	f881 0020 	strb.w	r0, [r1, #32]
  chSysSwitch(currp, otp);
  200e20:	4618      	mov	r0, r3
  pqp->next       = p->next;
  200e22:	681a      	ldr	r2, [r3, #0]
  pqp->next->prev = pqp;
  200e24:	6055      	str	r5, [r2, #4]
  currp->state = CH_STATE_CURRENT;
  200e26:	f883 4020 	strb.w	r4, [r3, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200e2a:	61ab      	str	r3, [r5, #24]
  pqp->next       = p->next;
  200e2c:	602a      	str	r2, [r5, #0]
  chSysSwitch(currp, otp);
  200e2e:	f7ff fa57 	bl	2002e0 <_port_switch>
  return currp->u.rdymsg;
  200e32:	69ab      	ldr	r3, [r5, #24]
  200e34:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200e36:	b007      	add	sp, #28
  200e38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while (dlp->delta < deltanow) {
  200e3c:	689e      	ldr	r6, [r3, #8]
  200e3e:	45b4      	cmp	ip, r6
  200e40:	d94d      	bls.n	200ede <chSchGoSleepTimeoutS+0x17e>
  200e42:	461a      	mov	r2, r3
    dlp->delta = (sysinterval_t)0;
  200e44:	f04f 0900 	mov.w	r9, #0
  200e48:	f8c2 9008 	str.w	r9, [r2, #8]
    deltanow  -= dlp->delta;
  200e4c:	ebac 0c06 	sub.w	ip, ip, r6
    dlp        = dlp->next;
  200e50:	6812      	ldr	r2, [r2, #0]
  while (dlp->delta < deltanow) {
  200e52:	6896      	ldr	r6, [r2, #8]
  200e54:	4566      	cmp	r6, ip
  200e56:	d3f7      	bcc.n	200e48 <chSchGoSleepTimeoutS+0xe8>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200e58:	eb0e 090c 	add.w	r9, lr, ip
  if (is_timer(&vtlp->dlist, dlp)) {
  200e5c:	42ba      	cmp	r2, r7
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200e5e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  if (is_timer(&vtlp->dlist, dlp)) {
  200e62:	d002      	beq.n	200e6a <chSchGoSleepTimeoutS+0x10a>
    dlp->delta -= deltanow;
  200e64:	eba6 060c 	sub.w	r6, r6, ip
  200e68:	6096      	str	r6, [r2, #8]
      delta -= deltanow;
  200e6a:	ebae 0208 	sub.w	r2, lr, r8
  200e6e:	4422      	add	r2, r4
  while (dlp->delta < delta) {
  200e70:	689c      	ldr	r4, [r3, #8]
  200e72:	e799      	b.n	200da8 <chSchGoSleepTimeoutS+0x48>

    return;
  }

  /* Removing the first timer from the list.*/
  vtlp->dlist.next = vtp->dlist.next;
  200e74:	9b01      	ldr	r3, [sp, #4]
  vtlp->dlist.next->prev = &vtlp->dlist;
  vtp->func = NULL;
  200e76:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  200e78:	42bb      	cmp	r3, r7
  vtlp->dlist.next = vtp->dlist.next;
  200e7a:	61eb      	str	r3, [r5, #28]
  vtlp->dlist.next->prev = &vtlp->dlist;
  200e7c:	605f      	str	r7, [r3, #4]
  vtp->func = NULL;
  200e7e:	9204      	str	r2, [sp, #16]
  if (is_vtlist_empty(&vtlp->dlist)) {
  200e80:	d029      	beq.n	200ed6 <chSchGoSleepTimeoutS+0x176>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200e82:	689a      	ldr	r2, [r3, #8]
  200e84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  200e88:	9c03      	ldr	r4, [sp, #12]
/*  if (vtlp->dlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(vtlp->lasttime, chVTGetSystemTimeX());
  200e8a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200e8c:	4422      	add	r2, r4
  200e8e:	609a      	str	r2, [r3, #8]
  200e90:	6a43      	ldr	r3, [r0, #36]	; 0x24
  200e92:	1a58      	subs	r0, r3, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
  200e94:	4282      	cmp	r2, r0
  200e96:	d9b9      	bls.n	200e0c <chSchGoSleepTimeoutS+0xac>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
  200e98:	1acb      	subs	r3, r1, r3
  200e9a:	4413      	add	r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
  200e9c:	2b01      	cmp	r3, #1
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200e9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
  200ea2:	bf98      	it	ls
  200ea4:	1c82      	addls	r2, r0, #2
  return systime + (systime_t)interval;
  200ea6:	440a      	add	r2, r1
  200ea8:	635a      	str	r2, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
  200eaa:	e7af      	b.n	200e0c <chSchGoSleepTimeoutS+0xac>
  200eac:	4496      	add	lr, r2
  200eae:	f8c6 e034 	str.w	lr, [r6, #52]	; 0x34
  200eb2:	e779      	b.n	200da8 <chSchGoSleepTimeoutS+0x48>
      vtlp->lasttime = now;
  200eb4:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200eb8:	eb04 0308 	add.w	r3, r4, r8
      vtlp->dlist.next = &vtp->dlist;
  200ebc:	f10d 0804 	add.w	r8, sp, #4
      vtp->dlist.delta = delay;
  200ec0:	9403      	str	r4, [sp, #12]
      vtp->dlist.prev = &vtlp->dlist;
  200ec2:	e9cd 7701 	strd	r7, r7, [sp, #4]
      vtlp->dlist.prev = &vtp->dlist;
  200ec6:	e9c5 8807 	strd	r8, r8, [r5, #28]
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200eca:	6373      	str	r3, [r6, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
  200ecc:	2300      	movs	r3, #0
  200ece:	6133      	str	r3, [r6, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
  200ed0:	2302      	movs	r3, #2
  200ed2:	60f3      	str	r3, [r6, #12]
}
  200ed4:	e77f      	b.n	200dd6 <chSchGoSleepTimeoutS+0x76>
  STM32_ST_TIM->DIER = 0U;
  200ed6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  200eda:	60da      	str	r2, [r3, #12]
    return;
  200edc:	e796      	b.n	200e0c <chSchGoSleepTimeoutS+0xac>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200ede:	461a      	mov	r2, r3
  200ee0:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200ee4:	e7be      	b.n	200e64 <chSchGoSleepTimeoutS+0x104>
  200ee6:	bf00      	nop
  200ee8:	2000096c 	.word	0x2000096c
  200eec:	00200631 	.word	0x00200631

00200ef0 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
  200ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200ef4:	b083      	sub	sp, #12
  200ef6:	4699      	mov	r9, r3
  qnotify_t nfy = iqp->q_notify;
  200ef8:	69c7      	ldr	r7, [r0, #28]
  200efa:	f04f 0a20 	mov.w	sl, #32
                     size_t n, sysinterval_t timeout) {
  200efe:	9201      	str	r2, [sp, #4]
  200f00:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
  200f04:	b392      	cbz	r2, 200f6c <iqReadTimeout+0x7c>
  200f06:	4604      	mov	r4, r0
  200f08:	460e      	mov	r6, r1
  200f0a:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > iqGetFullI(iqp)) {
  200f0e:	68a2      	ldr	r2, [r4, #8]
  200f10:	455a      	cmp	r2, fp
  200f12:	d232      	bcs.n	200f7a <iqReadTimeout+0x8a>
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  200f14:	69a1      	ldr	r1, [r4, #24]
  200f16:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
  200f18:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  200f1a:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  200f1e:	45a8      	cmp	r8, r5
  200f20:	d832      	bhi.n	200f88 <iqReadTimeout+0x98>
  else if (n > s1) {
  200f22:	d256      	bcs.n	200fd2 <iqReadTimeout+0xe2>
    s2 = n - s1;
  200f24:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  200f28:	4642      	mov	r2, r8
  200f2a:	4630      	mov	r0, r6
    s2 = n - s1;
  200f2c:	9300      	str	r3, [sp, #0]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  200f2e:	f002 fdab 	bl	203a88 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
  200f32:	eb06 0008 	add.w	r0, r6, r8
  200f36:	f8dd 8000 	ldr.w	r8, [sp]
  200f3a:	68e1      	ldr	r1, [r4, #12]
  200f3c:	4642      	mov	r2, r8
  200f3e:	f002 fda3 	bl	203a88 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
  200f42:	68e2      	ldr	r2, [r4, #12]
  200f44:	4442      	add	r2, r8
  200f46:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  200f48:	68a2      	ldr	r2, [r4, #8]
  200f4a:	1b52      	subs	r2, r2, r5
  200f4c:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = iq_read(iqp, bp, n);
    if (done == (size_t)0) {
  200f4e:	b33d      	cbz	r5, 200fa0 <iqReadTimeout+0xb0>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
  200f50:	b10f      	cbz	r7, 200f56 <iqReadTimeout+0x66>
        nfy(iqp);
  200f52:	4620      	mov	r0, r4
  200f54:	47b8      	blx	r7
  200f56:	2300      	movs	r3, #0
  200f58:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
  200f5c:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  200f60:	442e      	add	r6, r5
  200f62:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  200f66:	f1bb 0f00 	cmp.w	fp, #0
  200f6a:	d1d0      	bne.n	200f0e <iqReadTimeout+0x1e>
  200f6c:	9801      	ldr	r0, [sp, #4]
  200f6e:	2300      	movs	r3, #0
  200f70:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
  200f74:	b003      	add	sp, #12
  200f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  200f7a:	69a1      	ldr	r1, [r4, #24]
  200f7c:	465d      	mov	r5, fp
  200f7e:	6922      	ldr	r2, [r4, #16]
  200f80:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  200f84:	45a8      	cmp	r8, r5
  200f86:	d9cc      	bls.n	200f22 <iqReadTimeout+0x32>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  200f88:	462a      	mov	r2, r5
  200f8a:	4630      	mov	r0, r6
  200f8c:	f002 fd7c 	bl	203a88 <memcpy>
    iqp->q_rdptr += n;
  200f90:	69a2      	ldr	r2, [r4, #24]
  200f92:	442a      	add	r2, r5
  200f94:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  200f96:	68a2      	ldr	r2, [r4, #8]
  200f98:	1b52      	subs	r2, r2, r5
  200f9a:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  200f9c:	2d00      	cmp	r5, #0
  200f9e:	d1d7      	bne.n	200f50 <iqReadTimeout+0x60>
  if (TIME_IMMEDIATE == timeout) {
  200fa0:	f1b9 0f00 	cmp.w	r9, #0
  200fa4:	d00c      	beq.n	200fc0 <iqReadTimeout+0xd0>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200fa6:	4b0e      	ldr	r3, [pc, #56]	; (200fe0 <iqReadTimeout+0xf0>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200fa8:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  200faa:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  200fac:	699a      	ldr	r2, [r3, #24]
  200fae:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  200fb2:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200fb4:	2004      	movs	r0, #4
  qp->prev      = p;
  200fb6:	6062      	str	r2, [r4, #4]
  200fb8:	f7ff fed2 	bl	200d60 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  200fbc:	2800      	cmp	r0, #0
  200fbe:	d0a6      	beq.n	200f0e <iqReadTimeout+0x1e>
  return max - n;
  200fc0:	9b01      	ldr	r3, [sp, #4]
  200fc2:	eba3 000b 	sub.w	r0, r3, fp
  200fc6:	2300      	movs	r3, #0
  200fc8:	f383 8811 	msr	BASEPRI, r3
}
  200fcc:	b003      	add	sp, #12
  200fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  200fd2:	462a      	mov	r2, r5
  200fd4:	4630      	mov	r0, r6
  200fd6:	f002 fd57 	bl	203a88 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
  200fda:	68e2      	ldr	r2, [r4, #12]
  200fdc:	61a2      	str	r2, [r4, #24]
  200fde:	e7b3      	b.n	200f48 <iqReadTimeout+0x58>
  200fe0:	2000096c 	.word	0x2000096c
	...

00200ff0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
  200ff0:	f04f 33ff 	mov.w	r3, #4294967295
  200ff4:	300c      	adds	r0, #12
  200ff6:	f7ff bf7b 	b.w	200ef0 <iqReadTimeout>
  200ffa:	bf00      	nop
  200ffc:	0000      	movs	r0, r0
	...

00201000 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
  201000:	300c      	adds	r0, #12
  201002:	f7ff bf75 	b.w	200ef0 <iqReadTimeout>
  201006:	bf00      	nop
	...

00201010 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
  201010:	b570      	push	{r4, r5, r6, lr}
  201012:	2320      	movs	r3, #32
  201014:	4604      	mov	r4, r0
  201016:	460d      	mov	r5, r1
  201018:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  20101c:	4e16      	ldr	r6, [pc, #88]	; (201078 <iqGetTimeout+0x68>)
 * @special
 */
static inline void osalSysLock(void) {

  chSysLock();
}
  20101e:	e00a      	b.n	201036 <iqGetTimeout+0x26>
  if (TIME_IMMEDIATE == timeout) {
  201020:	b31d      	cbz	r5, 20106a <iqGetTimeout+0x5a>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  201022:	69b3      	ldr	r3, [r6, #24]
  p->prev       = qp->prev;
  201024:	6862      	ldr	r2, [r4, #4]
  201026:	e9c3 4200 	strd	r4, r2, [r3]
  p->prev->next = p;
  20102a:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
  20102c:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  20102e:	f7ff fe97 	bl	200d60 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
  201032:	2800      	cmp	r0, #0
  201034:	db1b      	blt.n	20106e <iqGetTimeout+0x5e>
  while (iqIsEmptyI(iqp)) {
  201036:	68a3      	ldr	r3, [r4, #8]
  201038:	4629      	mov	r1, r5
  20103a:	2004      	movs	r0, #4
  20103c:	2b00      	cmp	r3, #0
  20103e:	d0ef      	beq.n	201020 <iqGetTimeout+0x10>
  iqp->q_counter--;
  201040:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  201042:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
  201044:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  201046:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
  201048:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
  20104a:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
  20104c:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
  20104e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
  201050:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
  201052:	d301      	bcc.n	201058 <iqGetTimeout+0x48>
    iqp->q_rdptr = iqp->q_buffer;
  201054:	68e3      	ldr	r3, [r4, #12]
  201056:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
  201058:	69e3      	ldr	r3, [r4, #28]
  20105a:	b10b      	cbz	r3, 201060 <iqGetTimeout+0x50>
    iqp->q_notify(iqp);
  20105c:	4620      	mov	r0, r4
  20105e:	4798      	blx	r3
  201060:	2300      	movs	r3, #0
  201062:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
  201066:	4628      	mov	r0, r5
}
  201068:	bd70      	pop	{r4, r5, r6, pc}
    return MSG_TIMEOUT;
  20106a:	f04f 30ff 	mov.w	r0, #4294967295
  20106e:	2300      	movs	r3, #0
  201070:	f383 8811 	msr	BASEPRI, r3
  201074:	bd70      	pop	{r4, r5, r6, pc}
  201076:	bf00      	nop
  201078:	2000096c 	.word	0x2000096c
  20107c:	00000000 	.word	0x00000000

00201080 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
  201080:	f04f 31ff 	mov.w	r1, #4294967295
  201084:	300c      	adds	r0, #12
  201086:	f7ff bfc3 	b.w	201010 <iqGetTimeout>
  20108a:	bf00      	nop
  20108c:	0000      	movs	r0, r0
	...

00201090 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
  201090:	300c      	adds	r0, #12
  201092:	f7ff bfbd 	b.w	201010 <iqGetTimeout>
  201096:	bf00      	nop
	...

002010a0 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
  2010a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  2010a4:	2320      	movs	r3, #32
  2010a6:	4604      	mov	r4, r0
  2010a8:	460f      	mov	r7, r1
  2010aa:	4616      	mov	r6, r2
  2010ac:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010b0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 201114 <oqPutTimeout+0x74>
  2010b4:	e00b      	b.n	2010ce <oqPutTimeout+0x2e>
  if (TIME_IMMEDIATE == timeout) {
  2010b6:	b32e      	cbz	r6, 201104 <oqPutTimeout+0x64>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010b8:	f8d8 3018 	ldr.w	r3, [r8, #24]
  p->prev       = qp->prev;
  2010bc:	6865      	ldr	r5, [r4, #4]
  2010be:	e9c3 4500 	strd	r4, r5, [r3]
  p->prev->next = p;
  2010c2:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
  2010c4:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2010c6:	f7ff fe4b 	bl	200d60 <chSchGoSleepTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
  2010ca:	2800      	cmp	r0, #0
  2010cc:	db1c      	blt.n	201108 <oqPutTimeout+0x68>
  while (oqIsFullI(oqp)) {
  2010ce:	68a3      	ldr	r3, [r4, #8]
  2010d0:	4631      	mov	r1, r6
  2010d2:	2004      	movs	r0, #4
  2010d4:	2b00      	cmp	r3, #0
  2010d6:	d0ee      	beq.n	2010b6 <oqPutTimeout+0x16>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
  2010d8:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
  2010da:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2010dc:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
  2010de:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
  2010e0:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
  2010e2:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2010e4:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
  2010e6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
  2010ea:	429a      	cmp	r2, r3
  2010ec:	d301      	bcc.n	2010f2 <oqPutTimeout+0x52>
    oqp->q_wrptr = oqp->q_buffer;
  2010ee:	68e3      	ldr	r3, [r4, #12]
  2010f0:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
  2010f2:	69e3      	ldr	r3, [r4, #28]
  2010f4:	b10b      	cbz	r3, 2010fa <oqPutTimeout+0x5a>
    oqp->q_notify(oqp);
  2010f6:	4620      	mov	r0, r4
  2010f8:	4798      	blx	r3
  2010fa:	2000      	movs	r0, #0
  2010fc:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
  201100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return MSG_TIMEOUT;
  201104:	f04f 30ff 	mov.w	r0, #4294967295
  201108:	2300      	movs	r3, #0
  20110a:	f383 8811 	msr	BASEPRI, r3
  20110e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  201112:	bf00      	nop
  201114:	2000096c 	.word	0x2000096c
	...

00201120 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
  201120:	f04f 32ff 	mov.w	r2, #4294967295
  201124:	3030      	adds	r0, #48	; 0x30
  201126:	f7ff bfbb 	b.w	2010a0 <oqPutTimeout>
  20112a:	bf00      	nop
  20112c:	0000      	movs	r0, r0
	...

00201130 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
  201130:	3030      	adds	r0, #48	; 0x30
  201132:	f7ff bfb5 	b.w	2010a0 <oqPutTimeout>
  201136:	bf00      	nop
	...

00201140 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
  201140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  201144:	b083      	sub	sp, #12
  201146:	4699      	mov	r9, r3
  qnotify_t nfy = oqp->q_notify;
  201148:	69c7      	ldr	r7, [r0, #28]
  20114a:	f04f 0a20 	mov.w	sl, #32
                      size_t n, sysinterval_t timeout) {
  20114e:	9201      	str	r2, [sp, #4]
  201150:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
  201154:	b392      	cbz	r2, 2011bc <oqWriteTimeout+0x7c>
  201156:	4604      	mov	r4, r0
  201158:	460e      	mov	r6, r1
  20115a:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > oqGetEmptyI(oqp)) {
  20115e:	68a2      	ldr	r2, [r4, #8]
  201160:	455a      	cmp	r2, fp
  201162:	d232      	bcs.n	2011ca <oqWriteTimeout+0x8a>
    n = oqGetEmptyI(oqp);
  201164:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  201166:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  20116a:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  20116e:	45a8      	cmp	r8, r5
  201170:	d832      	bhi.n	2011d8 <oqWriteTimeout+0x98>
  else if (n > s1) {
  201172:	d256      	bcs.n	201222 <oqWriteTimeout+0xe2>
    s2 = n - s1;
  201174:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  201178:	4642      	mov	r2, r8
  20117a:	4631      	mov	r1, r6
    s2 = n - s1;
  20117c:	9300      	str	r3, [sp, #0]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  20117e:	f002 fc83 	bl	203a88 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
  201182:	eb06 0108 	add.w	r1, r6, r8
  201186:	f8dd 8000 	ldr.w	r8, [sp]
  20118a:	68e0      	ldr	r0, [r4, #12]
  20118c:	4642      	mov	r2, r8
  20118e:	f002 fc7b 	bl	203a88 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
  201192:	68e2      	ldr	r2, [r4, #12]
  201194:	4442      	add	r2, r8
  201196:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  201198:	68a2      	ldr	r2, [r4, #8]
  20119a:	1b52      	subs	r2, r2, r5
  20119c:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
  20119e:	b33d      	cbz	r5, 2011f0 <oqWriteTimeout+0xb0>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
  2011a0:	b10f      	cbz	r7, 2011a6 <oqWriteTimeout+0x66>
        nfy(oqp);
  2011a2:	4620      	mov	r0, r4
  2011a4:	47b8      	blx	r7
  2011a6:	2300      	movs	r3, #0
  2011a8:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
  2011ac:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  2011b0:	442e      	add	r6, r5
  2011b2:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  2011b6:	f1bb 0f00 	cmp.w	fp, #0
  2011ba:	d1d0      	bne.n	20115e <oqWriteTimeout+0x1e>
  2011bc:	9801      	ldr	r0, [sp, #4]
  2011be:	2300      	movs	r3, #0
  2011c0:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
  2011c4:	b003      	add	sp, #12
  2011c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  2011ca:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  2011ce:	465d      	mov	r5, fp
  2011d0:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  2011d4:	45a8      	cmp	r8, r5
  2011d6:	d9cc      	bls.n	201172 <oqWriteTimeout+0x32>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  2011d8:	462a      	mov	r2, r5
  2011da:	4631      	mov	r1, r6
  2011dc:	f002 fc54 	bl	203a88 <memcpy>
    oqp->q_wrptr += n;
  2011e0:	6962      	ldr	r2, [r4, #20]
  2011e2:	442a      	add	r2, r5
  2011e4:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  2011e6:	68a2      	ldr	r2, [r4, #8]
  2011e8:	1b52      	subs	r2, r2, r5
  2011ea:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  2011ec:	2d00      	cmp	r5, #0
  2011ee:	d1d7      	bne.n	2011a0 <oqWriteTimeout+0x60>
  if (TIME_IMMEDIATE == timeout) {
  2011f0:	f1b9 0f00 	cmp.w	r9, #0
  2011f4:	d00c      	beq.n	201210 <oqWriteTimeout+0xd0>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2011f6:	4b0e      	ldr	r3, [pc, #56]	; (201230 <oqWriteTimeout+0xf0>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2011f8:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  2011fa:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2011fc:	699a      	ldr	r2, [r3, #24]
  2011fe:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  201202:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  201204:	2004      	movs	r0, #4
  qp->prev      = p;
  201206:	6062      	str	r2, [r4, #4]
  201208:	f7ff fdaa 	bl	200d60 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  20120c:	2800      	cmp	r0, #0
  20120e:	d0a6      	beq.n	20115e <oqWriteTimeout+0x1e>
  return max - n;
  201210:	9b01      	ldr	r3, [sp, #4]
  201212:	eba3 000b 	sub.w	r0, r3, fp
  201216:	2300      	movs	r3, #0
  201218:	f383 8811 	msr	BASEPRI, r3
}
  20121c:	b003      	add	sp, #12
  20121e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  201222:	462a      	mov	r2, r5
  201224:	4631      	mov	r1, r6
  201226:	f002 fc2f 	bl	203a88 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
  20122a:	68e2      	ldr	r2, [r4, #12]
  20122c:	6162      	str	r2, [r4, #20]
  20122e:	e7b3      	b.n	201198 <oqWriteTimeout+0x58>
  201230:	2000096c 	.word	0x2000096c
	...

00201240 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
  201240:	f04f 33ff 	mov.w	r3, #4294967295
  201244:	3030      	adds	r0, #48	; 0x30
  201246:	f7ff bf7b 	b.w	201140 <oqWriteTimeout>
  20124a:	bf00      	nop
  20124c:	0000      	movs	r0, r0
	...

00201250 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
  201250:	3030      	adds	r0, #48	; 0x30
  201252:	f7ff bf75 	b.w	201140 <oqWriteTimeout>
  201256:	bf00      	nop
	...

00201260 <TFT_Send_Cmd>:
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
}

void TFT_Send_Cmd(uint8_t cmd)
{
  201260:	b570      	push	{r4, r5, r6, lr}
  DC_low;
  201262:	2240      	movs	r2, #64	; 0x40
  201264:	4c0b      	ldr	r4, [pc, #44]	; (201294 <TFT_Send_Cmd+0x34>)
  RD_Hi;
  201266:	2304      	movs	r3, #4
  CS_low;
  201268:	2510      	movs	r5, #16
  DC_low;
  20126a:	8362      	strh	r2, [r4, #26]
  WR_low;
  20126c:	2602      	movs	r6, #2
  RD_Hi;
  20126e:	8323      	strh	r3, [r4, #24]
  Data_Port=cmd;
  201270:	4b09      	ldr	r3, [pc, #36]	; (201298 <TFT_Send_Cmd+0x38>)
  CS_low;
  201272:	8365      	strh	r5, [r4, #26]
  WR_low;
  201274:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  201276:	6158      	str	r0, [r3, #20]
  201278:	2320      	movs	r3, #32
  20127a:	f383 8811 	msr	BASEPRI, r3
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  20127e:	2101      	movs	r1, #1
  201280:	2008      	movs	r0, #8
  201282:	f7ff fd6d 	bl	200d60 <chSchGoSleepTimeoutS>
  201286:	2300      	movs	r3, #0
  201288:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  20128c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20128e:	8325      	strh	r5, [r4, #24]
}
  201290:	bd70      	pop	{r4, r5, r6, pc}
  201292:	bf00      	nop
  201294:	40020400 	.word	0x40020400
  201298:	40020c00 	.word	0x40020c00
  20129c:	00000000 	.word	0x00000000

002012a0 <TFT_Write_Data>:

void TFT_Write_Data(uint8_t data)
{
  2012a0:	b570      	push	{r4, r5, r6, lr}
  DC_Hi;
  2012a2:	2240      	movs	r2, #64	; 0x40
  2012a4:	4c0b      	ldr	r4, [pc, #44]	; (2012d4 <TFT_Write_Data+0x34>)
  RD_Hi;
  2012a6:	2304      	movs	r3, #4
  CS_low;
  2012a8:	2510      	movs	r5, #16
  DC_Hi;
  2012aa:	8322      	strh	r2, [r4, #24]
  WR_low;
  2012ac:	2602      	movs	r6, #2
  RD_Hi;
  2012ae:	8323      	strh	r3, [r4, #24]
  Data_Port=data;
  2012b0:	4b09      	ldr	r3, [pc, #36]	; (2012d8 <TFT_Write_Data+0x38>)
  CS_low;
  2012b2:	8365      	strh	r5, [r4, #26]
  WR_low;
  2012b4:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2012b6:	6158      	str	r0, [r3, #20]
  2012b8:	2320      	movs	r3, #32
  2012ba:	f383 8811 	msr	BASEPRI, r3
  2012be:	2101      	movs	r1, #1
  2012c0:	2008      	movs	r0, #8
  2012c2:	f7ff fd4d 	bl	200d60 <chSchGoSleepTimeoutS>
  2012c6:	2300      	movs	r3, #0
  2012c8:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  2012cc:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2012ce:	8325      	strh	r5, [r4, #24]
}
  2012d0:	bd70      	pop	{r4, r5, r6, pc}
  2012d2:	bf00      	nop
  2012d4:	40020400 	.word	0x40020400
  2012d8:	40020c00 	.word	0x40020c00
  2012dc:	00000000 	.word	0x00000000

002012e0 <TFT_Fill_Screen>:
/* Otris. color */
void TFT_Fill_Screen(uint16_t x_left, uint16_t x_right, uint16_t y_up, uint16_t y_down, uint16_t color)
{
	unsigned long  xy=0;
	unsigned long i=0;
	if(x_left > x_right)
  2012e0:	4288      	cmp	r0, r1
{
  2012e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2012e6:	4683      	mov	fp, r0
  2012e8:	b087      	sub	sp, #28
	if(x_left > x_right)
  2012ea:	d901      	bls.n	2012f0 <TFT_Fill_Screen+0x10>
  2012ec:	468b      	mov	fp, r1
  2012ee:	4601      	mov	r1, r0
	{	
		x_left = x_left^x_right;       
		x_right = x_left^x_right;      
		x_left = x_left^x_right;       
	}
	if(y_up > y_down)
  2012f0:	429a      	cmp	r2, r3
  2012f2:	d902      	bls.n	2012fa <TFT_Fill_Screen+0x1a>
  2012f4:	4610      	mov	r0, r2
  2012f6:	461a      	mov	r2, r3
  2012f8:	4603      	mov	r3, r0
		y_down = y_up^y_down;		
		y_up = y_up^y_down;		
	}
	
	
	x_left = constrain(x_left, MIN_X,MAX_X);
  2012fa:	48ad      	ldr	r0, [pc, #692]	; (2015b0 <TFT_Fill_Screen+0x2d0>)
  2012fc:	465c      	mov	r4, fp
  RD_Hi;
  2012fe:	f04f 0904 	mov.w	r9, #4
  CS_low;
  201302:	2510      	movs	r5, #16
	x_left = constrain(x_left, MIN_X,MAX_X);
  201304:	6800      	ldr	r0, [r0, #0]
  WR_low;
  201306:	f04f 0a02 	mov.w	sl, #2
  Data_Port=cmd;
  20130a:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 2015b4 <TFT_Fill_Screen+0x2d4>
  20130e:	2620      	movs	r6, #32
  201310:	4583      	cmp	fp, r0
  DC_low;
  201312:	f04f 0b40 	mov.w	fp, #64	; 0x40
  201316:	bf28      	it	cs
  201318:	4604      	movcs	r4, r0
	if (c < a)
  20131a:	4288      	cmp	r0, r1
  20131c:	bf28      	it	cs
  20131e:	4608      	movcs	r0, r1
	x_right = constrain(x_right, MIN_X,MAX_X);
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201320:	49a5      	ldr	r1, [pc, #660]	; (2015b8 <TFT_Fill_Screen+0x2d8>)
	y_down = constrain(y_down, MIN_Y,MAX_Y);

	xy = (x_right - x_left+1);		
  201322:	9403      	str	r4, [sp, #12]
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201324:	6809      	ldr	r1, [r1, #0]
	xy = (x_right - x_left+1);		
  201326:	9002      	str	r0, [sp, #8]
  201328:	1b00      	subs	r0, r0, r4
  20132a:	428b      	cmp	r3, r1
  DC_low;
  20132c:	4ca3      	ldr	r4, [pc, #652]	; (2015bc <TFT_Fill_Screen+0x2dc>)
  20132e:	bf28      	it	cs
  201330:	460b      	movcs	r3, r1
  201332:	428a      	cmp	r2, r1
  201334:	bf28      	it	cs
  201336:	460a      	movcs	r2, r1
	xy = xy*(y_down - y_up+1);		
  201338:	1c59      	adds	r1, r3, #1
  20133a:	9305      	str	r3, [sp, #20]
  20133c:	1a89      	subs	r1, r1, r2
  20133e:	9204      	str	r2, [sp, #16]
  201340:	fb00 1301 	mla	r3, r0, r1, r1
  Data_Port=cmd;
  201344:	212a      	movs	r1, #42	; 0x2a
	xy = xy*(y_down - y_up+1);		
  201346:	9301      	str	r3, [sp, #4]
  DC_low;
  201348:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20134c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201350:	8365      	strh	r5, [r4, #26]
  WR_low;
  201352:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201356:	f8c8 1014 	str.w	r1, [r8, #20]
  20135a:	f386 8811 	msr	BASEPRI, r6
  20135e:	2101      	movs	r1, #1
  201360:	2008      	movs	r0, #8
  201362:	f7ff fcfd 	bl	200d60 <chSchGoSleepTimeoutS>
  201366:	2700      	movs	r7, #0
  201368:	f387 8811 	msr	BASEPRI, r7
  20136c:	9a03      	ldr	r2, [sp, #12]
  WR_Hi;
  20136e:	f8a4 a018 	strh.w	sl, [r4, #24]
  201372:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201376:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201378:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20137c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201380:	8365      	strh	r5, [r4, #26]
  WR_low;
  201382:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201386:	f8c8 1014 	str.w	r1, [r8, #20]
  20138a:	f386 8811 	msr	BASEPRI, r6
  20138e:	2101      	movs	r1, #1
  201390:	2008      	movs	r0, #8
  201392:	f7ff fce5 	bl	200d60 <chSchGoSleepTimeoutS>
  201396:	f387 8811 	msr	BASEPRI, r7
  20139a:	f89d 000c 	ldrb.w	r0, [sp, #12]
  WR_Hi;
  20139e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2013a2:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2013a4:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2013a8:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2013ac:	8365      	strh	r5, [r4, #26]
  WR_low;
  2013ae:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2013b2:	f8c8 0014 	str.w	r0, [r8, #20]
  2013b6:	f386 8811 	msr	BASEPRI, r6
  2013ba:	2101      	movs	r1, #1
  2013bc:	2008      	movs	r0, #8
  2013be:	f7ff fccf 	bl	200d60 <chSchGoSleepTimeoutS>
  2013c2:	f387 8811 	msr	BASEPRI, r7
  2013c6:	9902      	ldr	r1, [sp, #8]
  WR_Hi;
  2013c8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2013cc:	f3c1 2107 	ubfx	r1, r1, #8, #8
  CS_Hi;
  2013d0:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2013d2:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2013d6:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2013da:	8365      	strh	r5, [r4, #26]
  WR_low;
  2013dc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2013e0:	f8c8 1014 	str.w	r1, [r8, #20]
  2013e4:	f386 8811 	msr	BASEPRI, r6
  2013e8:	2101      	movs	r1, #1
  2013ea:	2008      	movs	r0, #8
  2013ec:	f7ff fcb8 	bl	200d60 <chSchGoSleepTimeoutS>
  2013f0:	f387 8811 	msr	BASEPRI, r7
  2013f4:	f89d 1008 	ldrb.w	r1, [sp, #8]
  WR_Hi;
  2013f8:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2013fc:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2013fe:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201402:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201406:	8365      	strh	r5, [r4, #26]
  WR_low;
  201408:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  20140c:	f8c8 1014 	str.w	r1, [r8, #20]
  201410:	f386 8811 	msr	BASEPRI, r6
  201414:	2101      	movs	r1, #1
  201416:	2008      	movs	r0, #8
  201418:	f7ff fca2 	bl	200d60 <chSchGoSleepTimeoutS>
  20141c:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  201420:	212b      	movs	r1, #43	; 0x2b
  WR_Hi;
  201422:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201426:	8325      	strh	r5, [r4, #24]
  DC_low;
  201428:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20142c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201430:	8365      	strh	r5, [r4, #26]
  WR_low;
  201432:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201436:	f8c8 1014 	str.w	r1, [r8, #20]
  20143a:	f386 8811 	msr	BASEPRI, r6
  20143e:	2101      	movs	r1, #1
  201440:	2008      	movs	r0, #8
  201442:	f7ff fc8d 	bl	200d60 <chSchGoSleepTimeoutS>
  201446:	f387 8811 	msr	BASEPRI, r7
  20144a:	9a04      	ldr	r2, [sp, #16]
  WR_Hi;
  20144c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201450:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201454:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201456:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20145a:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20145e:	8365      	strh	r5, [r4, #26]
  WR_low;
  201460:	f8a4 a01a 	strh.w	sl, [r4, #26]
  201464:	9202      	str	r2, [sp, #8]
  Data_Port=data;
  201466:	f8c8 1014 	str.w	r1, [r8, #20]
  20146a:	f386 8811 	msr	BASEPRI, r6
  20146e:	2101      	movs	r1, #1
  201470:	2008      	movs	r0, #8
  201472:	f7ff fc75 	bl	200d60 <chSchGoSleepTimeoutS>
  201476:	f387 8811 	msr	BASEPRI, r7
  20147a:	9a02      	ldr	r2, [sp, #8]
  WR_Hi;
  20147c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201480:	b2d2      	uxtb	r2, r2
  CS_Hi;
  201482:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201484:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201488:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20148c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20148e:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201492:	f8c8 2014 	str.w	r2, [r8, #20]
  201496:	f386 8811 	msr	BASEPRI, r6
  20149a:	2101      	movs	r1, #1
  20149c:	2008      	movs	r0, #8
  20149e:	f7ff fc5f 	bl	200d60 <chSchGoSleepTimeoutS>
  2014a2:	f387 8811 	msr	BASEPRI, r7
  2014a6:	9b05      	ldr	r3, [sp, #20]
  WR_Hi;
  2014a8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2014ac:	f3c3 2207 	ubfx	r2, r3, #8, #8
  CS_Hi;
  2014b0:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2014b2:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2014b6:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2014ba:	8365      	strh	r5, [r4, #26]
  WR_low;
  2014bc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  2014c0:	9302      	str	r3, [sp, #8]
  Data_Port=data;
  2014c2:	f8c8 2014 	str.w	r2, [r8, #20]
  2014c6:	f386 8811 	msr	BASEPRI, r6
  2014ca:	2101      	movs	r1, #1
  2014cc:	2008      	movs	r0, #8
  2014ce:	f7ff fc47 	bl	200d60 <chSchGoSleepTimeoutS>
  2014d2:	f387 8811 	msr	BASEPRI, r7
  2014d6:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  2014d8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2014dc:	b2db      	uxtb	r3, r3
  CS_Hi;
  2014de:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2014e0:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2014e4:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2014e8:	8365      	strh	r5, [r4, #26]
  WR_low;
  2014ea:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2014ee:	f8c8 3014 	str.w	r3, [r8, #20]
  2014f2:	f386 8811 	msr	BASEPRI, r6
  2014f6:	2101      	movs	r1, #1
  2014f8:	2008      	movs	r0, #8
  2014fa:	f7ff fc31 	bl	200d60 <chSchGoSleepTimeoutS>
  2014fe:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  201502:	232c      	movs	r3, #44	; 0x2c
  WR_Hi;
  201504:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201508:	8325      	strh	r5, [r4, #24]
  DC_low;
  20150a:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20150e:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201512:	8365      	strh	r5, [r4, #26]
  WR_low;
  201514:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201518:	f8c8 3014 	str.w	r3, [r8, #20]
  20151c:	f386 8811 	msr	BASEPRI, r6
  201520:	2101      	movs	r1, #1
  201522:	2008      	movs	r0, #8
  201524:	f7ff fc1c 	bl	200d60 <chSchGoSleepTimeoutS>
  201528:	f387 8811 	msr	BASEPRI, r7

	TFT_Set_Column(x_left,x_right);	        
	TFT_Set_Page(y_up, y_down);		
	TFT_Send_Cmd(0x2c);			
	
	for(i=0; i < xy; i++)
  20152c:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  20152e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201532:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  201534:	2b00      	cmp	r3, #0
  201536:	d038      	beq.n	2015aa <TFT_Fill_Screen+0x2ca>
	uint8_t data1 = data>>8;
  201538:	9b10      	ldr	r3, [sp, #64]	; 0x40
  20153a:	0a1b      	lsrs	r3, r3, #8
  20153c:	9303      	str	r3, [sp, #12]
  20153e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  201540:	b2db      	uxtb	r3, r3
  201542:	9302      	str	r3, [sp, #8]
  DC_Hi;
  201544:	f04f 0340 	mov.w	r3, #64	; 0x40
  RD_Hi;
  201548:	2204      	movs	r2, #4
  CS_low;
  20154a:	2510      	movs	r5, #16
  WR_low;
  20154c:	2602      	movs	r6, #2
  DC_Hi;
  20154e:	8323      	strh	r3, [r4, #24]
  201550:	f04f 0920 	mov.w	r9, #32
  Data_Port=data;
  201554:	f8df a05c 	ldr.w	sl, [pc, #92]	; 2015b4 <TFT_Fill_Screen+0x2d4>
  201558:	9b03      	ldr	r3, [sp, #12]
  RD_Hi;
  20155a:	8322      	strh	r2, [r4, #24]
  CS_low;
  20155c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20155e:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201560:	f8ca 3014 	str.w	r3, [sl, #20]
  201564:	f389 8811 	msr	BASEPRI, r9
  201568:	2101      	movs	r1, #1
  20156a:	2008      	movs	r0, #8
  20156c:	f7ff fbf8 	bl	200d60 <chSchGoSleepTimeoutS>
  201570:	f04f 0800 	mov.w	r8, #0
  201574:	f388 8811 	msr	BASEPRI, r8
  RD_Hi;
  201578:	2204      	movs	r2, #4
  Data_Port=data;
  20157a:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  20157c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20157e:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201580:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201584:	8322      	strh	r2, [r4, #24]
  CS_low;
  201586:	8365      	strh	r5, [r4, #26]
  WR_low;
  201588:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  20158a:	f8ca 3014 	str.w	r3, [sl, #20]
  20158e:	f389 8811 	msr	BASEPRI, r9
  201592:	2101      	movs	r1, #1
  201594:	2008      	movs	r0, #8
  201596:	f7ff fbe3 	bl	200d60 <chSchGoSleepTimeoutS>
  20159a:	f388 8811 	msr	BASEPRI, r8
	for(i=0; i < xy; i++)
  20159e:	3701      	adds	r7, #1
  2015a0:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  2015a2:	8326      	strh	r6, [r4, #24]
	for(i=0; i < xy; i++)
  2015a4:	42bb      	cmp	r3, r7
  CS_Hi;
  2015a6:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  2015a8:	d1cc      	bne.n	201544 <TFT_Fill_Screen+0x264>
	{
		TFT_Send_Data(color);	
	}
}
  2015aa:	b007      	add	sp, #28
  2015ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  2015b0:	20000820 	.word	0x20000820
  2015b4:	40020c00 	.word	0x40020c00
  2015b8:	20000824 	.word	0x20000824
  2015bc:	40020400 	.word	0x40020400

002015c0 <TFT_Draw_Char.constprop.0>:
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
	}
	
}
/*Simvol*/
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2015c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
	for (int i = 0; i < FONT_Y; i++ )
	{
		for(uint8_t f = 0; f < FONT_X; f++)
		{
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2015c4:	3b20      	subs	r3, #32
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2015c6:	460e      	mov	r6, r1
  2015c8:	4918      	ldr	r1, [pc, #96]	; (20162c <TFT_Draw_Char.constprop.0+0x6c>)
  2015ca:	b085      	sub	sp, #20
  2015cc:	4691      	mov	r9, r2
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2015ce:	f64f 7aff 	movw	sl, #65535	; 0xffff
  2015d2:	eb01 0bc3 	add.w	fp, r1, r3, lsl #3
  2015d6:	f106 0310 	add.w	r3, r6, #16
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2015da:	9003      	str	r0, [sp, #12]
  2015dc:	9302      	str	r3, [sp, #8]
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2015de:	1c77      	adds	r7, r6, #1
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2015e0:	f81b 8b01 	ldrb.w	r8, [fp], #1
  2015e4:	9c03      	ldr	r4, [sp, #12]
  2015e6:	2507      	movs	r5, #7
  2015e8:	e007      	b.n	2015fa <TFT_Draw_Char.constprop.0+0x3a>
		for(uint8_t f = 0; f < FONT_X; f++)
  2015ea:	3d01      	subs	r5, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2015ec:	f8cd 9000 	str.w	r9, [sp]
  2015f0:	f7ff fe76 	bl	2012e0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  2015f4:	3402      	adds	r4, #2
  2015f6:	1c6b      	adds	r3, r5, #1
  2015f8:	d011      	beq.n	20161e <TFT_Draw_Char.constprop.0+0x5e>
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2015fa:	fa48 f005 	asr.w	r0, r8, r5
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2015fe:	463b      	mov	r3, r7
  201600:	4632      	mov	r2, r6
  201602:	1c61      	adds	r1, r4, #1
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  201604:	f010 0f01 	tst.w	r0, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  201608:	4620      	mov	r0, r4
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  20160a:	d1ee      	bne.n	2015ea <TFT_Draw_Char.constprop.0+0x2a>
		for(uint8_t f = 0; f < FONT_X; f++)
  20160c:	3d01      	subs	r5, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  20160e:	1c61      	adds	r1, r4, #1
  201610:	f8cd a000 	str.w	sl, [sp]
		for(uint8_t f = 0; f < FONT_X; f++)
  201614:	3402      	adds	r4, #2
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  201616:	f7ff fe63 	bl	2012e0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  20161a:	1c6b      	adds	r3, r5, #1
  20161c:	d1ed      	bne.n	2015fa <TFT_Draw_Char.constprop.0+0x3a>
	for (int i = 0; i < FONT_Y; i++ )
  20161e:	3602      	adds	r6, #2
  201620:	9b02      	ldr	r3, [sp, #8]
  201622:	429e      	cmp	r6, r3
  201624:	d1db      	bne.n	2015de <TFT_Draw_Char.constprop.0+0x1e>
			}

		}

	}
}
  201626:	b005      	add	sp, #20
  201628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  20162c:	080044a4 	.word	0x080044a4

00201630 <Cursor>:
{
  201630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  201632:	4b12      	ldr	r3, [pc, #72]	; (20167c <Cursor+0x4c>)
  201634:	681b      	ldr	r3, [r3, #0]
  201636:	681d      	ldr	r5, [r3, #0]
  201638:	e9d3 4706 	ldrd	r4, r7, [r3, #24]
/*Stroka*/
void TFT_Draw_String(uint16_t x, uint16_t y, uint16_t color,uint16_t phone,char *string, uint8_t size)
{
        
	while(*string)
  20163c:	782b      	ldrb	r3, [r5, #0]
  20163e:	b1e3      	cbz	r3, 20167a <Cursor+0x4a>
  201640:	4e0f      	ldr	r6, [pc, #60]	; (201680 <Cursor+0x50>)
  201642:	e009      	b.n	201658 <Cursor+0x28>
		{
			x = 1;
			y = y + FONT_X*size;
		}
		TFT_Draw_Char(x, y, color, phone,*string, size);
		x += FONT_X*size;     
  201644:	4620      	mov	r0, r4
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201646:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  20164a:	4639      	mov	r1, r7
		x += FONT_X*size;     
  20164c:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20164e:	f7ff ffb7 	bl	2015c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201652:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201656:	b183      	cbz	r3, 20167a <Cursor+0x4a>
		if((x + FONT_X) > MAX_X)
  201658:	f104 0208 	add.w	r2, r4, #8
  20165c:	6831      	ldr	r1, [r6, #0]
			x = 1;
  20165e:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  201660:	428a      	cmp	r2, r1
  201662:	d9ef      	bls.n	201644 <Cursor+0x14>
			y = y + FONT_X*size;
  201664:	3710      	adds	r7, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201666:	f44f 4278 	mov.w	r2, #63488	; 0xf800
			y = y + FONT_X*size;
  20166a:	2411      	movs	r4, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20166c:	4639      	mov	r1, r7
  20166e:	f7ff ffa7 	bl	2015c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201672:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201676:	2b00      	cmp	r3, #0
  201678:	d1ee      	bne.n	201658 <Cursor+0x28>
}
  20167a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  20167c:	20000b10 	.word	0x20000b10
  201680:	20000820 	.word	0x20000820
	...

00201690 <Menu_Disp>:
{
  201690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFT_Fill_Screen(0,320,0,240,WHITE);
  201694:	2200      	movs	r2, #0
{
  201696:	b082      	sub	sp, #8
  TFT_Fill_Screen(0,320,0,240,WHITE);
  201698:	f64f 74ff 	movw	r4, #65535	; 0xffff
  20169c:	23f0      	movs	r3, #240	; 0xf0
  20169e:	f44f 71a0 	mov.w	r1, #320	; 0x140
  2016a2:	4610      	mov	r0, r2
  2016a4:	9400      	str	r4, [sp, #0]
  2016a6:	f7ff fe1b 	bl	2012e0 <TFT_Fill_Screen>
  i=current;
  2016aa:	4b16      	ldr	r3, [pc, #88]	; (201704 <Menu_Disp+0x74>)
  2016ac:	681b      	ldr	r3, [r3, #0]
  while(i->prev!=NULL)
  2016ae:	461f      	mov	r7, r3
  2016b0:	689b      	ldr	r3, [r3, #8]
  2016b2:	2b00      	cmp	r3, #0
  2016b4:	d1fb      	bne.n	2016ae <Menu_Disp+0x1e>
  2016b6:	4e14      	ldr	r6, [pc, #80]	; (201708 <Menu_Disp+0x78>)
      TFT_Draw_String(i->x_pos,i->y_pos, BLACK, WHITE, i->text, 2);
  2016b8:	683d      	ldr	r5, [r7, #0]
  2016ba:	782b      	ldrb	r3, [r5, #0]
  2016bc:	e9d7 4806 	ldrd	r4, r8, [r7, #24]
  2016c0:	b94b      	cbnz	r3, 2016d6 <Menu_Disp+0x46>
  2016c2:	e019      	b.n	2016f8 <Menu_Disp+0x68>
		x += FONT_X*size;     
  2016c4:	4620      	mov	r0, r4
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2016c6:	2200      	movs	r2, #0
  2016c8:	4641      	mov	r1, r8
		x += FONT_X*size;     
  2016ca:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2016cc:	f7ff ff78 	bl	2015c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2016d0:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2016d4:	b183      	cbz	r3, 2016f8 <Menu_Disp+0x68>
		if((x + FONT_X) > MAX_X)
  2016d6:	f104 0208 	add.w	r2, r4, #8
  2016da:	6831      	ldr	r1, [r6, #0]
			x = 1;
  2016dc:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  2016de:	428a      	cmp	r2, r1
  2016e0:	d9f0      	bls.n	2016c4 <Menu_Disp+0x34>
			y = y + FONT_X*size;
  2016e2:	f108 0810 	add.w	r8, r8, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2016e6:	2200      	movs	r2, #0
			y = y + FONT_X*size;
  2016e8:	2411      	movs	r4, #17
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2016ea:	4641      	mov	r1, r8
  2016ec:	f7ff ff68 	bl	2015c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2016f0:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2016f4:	2b00      	cmp	r3, #0
  2016f6:	d1ee      	bne.n	2016d6 <Menu_Disp+0x46>
      i=i->next;
  2016f8:	68ff      	ldr	r7, [r7, #12]
  while(i!=NULL)
  2016fa:	2f00      	cmp	r7, #0
  2016fc:	d1dc      	bne.n	2016b8 <Menu_Disp+0x28>
}
  2016fe:	b002      	add	sp, #8
  201700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  201704:	20000b10 	.word	0x20000b10
  201708:	20000820 	.word	0x20000820
  20170c:	00000000 	.word	0x00000000

00201710 <chSchWakeupS.constprop.0>:
  thread_t *otp = currp;
  201710:	4a14      	ldr	r2, [pc, #80]	; (201764 <chSchWakeupS.constprop.0+0x54>)
  201712:	6991      	ldr	r1, [r2, #24]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  201714:	b470      	push	{r4, r5, r6}
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  201716:	6885      	ldr	r5, [r0, #8]
  ntp->u.rdymsg = msg;
  201718:	2600      	movs	r6, #0
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  20171a:	688c      	ldr	r4, [r1, #8]
  ntp->u.rdymsg = msg;
  20171c:	6246      	str	r6, [r0, #36]	; 0x24
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  20171e:	42a5      	cmp	r5, r4
  201720:	d912      	bls.n	201748 <chSchWakeupS.constprop.0+0x38>
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  201722:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  201724:	f881 6020 	strb.w	r6, [r1, #32]
static inline ch_priority_queue_t *ch_pqueue_insert_ahead(ch_priority_queue_t *pqp,
                                                          ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  201728:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  20172a:	689d      	ldr	r5, [r3, #8]
  20172c:	42ac      	cmp	r4, r5
  20172e:	d3fb      	bcc.n	201728 <chSchWakeupS.constprop.0+0x18>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  201730:	685c      	ldr	r4, [r3, #4]
  201732:	e9c1 3400 	strd	r3, r4, [r1]
  p->prev->next = p;
  201736:	6021      	str	r1, [r4, #0]
    ntp->state = CH_STATE_CURRENT;
  201738:	2401      	movs	r4, #1
  pqp->prev     = p;
  20173a:	6059      	str	r1, [r3, #4]
  20173c:	f880 4020 	strb.w	r4, [r0, #32]
    currp = ntp;
  201740:	6190      	str	r0, [r2, #24]
}
  201742:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
  201744:	f7fe bdcc 	b.w	2002e0 <_port_switch>
  return (thread_t *)ch_pqueue_insert_behind(&ch.rlist.pqueue,
  201748:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  20174a:	f880 6020 	strb.w	r6, [r0, #32]
    pqp = pqp->next;
  20174e:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201750:	689a      	ldr	r2, [r3, #8]
  201752:	4295      	cmp	r5, r2
  201754:	d9fb      	bls.n	20174e <chSchWakeupS.constprop.0+0x3e>
  p->prev       = pqp->prev;
  201756:	685a      	ldr	r2, [r3, #4]
}
  201758:	bc70      	pop	{r4, r5, r6}
  20175a:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  20175e:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  201760:	6058      	str	r0, [r3, #4]
  201762:	4770      	bx	lr
  201764:	2000096c 	.word	0x2000096c
	...

00201770 <chThdCreateStatic.constprop.0.isra.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
  201770:	b570      	push	{r4, r5, r6, lr}
  201772:	4605      	mov	r5, r0
  201774:	2020      	movs	r0, #32
  201776:	f380 8811 	msr	BASEPRI, r0
  tp = (thread_t *)((uint8_t *)wsp + size -
  20177a:	3948      	subs	r1, #72	; 0x48
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  20177c:	4e14      	ldr	r6, [pc, #80]	; (2017d0 <chThdCreateStatic.constprop.0.isra.0+0x60>)
  20177e:	2400      	movs	r4, #0
  tp = (thread_t *)((uint8_t *)wsp + size -
  201780:	1868      	adds	r0, r5, r1
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201782:	f1a0 0124 	sub.w	r1, r0, #36	; 0x24
  201786:	f840 3c24 	str.w	r3, [r0, #-36]
  REG_INSERT(tp);
  20178a:	4b12      	ldr	r3, [pc, #72]	; (2017d4 <chThdCreateStatic.constprop.0.isra.0+0x64>)
  tp->wabase = (stkalign_t *)wsp;
  20178c:	61c5      	str	r5, [r0, #28]
  ch_list_init(&tp->waiting);
  20178e:	f100 0528 	add.w	r5, r0, #40	; 0x28
  tp->realprio        = prio;
  201792:	63c2      	str	r2, [r0, #60]	; 0x3c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201794:	f840 4c20 	str.w	r4, [r0, #-32]
  REG_INSERT(tp);
  201798:	6103      	str	r3, [r0, #16]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  20179a:	e9c0 2102 	strd	r2, r1, [r0, #8]
  tp->state           = CH_STATE_WTSTART;
  20179e:	2102      	movs	r1, #2
  ch_queue_init(&tp->msgqueue);
  2017a0:	f100 022c 	add.w	r2, r0, #44	; 0x2c
  tp->state           = CH_STATE_WTSTART;
  2017a4:	8401      	strh	r1, [r0, #32]
  REG_INSERT(tp);
  2017a6:	6959      	ldr	r1, [r3, #20]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  2017a8:	f840 6c04 	str.w	r6, [r0, #-4]
  tp->refs            = (trefs_t)1;
  2017ac:	2601      	movs	r6, #1
  REG_INSERT(tp);
  2017ae:	6141      	str	r1, [r0, #20]
  tp->refs            = (trefs_t)1;
  2017b0:	f880 6022 	strb.w	r6, [r0, #34]	; 0x22
  tp->name            = name;
  2017b4:	4e08      	ldr	r6, [pc, #32]	; (2017d8 <chThdCreateStatic.constprop.0.isra.0+0x68>)
  tp->epending        = (eventmask_t)0;
  2017b6:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
  tp->name            = name;
  2017ba:	6186      	str	r6, [r0, #24]
  REG_INSERT(tp);
  2017bc:	6108      	str	r0, [r1, #16]
  qp->prev = qp;
  2017be:	6302      	str	r2, [r0, #48]	; 0x30
  2017c0:	6158      	str	r0, [r3, #20]
  qp->next = qp;
  2017c2:	e9c0 520a 	strd	r5, r2, [r0, #40]	; 0x28
  chSchWakeupS(tp, MSG_OK);
  2017c6:	f7ff ffa3 	bl	201710 <chSchWakeupS.constprop.0>
  2017ca:	f384 8811 	msr	BASEPRI, r4
}
  2017ce:	bd70      	pop	{r4, r5, r6, pc}
  2017d0:	002002f1 	.word	0x002002f1
  2017d4:	2000096c 	.word	0x2000096c
  2017d8:	08004304 	.word	0x08004304
  2017dc:	00000000 	.word	0x00000000

002017e0 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
  2017e0:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  2017e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2017e6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  2017ea:	481c      	ldr	r0, [pc, #112]	; (20185c <__core_init+0x7c>)
  2017ec:	2200      	movs	r2, #0
  2017ee:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  2017f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2017f6:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  2017fa:	6943      	ldr	r3, [r0, #20]
  2017fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  201800:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  201802:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201806:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  20180a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  20180e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  201812:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201816:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  20181a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20181e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  201822:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201826:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20182a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20182c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  201830:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201832:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
  201836:	1c5a      	adds	r2, r3, #1
  201838:	d1f8      	bne.n	20182c <__core_init+0x4c>
    } while(sets-- != 0U);
  20183a:	f1ac 0c20 	sub.w	ip, ip, #32
  20183e:	f11c 0f20 	cmn.w	ip, #32
  201842:	d1f0      	bne.n	201826 <__core_init+0x46>
  201844:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  201848:	6943      	ldr	r3, [r0, #20]
  20184a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  20184e:	6143      	str	r3, [r0, #20]
  201850:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201854:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
  201858:	bd10      	pop	{r4, pc}
  20185a:	bf00      	nop
  20185c:	e000ed00 	.word	0xe000ed00

00201860 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
  201860:	4770      	bx	lr
  201862:	bf00      	nop
	...

00201870 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
  201870:	e7fe      	b.n	201870 <__default_exit>
  201872:	bf00      	nop
	...

00201880 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
  201880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  201882:	4d15      	ldr	r5, [pc, #84]	; (2018d8 <__init_ram_areas+0x58>)
  201884:	4f15      	ldr	r7, [pc, #84]	; (2018dc <__init_ram_areas+0x5c>)
  201886:	4916      	ldr	r1, [pc, #88]	; (2018e0 <__init_ram_areas+0x60>)
  201888:	f105 0470 	add.w	r4, r5, #112	; 0x70
  20188c:	4815      	ldr	r0, [pc, #84]	; (2018e4 <__init_ram_areas+0x64>)
  20188e:	4a16      	ldr	r2, [pc, #88]	; (2018e8 <__init_ram_areas+0x68>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
  201890:	4281      	cmp	r1, r0
  201892:	d90d      	bls.n	2018b0 <__init_ram_areas+0x30>
  201894:	3a04      	subs	r2, #4
  201896:	4603      	mov	r3, r0
      *p = *tp;
  201898:	f852 6f04 	ldr.w	r6, [r2, #4]!
  20189c:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
  2018a0:	4299      	cmp	r1, r3
  2018a2:	d8f9      	bhi.n	201898 <__init_ram_areas+0x18>
      p++;
  2018a4:	1e4b      	subs	r3, r1, #1
  2018a6:	1a1b      	subs	r3, r3, r0
  2018a8:	f023 0303 	bic.w	r3, r3, #3
  2018ac:	3304      	adds	r3, #4
  2018ae:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
  2018b0:	4287      	cmp	r7, r0
  2018b2:	d907      	bls.n	2018c4 <__init_ram_areas+0x44>
      *p = 0;
  2018b4:	3f01      	subs	r7, #1
  2018b6:	2100      	movs	r1, #0
  2018b8:	1a3f      	subs	r7, r7, r0
  2018ba:	f027 0203 	bic.w	r2, r7, #3
  2018be:	3204      	adds	r2, #4
  2018c0:	f002 f8f0 	bl	203aa4 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
  2018c4:	42a5      	cmp	r5, r4
  2018c6:	d005      	beq.n	2018d4 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
  2018c8:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
  2018cc:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
  2018d0:	3510      	adds	r5, #16
  2018d2:	e7dd      	b.n	201890 <__init_ram_areas+0x10>
#endif
}
  2018d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2018d6:	bf00      	nop
  2018d8:	08004424 	.word	0x08004424
  2018dc:	200200cc 	.word	0x200200cc
  2018e0:	200200cc 	.word	0x200200cc
  2018e4:	200200cc 	.word	0x200200cc
  2018e8:	080048cc 	.word	0x080048cc
  2018ec:	00000000 	.word	0x00000000

002018f0 <Vector58>:
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 0, pr);
  2018f0:	4a14      	ldr	r2, [pc, #80]	; (201944 <Vector58+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  2018f2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 0, pr);
  2018f4:	6953      	ldr	r3, [r2, #20]
  2018f6:	f003 0301 	and.w	r3, r3, #1
  2018fa:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 0);
  2018fc:	b123      	cbz	r3, 201908 <Vector58+0x18>
  2018fe:	4a12      	ldr	r2, [pc, #72]	; (201948 <Vector58+0x58>)
  201900:	6813      	ldr	r3, [r2, #0]
  201902:	b10b      	cbz	r3, 201908 <Vector58+0x18>
  201904:	6850      	ldr	r0, [r2, #4]
  201906:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201908:	2320      	movs	r3, #32
  20190a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20190e:	4b0f      	ldr	r3, [pc, #60]	; (20194c <Vector58+0x5c>)
  201910:	685b      	ldr	r3, [r3, #4]
  201912:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201916:	d102      	bne.n	20191e <Vector58+0x2e>
  201918:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20191c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20191e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201922:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201926:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201928:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20192a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20192e:	4a08      	ldr	r2, [pc, #32]	; (201950 <Vector58+0x60>)
  201930:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201932:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201934:	6889      	ldr	r1, [r1, #8]
  201936:	6892      	ldr	r2, [r2, #8]
  201938:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20193a:	bf8c      	ite	hi
  20193c:	4a05      	ldrhi	r2, [pc, #20]	; (201954 <Vector58+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20193e:	4a06      	ldrls	r2, [pc, #24]	; (201958 <Vector58+0x68>)
  201940:	619a      	str	r2, [r3, #24]
  201942:	bd08      	pop	{r3, pc}
  201944:	40013c00 	.word	0x40013c00
  201948:	200008e8 	.word	0x200008e8
  20194c:	e000ed00 	.word	0xe000ed00
  201950:	2000096c 	.word	0x2000096c
  201954:	00200303 	.word	0x00200303
  201958:	00200306 	.word	0x00200306
  20195c:	00000000 	.word	0x00000000

00201960 <Vector5C>:
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 1, pr);
  201960:	4a14      	ldr	r2, [pc, #80]	; (2019b4 <Vector5C+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  201962:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 1, pr);
  201964:	6953      	ldr	r3, [r2, #20]
  201966:	f003 0302 	and.w	r3, r3, #2
  20196a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 1);
  20196c:	b123      	cbz	r3, 201978 <Vector5C+0x18>
  20196e:	4a12      	ldr	r2, [pc, #72]	; (2019b8 <Vector5C+0x58>)
  201970:	6893      	ldr	r3, [r2, #8]
  201972:	b10b      	cbz	r3, 201978 <Vector5C+0x18>
  201974:	68d0      	ldr	r0, [r2, #12]
  201976:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201978:	2320      	movs	r3, #32
  20197a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20197e:	4b0f      	ldr	r3, [pc, #60]	; (2019bc <Vector5C+0x5c>)
  201980:	685b      	ldr	r3, [r3, #4]
  201982:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201986:	d102      	bne.n	20198e <Vector5C+0x2e>
  201988:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20198c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20198e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201992:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201996:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201998:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20199a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20199e:	4a08      	ldr	r2, [pc, #32]	; (2019c0 <Vector5C+0x60>)
  2019a0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2019a2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2019a4:	6889      	ldr	r1, [r1, #8]
  2019a6:	6892      	ldr	r2, [r2, #8]
  2019a8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2019aa:	bf8c      	ite	hi
  2019ac:	4a05      	ldrhi	r2, [pc, #20]	; (2019c4 <Vector5C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2019ae:	4a06      	ldrls	r2, [pc, #24]	; (2019c8 <Vector5C+0x68>)
  2019b0:	619a      	str	r2, [r3, #24]
  2019b2:	bd08      	pop	{r3, pc}
  2019b4:	40013c00 	.word	0x40013c00
  2019b8:	200008e8 	.word	0x200008e8
  2019bc:	e000ed00 	.word	0xe000ed00
  2019c0:	2000096c 	.word	0x2000096c
  2019c4:	00200303 	.word	0x00200303
  2019c8:	00200306 	.word	0x00200306
  2019cc:	00000000 	.word	0x00000000

002019d0 <Vector60>:
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 2, pr);
  2019d0:	4a14      	ldr	r2, [pc, #80]	; (201a24 <Vector60+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  2019d2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 2, pr);
  2019d4:	6953      	ldr	r3, [r2, #20]
  2019d6:	f003 0304 	and.w	r3, r3, #4
  2019da:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 2);
  2019dc:	b123      	cbz	r3, 2019e8 <Vector60+0x18>
  2019de:	4a12      	ldr	r2, [pc, #72]	; (201a28 <Vector60+0x58>)
  2019e0:	6913      	ldr	r3, [r2, #16]
  2019e2:	b10b      	cbz	r3, 2019e8 <Vector60+0x18>
  2019e4:	6950      	ldr	r0, [r2, #20]
  2019e6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2019e8:	2320      	movs	r3, #32
  2019ea:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2019ee:	4b0f      	ldr	r3, [pc, #60]	; (201a2c <Vector60+0x5c>)
  2019f0:	685b      	ldr	r3, [r3, #4]
  2019f2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2019f6:	d102      	bne.n	2019fe <Vector60+0x2e>
  2019f8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2019fc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2019fe:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201a02:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201a06:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201a08:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201a0a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201a0e:	4a08      	ldr	r2, [pc, #32]	; (201a30 <Vector60+0x60>)
  201a10:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201a12:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201a14:	6889      	ldr	r1, [r1, #8]
  201a16:	6892      	ldr	r2, [r2, #8]
  201a18:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201a1a:	bf8c      	ite	hi
  201a1c:	4a05      	ldrhi	r2, [pc, #20]	; (201a34 <Vector60+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201a1e:	4a06      	ldrls	r2, [pc, #24]	; (201a38 <Vector60+0x68>)
  201a20:	619a      	str	r2, [r3, #24]
  201a22:	bd08      	pop	{r3, pc}
  201a24:	40013c00 	.word	0x40013c00
  201a28:	200008e8 	.word	0x200008e8
  201a2c:	e000ed00 	.word	0xe000ed00
  201a30:	2000096c 	.word	0x2000096c
  201a34:	00200303 	.word	0x00200303
  201a38:	00200306 	.word	0x00200306
  201a3c:	00000000 	.word	0x00000000

00201a40 <Vector64>:
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 3, pr);
  201a40:	4a14      	ldr	r2, [pc, #80]	; (201a94 <Vector64+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  201a42:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 3, pr);
  201a44:	6953      	ldr	r3, [r2, #20]
  201a46:	f003 0308 	and.w	r3, r3, #8
  201a4a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 3);
  201a4c:	b123      	cbz	r3, 201a58 <Vector64+0x18>
  201a4e:	4a12      	ldr	r2, [pc, #72]	; (201a98 <Vector64+0x58>)
  201a50:	6993      	ldr	r3, [r2, #24]
  201a52:	b10b      	cbz	r3, 201a58 <Vector64+0x18>
  201a54:	69d0      	ldr	r0, [r2, #28]
  201a56:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201a58:	2320      	movs	r3, #32
  201a5a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201a5e:	4b0f      	ldr	r3, [pc, #60]	; (201a9c <Vector64+0x5c>)
  201a60:	685b      	ldr	r3, [r3, #4]
  201a62:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201a66:	d102      	bne.n	201a6e <Vector64+0x2e>
  201a68:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  201a6c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201a6e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201a72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201a76:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201a78:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201a7a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201a7e:	4a08      	ldr	r2, [pc, #32]	; (201aa0 <Vector64+0x60>)
  201a80:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201a82:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201a84:	6889      	ldr	r1, [r1, #8]
  201a86:	6892      	ldr	r2, [r2, #8]
  201a88:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201a8a:	bf8c      	ite	hi
  201a8c:	4a05      	ldrhi	r2, [pc, #20]	; (201aa4 <Vector64+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201a8e:	4a06      	ldrls	r2, [pc, #24]	; (201aa8 <Vector64+0x68>)
  201a90:	619a      	str	r2, [r3, #24]
  201a92:	bd08      	pop	{r3, pc}
  201a94:	40013c00 	.word	0x40013c00
  201a98:	200008e8 	.word	0x200008e8
  201a9c:	e000ed00 	.word	0xe000ed00
  201aa0:	2000096c 	.word	0x2000096c
  201aa4:	00200303 	.word	0x00200303
  201aa8:	00200306 	.word	0x00200306
  201aac:	00000000 	.word	0x00000000

00201ab0 <Vector68>:
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 4, pr);
  201ab0:	4a14      	ldr	r2, [pc, #80]	; (201b04 <Vector68+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  201ab2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 4, pr);
  201ab4:	6953      	ldr	r3, [r2, #20]
  201ab6:	f003 0310 	and.w	r3, r3, #16
  201aba:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 4);
  201abc:	b123      	cbz	r3, 201ac8 <Vector68+0x18>
  201abe:	4a12      	ldr	r2, [pc, #72]	; (201b08 <Vector68+0x58>)
  201ac0:	6a13      	ldr	r3, [r2, #32]
  201ac2:	b10b      	cbz	r3, 201ac8 <Vector68+0x18>
  201ac4:	6a50      	ldr	r0, [r2, #36]	; 0x24
  201ac6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201ac8:	2320      	movs	r3, #32
  201aca:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201ace:	4b0f      	ldr	r3, [pc, #60]	; (201b0c <Vector68+0x5c>)
  201ad0:	685b      	ldr	r3, [r3, #4]
  201ad2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201ad6:	d102      	bne.n	201ade <Vector68+0x2e>
  201ad8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  201adc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201ade:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201ae2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201ae6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201ae8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201aea:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201aee:	4a08      	ldr	r2, [pc, #32]	; (201b10 <Vector68+0x60>)
  201af0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201af2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201af4:	6889      	ldr	r1, [r1, #8]
  201af6:	6892      	ldr	r2, [r2, #8]
  201af8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201afa:	bf8c      	ite	hi
  201afc:	4a05      	ldrhi	r2, [pc, #20]	; (201b14 <Vector68+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201afe:	4a06      	ldrls	r2, [pc, #24]	; (201b18 <Vector68+0x68>)
  201b00:	619a      	str	r2, [r3, #24]
  201b02:	bd08      	pop	{r3, pc}
  201b04:	40013c00 	.word	0x40013c00
  201b08:	200008e8 	.word	0x200008e8
  201b0c:	e000ed00 	.word	0xe000ed00
  201b10:	2000096c 	.word	0x2000096c
  201b14:	00200303 	.word	0x00200303
  201b18:	00200306 	.word	0x00200306
  201b1c:	00000000 	.word	0x00000000

00201b20 <Vector9C>:
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  201b20:	4b16      	ldr	r3, [pc, #88]	; (201b7c <Vector9C+0x5c>)
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  201b22:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  201b24:	695c      	ldr	r4, [r3, #20]
  201b26:	f404 7278 	and.w	r2, r4, #992	; 0x3e0
  201b2a:	615a      	str	r2, [r3, #20]
                        (1U << 9), pr);

  exti_serve_irq(pr, 5);
  201b2c:	06a3      	lsls	r3, r4, #26
  201b2e:	d504      	bpl.n	201b3a <Vector9C+0x1a>
  201b30:	4a13      	ldr	r2, [pc, #76]	; (201b80 <Vector9C+0x60>)
  201b32:	6a93      	ldr	r3, [r2, #40]	; 0x28
  201b34:	b10b      	cbz	r3, 201b3a <Vector9C+0x1a>
  201b36:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  201b38:	4798      	blx	r3
  exti_serve_irq(pr, 6);
  201b3a:	0660      	lsls	r0, r4, #25
  201b3c:	d504      	bpl.n	201b48 <Vector9C+0x28>
  201b3e:	4a10      	ldr	r2, [pc, #64]	; (201b80 <Vector9C+0x60>)
  201b40:	6b13      	ldr	r3, [r2, #48]	; 0x30
  201b42:	b10b      	cbz	r3, 201b48 <Vector9C+0x28>
  201b44:	6b50      	ldr	r0, [r2, #52]	; 0x34
  201b46:	4798      	blx	r3
  exti_serve_irq(pr, 7);
  201b48:	0621      	lsls	r1, r4, #24
  201b4a:	d504      	bpl.n	201b56 <Vector9C+0x36>
  201b4c:	4a0c      	ldr	r2, [pc, #48]	; (201b80 <Vector9C+0x60>)
  201b4e:	6b93      	ldr	r3, [r2, #56]	; 0x38
  201b50:	b10b      	cbz	r3, 201b56 <Vector9C+0x36>
  201b52:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
  201b54:	4798      	blx	r3
  exti_serve_irq(pr, 8);
  201b56:	05e2      	lsls	r2, r4, #23
  201b58:	d504      	bpl.n	201b64 <Vector9C+0x44>
  201b5a:	4a09      	ldr	r2, [pc, #36]	; (201b80 <Vector9C+0x60>)
  201b5c:	6c13      	ldr	r3, [r2, #64]	; 0x40
  201b5e:	b10b      	cbz	r3, 201b64 <Vector9C+0x44>
  201b60:	6c50      	ldr	r0, [r2, #68]	; 0x44
  201b62:	4798      	blx	r3
  exti_serve_irq(pr, 9);
  201b64:	05a3      	lsls	r3, r4, #22
  201b66:	d504      	bpl.n	201b72 <Vector9C+0x52>
  201b68:	4a05      	ldr	r2, [pc, #20]	; (201b80 <Vector9C+0x60>)
  201b6a:	6c93      	ldr	r3, [r2, #72]	; 0x48
  201b6c:	b10b      	cbz	r3, 201b72 <Vector9C+0x52>
  201b6e:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  201b70:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  201b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  201b76:	f7fe bc23 	b.w	2003c0 <_port_irq_epilogue>
  201b7a:	bf00      	nop
  201b7c:	40013c00 	.word	0x40013c00
  201b80:	200008e8 	.word	0x200008e8
	...

00201b90 <VectorE0>:
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  201b90:	4b19      	ldr	r3, [pc, #100]	; (201bf8 <VectorE0+0x68>)
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  201b92:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  201b94:	695c      	ldr	r4, [r3, #20]
  201b96:	f404 427c 	and.w	r2, r4, #64512	; 0xfc00
  201b9a:	615a      	str	r2, [r3, #20]
                        (1U << 14) | (1U << 15), pr);

  exti_serve_irq(pr, 10);
  201b9c:	0562      	lsls	r2, r4, #21
  201b9e:	d504      	bpl.n	201baa <VectorE0+0x1a>
  201ba0:	4a16      	ldr	r2, [pc, #88]	; (201bfc <VectorE0+0x6c>)
  201ba2:	6d13      	ldr	r3, [r2, #80]	; 0x50
  201ba4:	b10b      	cbz	r3, 201baa <VectorE0+0x1a>
  201ba6:	6d50      	ldr	r0, [r2, #84]	; 0x54
  201ba8:	4798      	blx	r3
  exti_serve_irq(pr, 11);
  201baa:	0523      	lsls	r3, r4, #20
  201bac:	d504      	bpl.n	201bb8 <VectorE0+0x28>
  201bae:	4a13      	ldr	r2, [pc, #76]	; (201bfc <VectorE0+0x6c>)
  201bb0:	6d93      	ldr	r3, [r2, #88]	; 0x58
  201bb2:	b10b      	cbz	r3, 201bb8 <VectorE0+0x28>
  201bb4:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
  201bb6:	4798      	blx	r3
  exti_serve_irq(pr, 12);
  201bb8:	04e0      	lsls	r0, r4, #19
  201bba:	d504      	bpl.n	201bc6 <VectorE0+0x36>
  201bbc:	4a0f      	ldr	r2, [pc, #60]	; (201bfc <VectorE0+0x6c>)
  201bbe:	6e13      	ldr	r3, [r2, #96]	; 0x60
  201bc0:	b10b      	cbz	r3, 201bc6 <VectorE0+0x36>
  201bc2:	6e50      	ldr	r0, [r2, #100]	; 0x64
  201bc4:	4798      	blx	r3
  exti_serve_irq(pr, 13);
  201bc6:	04a1      	lsls	r1, r4, #18
  201bc8:	d504      	bpl.n	201bd4 <VectorE0+0x44>
  201bca:	4a0c      	ldr	r2, [pc, #48]	; (201bfc <VectorE0+0x6c>)
  201bcc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  201bce:	b10b      	cbz	r3, 201bd4 <VectorE0+0x44>
  201bd0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
  201bd2:	4798      	blx	r3
  exti_serve_irq(pr, 14);
  201bd4:	0462      	lsls	r2, r4, #17
  201bd6:	d504      	bpl.n	201be2 <VectorE0+0x52>
  201bd8:	4a08      	ldr	r2, [pc, #32]	; (201bfc <VectorE0+0x6c>)
  201bda:	6f13      	ldr	r3, [r2, #112]	; 0x70
  201bdc:	b10b      	cbz	r3, 201be2 <VectorE0+0x52>
  201bde:	6f50      	ldr	r0, [r2, #116]	; 0x74
  201be0:	4798      	blx	r3
  exti_serve_irq(pr, 15);
  201be2:	0423      	lsls	r3, r4, #16
  201be4:	d504      	bpl.n	201bf0 <VectorE0+0x60>
  201be6:	4a05      	ldr	r2, [pc, #20]	; (201bfc <VectorE0+0x6c>)
  201be8:	6f93      	ldr	r3, [r2, #120]	; 0x78
  201bea:	b10b      	cbz	r3, 201bf0 <VectorE0+0x60>
  201bec:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  201bee:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  201bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  201bf4:	f7fe bbe4 	b.w	2003c0 <_port_irq_epilogue>
  201bf8:	40013c00 	.word	0x40013c00
  201bfc:	200008e8 	.word	0x200008e8

00201c00 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
  201c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  201c04:	4c7f      	ldr	r4, [pc, #508]	; (201e04 <VectorDC+0x204>)
  201c06:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
  uint32_t cr1 = u->CR1;
  201c0a:	f8d8 5000 	ldr.w	r5, [r8]
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
  201c0e:	f8d8 601c 	ldr.w	r6, [r8, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  201c12:	0731      	lsls	r1, r6, #28
  u->ICR = isr;
  201c14:	f8c8 6020 	str.w	r6, [r8, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  201c18:	f040 80ba 	bne.w	201d90 <VectorDC+0x190>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
  201c1c:	05f1      	lsls	r1, r6, #23
  201c1e:	f100 80ac 	bmi.w	201d7a <VectorDC+0x17a>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
  201c22:	06b2      	lsls	r2, r6, #26
  201c24:	d53a      	bpl.n	201c9c <VectorDC+0x9c>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201c26:	2720      	movs	r7, #32
  if (ch_queue_notempty(&tqp->queue)) {
  201c28:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 201e08 <VectorDC+0x208>
  tp->u.rdymsg = msg;
  201c2c:	f04f 0900 	mov.w	r9, #0
  201c30:	f387 8811 	msr	BASEPRI, r7
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
  201c34:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
  201c38:	f894 605c 	ldrb.w	r6, [r4, #92]	; 0x5c
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
  201c3c:	6963      	ldr	r3, [r4, #20]
  201c3e:	4016      	ands	r6, r2
  201c40:	2b00      	cmp	r3, #0
  201c42:	d072      	beq.n	201d2a <VectorDC+0x12a>
  if (!iqIsFullI(iqp)) {
  201c44:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  201c48:	429a      	cmp	r2, r3
  201c4a:	d075      	beq.n	201d38 <VectorDC+0x138>
    iqp->q_counter++;
  201c4c:	6963      	ldr	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  201c4e:	1c51      	adds	r1, r2, #1
    iqp->q_counter++;
  201c50:	3301      	adds	r3, #1
    *iqp->q_wrptr++ = b;
  201c52:	6221      	str	r1, [r4, #32]
    iqp->q_counter++;
  201c54:	6163      	str	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  201c56:	7016      	strb	r6, [r2, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
  201c58:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
  201c5c:	429a      	cmp	r2, r3
  201c5e:	d301      	bcc.n	201c64 <VectorDC+0x64>
      iqp->q_wrptr = iqp->q_buffer;
  201c60:	69a3      	ldr	r3, [r4, #24]
  201c62:	6223      	str	r3, [r4, #32]
  return (bool)(qp->next != qp);
  201c64:	68e1      	ldr	r1, [r4, #12]
  201c66:	4551      	cmp	r1, sl
  201c68:	d012      	beq.n	201c90 <VectorDC+0x90>
  qp->next       = p->next;
  201c6a:	680a      	ldr	r2, [r1, #0]
  } while (pqp->prio >= p->prio);
  201c6c:	4b67      	ldr	r3, [pc, #412]	; (201e0c <VectorDC+0x20c>)
  201c6e:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  201c70:	60e2      	str	r2, [r4, #12]
  qp->next->prev = qp;
  201c72:	f8c2 a004 	str.w	sl, [r2, #4]
  201c76:	f8c1 9024 	str.w	r9, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  201c7a:	f881 9020 	strb.w	r9, [r1, #32]
    pqp = pqp->next;
  201c7e:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201c80:	689a      	ldr	r2, [r3, #8]
  201c82:	4282      	cmp	r2, r0
  201c84:	d2fb      	bcs.n	201c7e <VectorDC+0x7e>
  p->prev       = pqp->prev;
  201c86:	685a      	ldr	r2, [r3, #4]
  201c88:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  201c8c:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  201c8e:	6059      	str	r1, [r3, #4]
  201c90:	f389 8811 	msr	BASEPRI, r9
    osalSysUnlockFromISR();

    isr = u->ISR;
  201c94:	f8d8 601c 	ldr.w	r6, [r8, #28]
  while (isr & USART_ISR_RXNE) {
  201c98:	06b3      	lsls	r3, r6, #26
  201c9a:	d4c9      	bmi.n	201c30 <VectorDC+0x30>
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
  201c9c:	062f      	lsls	r7, r5, #24
  201c9e:	d534      	bpl.n	201d0a <VectorDC+0x10a>
    while (isr & USART_ISR_TXE) {
  201ca0:	0630      	lsls	r0, r6, #24
  201ca2:	d532      	bpl.n	201d0a <VectorDC+0x10a>
  201ca4:	f04f 0e20 	mov.w	lr, #32
  201ca8:	f8df c164 	ldr.w	ip, [pc, #356]	; 201e10 <VectorDC+0x210>
  201cac:	2700      	movs	r7, #0
  201cae:	f38e 8811 	msr	BASEPRI, lr
  if (!oqIsEmptyI(oqp)) {
  201cb2:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  201cb6:	429a      	cmp	r2, r3
  201cb8:	d051      	beq.n	201d5e <VectorDC+0x15e>
    oqp->q_counter++;
  201cba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  201cbc:	1c58      	adds	r0, r3, #1
    if (oqp->q_rdptr >= oqp->q_top) {
  201cbe:	6c22      	ldr	r2, [r4, #64]	; 0x40
    oqp->q_counter++;
  201cc0:	3101      	adds	r1, #1
    b = *oqp->q_rdptr++;
  201cc2:	64a0      	str	r0, [r4, #72]	; 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
  201cc4:	4290      	cmp	r0, r2
    oqp->q_counter++;
  201cc6:	63a1      	str	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  201cc8:	781e      	ldrb	r6, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
  201cca:	d301      	bcc.n	201cd0 <VectorDC+0xd0>
      oqp->q_rdptr = oqp->q_buffer;
  201ccc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  201cce:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(qp->next != qp);
  201cd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  201cd2:	4561      	cmp	r1, ip
  201cd4:	d011      	beq.n	201cfa <VectorDC+0xfa>
  qp->next       = p->next;
  201cd6:	680b      	ldr	r3, [r1, #0]
  } while (pqp->prio >= p->prio);
  201cd8:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  201cda:	6323      	str	r3, [r4, #48]	; 0x30
  qp->next->prev = qp;
  201cdc:	f8c3 c004 	str.w	ip, [r3, #4]
  } while (pqp->prio >= p->prio);
  201ce0:	4b4a      	ldr	r3, [pc, #296]	; (201e0c <VectorDC+0x20c>)
  201ce2:	624f      	str	r7, [r1, #36]	; 0x24
  201ce4:	f881 7020 	strb.w	r7, [r1, #32]
    pqp = pqp->next;
  201ce8:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201cea:	689a      	ldr	r2, [r3, #8]
  201cec:	4282      	cmp	r2, r0
  201cee:	d2fb      	bcs.n	201ce8 <VectorDC+0xe8>
  p->prev       = pqp->prev;
  201cf0:	685a      	ldr	r2, [r3, #4]
  201cf2:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  201cf6:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  201cf8:	6059      	str	r1, [r3, #4]
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
  201cfa:	f8c8 6028 	str.w	r6, [r8, #40]	; 0x28
  201cfe:	f387 8811 	msr	BASEPRI, r7
      osalSysUnlockFromISR();

      isr = u->ISR;
  201d02:	f8d8 601c 	ldr.w	r6, [r8, #28]
    while (isr & USART_ISR_TXE) {
  201d06:	0633      	lsls	r3, r6, #24
  201d08:	d4d1      	bmi.n	201cae <VectorDC+0xae>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
  201d0a:	0669      	lsls	r1, r5, #25
  201d0c:	d501      	bpl.n	201d12 <VectorDC+0x112>
  201d0e:	0672      	lsls	r2, r6, #25
  201d10:	d41a      	bmi.n	201d48 <VectorDC+0x148>
  201d12:	2320      	movs	r3, #32
  201d14:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201d18:	4b3e      	ldr	r3, [pc, #248]	; (201e14 <VectorDC+0x214>)
  201d1a:	685b      	ldr	r3, [r3, #4]
  201d1c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201d20:	d150      	bne.n	201dc4 <VectorDC+0x1c4>
  201d22:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
  201d2a:	2004      	movs	r0, #4
  201d2c:	f7fe ffd8 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
  if (!iqIsFullI(iqp)) {
  201d30:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  201d34:	429a      	cmp	r2, r3
  201d36:	d189      	bne.n	201c4c <VectorDC+0x4c>
  201d38:	6963      	ldr	r3, [r4, #20]
  201d3a:	2b00      	cmp	r3, #0
  201d3c:	d086      	beq.n	201c4c <VectorDC+0x4c>
  201d3e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  201d42:	f7fe ffcd 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
}
  201d46:	e7a3      	b.n	201c90 <VectorDC+0x90>
  201d48:	2320      	movs	r3, #32
  201d4a:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
  201d4e:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  201d52:	429a      	cmp	r2, r3
  201d54:	d04a      	beq.n	201dec <VectorDC+0x1ec>
  201d56:	2300      	movs	r3, #0
  201d58:	f383 8811 	msr	BASEPRI, r3
}
  201d5c:	e7d9      	b.n	201d12 <VectorDC+0x112>
  if (!oqIsEmptyI(oqp)) {
  201d5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  201d60:	2a00      	cmp	r2, #0
  201d62:	d0aa      	beq.n	201cba <VectorDC+0xba>
  chEvtBroadcastFlagsI(esp, flags);
  201d64:	2008      	movs	r0, #8
  201d66:	f7fe ffbb 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
  201d6a:	f025 0380 	bic.w	r3, r5, #128	; 0x80
  201d6e:	f8c8 3000 	str.w	r3, [r8]
  201d72:	2300      	movs	r3, #0
  201d74:	f383 8811 	msr	BASEPRI, r3
}
  201d78:	e7c7      	b.n	201d0a <VectorDC+0x10a>
  201d7a:	2320      	movs	r3, #32
  201d7c:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  201d80:	f44f 7000 	mov.w	r0, #512	; 0x200
  201d84:	f7fe ffac 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
  201d88:	2300      	movs	r3, #0
  201d8a:	f383 8811 	msr	BASEPRI, r3
}
  201d8e:	e748      	b.n	201c22 <VectorDC+0x22>
    sts |= SD_OVERRUN_ERROR;
  201d90:	f016 0008 	ands.w	r0, r6, #8
  201d94:	bf18      	it	ne
  201d96:	2080      	movne	r0, #128	; 0x80
  if (isr & USART_ISR_PE)
  201d98:	07f2      	lsls	r2, r6, #31
    sts |= SD_PARITY_ERROR;
  201d9a:	bf48      	it	mi
  201d9c:	f040 0020 	orrmi.w	r0, r0, #32
  if (isr & USART_ISR_FE)
  201da0:	07b3      	lsls	r3, r6, #30
  201da2:	f04f 0320 	mov.w	r3, #32
    sts |= SD_FRAMING_ERROR;
  201da6:	bf48      	it	mi
  201da8:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
  if (isr & USART_ISR_NE)
  201dac:	0777      	lsls	r7, r6, #29
    sts |= SD_NOISE_ERROR;
  201dae:	bf48      	it	mi
  201db0:	f440 7080 	orrmi.w	r0, r0, #256	; 0x100
  201db4:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  201db8:	f7fe ff92 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
  201dbc:	2300      	movs	r3, #0
  201dbe:	f383 8811 	msr	BASEPRI, r3
}
  201dc2:	e72b      	b.n	201c1c <VectorDC+0x1c>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201dc4:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201dc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201dcc:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201dce:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201dd0:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201dd4:	4a0d      	ldr	r2, [pc, #52]	; (201e0c <VectorDC+0x20c>)
  201dd6:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201dd8:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201dda:	6889      	ldr	r1, [r1, #8]
  201ddc:	6892      	ldr	r2, [r2, #8]
  201dde:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201de0:	bf8c      	ite	hi
  201de2:	4a0d      	ldrhi	r2, [pc, #52]	; (201e18 <VectorDC+0x218>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201de4:	4a0d      	ldrls	r2, [pc, #52]	; (201e1c <VectorDC+0x21c>)
  201de6:	619a      	str	r2, [r3, #24]
  201de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (oqIsEmptyI(&sdp->oqueue)) {
  201dec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  201dee:	2b00      	cmp	r3, #0
  201df0:	d0b1      	beq.n	201d56 <VectorDC+0x156>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
  201df2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  201df6:	2010      	movs	r0, #16
  201df8:	f7fe ff72 	bl	200ce0 <chEvtBroadcastFlagsI.constprop.0>
  201dfc:	f8c8 5000 	str.w	r5, [r8]
  201e00:	e7a9      	b.n	201d56 <VectorDC+0x156>
  201e02:	bf00      	nop
  201e04:	20000858 	.word	0x20000858
  201e08:	20000864 	.word	0x20000864
  201e0c:	2000096c 	.word	0x2000096c
  201e10:	20000888 	.word	0x20000888
  201e14:	e000ed00 	.word	0xe000ed00
  201e18:	00200303 	.word	0x00200303
  201e1c:	00200306 	.word	0x00200306

00201e20 <VectorA0>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201e20:	2320      	movs	r3, #32
  201e22:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201e26:	4b0d      	ldr	r3, [pc, #52]	; (201e5c <VectorA0+0x3c>)
  201e28:	685b      	ldr	r3, [r3, #4]
  201e2a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201e2e:	d102      	bne.n	201e36 <VectorA0+0x16>
  201e30:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201e34:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201e36:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201e3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201e3e:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201e40:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201e42:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201e46:	4a06      	ldr	r2, [pc, #24]	; (201e60 <VectorA0+0x40>)
  201e48:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201e4a:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201e4c:	6889      	ldr	r1, [r1, #8]
  201e4e:	6892      	ldr	r2, [r2, #8]
  201e50:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201e52:	bf8c      	ite	hi
  201e54:	4a03      	ldrhi	r2, [pc, #12]	; (201e64 <VectorA0+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201e56:	4a04      	ldrls	r2, [pc, #16]	; (201e68 <VectorA0+0x48>)
  201e58:	619a      	str	r2, [r3, #24]
  201e5a:	4770      	bx	lr
  201e5c:	e000ed00 	.word	0xe000ed00
  201e60:	2000096c 	.word	0x2000096c
  201e64:	00200303 	.word	0x00200303
  201e68:	00200306 	.word	0x00200306
  201e6c:	00000000 	.word	0x00000000

00201e70 <VectorA4>:
/**
 * @brief   TIM1-UP, TIM10 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_TIM10_HANDLER) {
  201e70:	b508      	push	{r3, lr}
  icu_lld_serve_interrupt(&ICUD10);
#endif
#endif
#if HAL_USE_PWM
#if STM32_PWM_USE_TIM1
  pwm_lld_serve_interrupt(&PWMD1);
  201e72:	f7fe fefd 	bl	200c70 <pwm_lld_serve_interrupt.constprop.0>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201e76:	2320      	movs	r3, #32
  201e78:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201e7c:	4b0d      	ldr	r3, [pc, #52]	; (201eb4 <VectorA4+0x44>)
  201e7e:	685b      	ldr	r3, [r3, #4]
  201e80:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201e84:	d102      	bne.n	201e8c <VectorA4+0x1c>
  201e86:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201e8a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  201e8c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  201e90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  201e94:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  201e96:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  201e98:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  201e9c:	4a06      	ldr	r2, [pc, #24]	; (201eb8 <VectorA4+0x48>)
  201e9e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  201ea0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  201ea2:	6889      	ldr	r1, [r1, #8]
  201ea4:	6892      	ldr	r2, [r2, #8]
  201ea6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  201ea8:	bf8c      	ite	hi
  201eaa:	4a04      	ldrhi	r2, [pc, #16]	; (201ebc <VectorA4+0x4c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  201eac:	4a04      	ldrls	r2, [pc, #16]	; (201ec0 <VectorA4+0x50>)
  201eae:	619a      	str	r2, [r3, #24]
  201eb0:	bd08      	pop	{r3, pc}
  201eb2:	bf00      	nop
  201eb4:	e000ed00 	.word	0xe000ed00
  201eb8:	2000096c 	.word	0x2000096c
  201ebc:	00200303 	.word	0x00200303
  201ec0:	00200306 	.word	0x00200306
	...

00201ed0 <VectorA8>:
  201ed0:	2320      	movs	r3, #32
  201ed2:	f383 8811 	msr	BASEPRI, r3
  201ed6:	4b0d      	ldr	r3, [pc, #52]	; (201f0c <VectorA8+0x3c>)
  201ed8:	685b      	ldr	r3, [r3, #4]
  201eda:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201ede:	d102      	bne.n	201ee6 <VectorA8+0x16>
  201ee0:	f383 8811 	msr	BASEPRI, r3
  201ee4:	4770      	bx	lr
  201ee6:	f3ef 8309 	mrs	r3, PSP
  201eea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  201eee:	3b20      	subs	r3, #32
  201ef0:	61da      	str	r2, [r3, #28]
  201ef2:	f383 8809 	msr	PSP, r3
  201ef6:	4a06      	ldr	r2, [pc, #24]	; (201f10 <VectorA8+0x40>)
  201ef8:	6811      	ldr	r1, [r2, #0]
  201efa:	6992      	ldr	r2, [r2, #24]
  201efc:	6889      	ldr	r1, [r1, #8]
  201efe:	6892      	ldr	r2, [r2, #8]
  201f00:	4291      	cmp	r1, r2
  201f02:	bf8c      	ite	hi
  201f04:	4a03      	ldrhi	r2, [pc, #12]	; (201f14 <VectorA8+0x44>)
  201f06:	4a04      	ldrls	r2, [pc, #16]	; (201f18 <VectorA8+0x48>)
  201f08:	619a      	str	r2, [r3, #24]
  201f0a:	4770      	bx	lr
  201f0c:	e000ed00 	.word	0xe000ed00
  201f10:	2000096c 	.word	0x2000096c
  201f14:	00200303 	.word	0x00200303
  201f18:	00200306 	.word	0x00200306
  201f1c:	00000000 	.word	0x00000000

00201f20 <VectorAC>:
  201f20:	b508      	push	{r3, lr}
  201f22:	f7fe fea5 	bl	200c70 <pwm_lld_serve_interrupt.constprop.0>
  201f26:	2320      	movs	r3, #32
  201f28:	f383 8811 	msr	BASEPRI, r3
  201f2c:	4b0d      	ldr	r3, [pc, #52]	; (201f64 <VectorAC+0x44>)
  201f2e:	685b      	ldr	r3, [r3, #4]
  201f30:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201f34:	d102      	bne.n	201f3c <VectorAC+0x1c>
  201f36:	f383 8811 	msr	BASEPRI, r3
  201f3a:	bd08      	pop	{r3, pc}
  201f3c:	f3ef 8309 	mrs	r3, PSP
  201f40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  201f44:	3b20      	subs	r3, #32
  201f46:	61da      	str	r2, [r3, #28]
  201f48:	f383 8809 	msr	PSP, r3
  201f4c:	4a06      	ldr	r2, [pc, #24]	; (201f68 <VectorAC+0x48>)
  201f4e:	6811      	ldr	r1, [r2, #0]
  201f50:	6992      	ldr	r2, [r2, #24]
  201f52:	6889      	ldr	r1, [r1, #8]
  201f54:	6892      	ldr	r2, [r2, #8]
  201f56:	4291      	cmp	r1, r2
  201f58:	bf8c      	ite	hi
  201f5a:	4a04      	ldrhi	r2, [pc, #16]	; (201f6c <VectorAC+0x4c>)
  201f5c:	4a04      	ldrls	r2, [pc, #16]	; (201f70 <VectorAC+0x50>)
  201f5e:	619a      	str	r2, [r3, #24]
  201f60:	bd08      	pop	{r3, pc}
  201f62:	bf00      	nop
  201f64:	e000ed00 	.word	0xe000ed00
  201f68:	2000096c 	.word	0x2000096c
  201f6c:	00200303 	.word	0x00200303
  201f70:	00200306 	.word	0x00200306
	...

00201f80 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
  201f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
  201f84:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  201f88:	6933      	ldr	r3, [r6, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
  201f8a:	68f2      	ldr	r2, [r6, #12]
  201f8c:	4013      	ands	r3, r2
  201f8e:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
  201f90:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
  201f92:	ea6f 0202 	mvn.w	r2, r2
  201f96:	6132      	str	r2, [r6, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
  201f98:	d40b      	bmi.n	201fb2 <VectorB0+0x32>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  201f9a:	2320      	movs	r3, #32
  201f9c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201fa0:	4b2f      	ldr	r3, [pc, #188]	; (202060 <VectorB0+0xe0>)
  201fa2:	685b      	ldr	r3, [r3, #4]
  201fa4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  201fa8:	d146      	bne.n	202038 <VectorB0+0xb8>
  201faa:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  201fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  201fb2:	2320      	movs	r3, #32
  201fb4:	f383 8811 	msr	BASEPRI, r3
  delta_list_t *dlp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  dlp = vtlp->dlist.next;
  201fb8:	4c2a      	ldr	r4, [pc, #168]	; (202064 <VectorB0+0xe4>)
  return (systime_t)STM32_ST_TIM->CNT;
  201fba:	6a70      	ldr	r0, [r6, #36]	; 0x24
  201fbc:	69e3      	ldr	r3, [r4, #28]
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  201fbe:	f104 091c 	add.w	r9, r4, #28
  201fc2:	6aa2      	ldr	r2, [r4, #40]	; 0x28

    /* The list scan is limited by the timers header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < dlp->delta) {
  201fc4:	6899      	ldr	r1, [r3, #8]
  return (sysinterval_t)((systime_t)(end - start));
  201fc6:	1a87      	subs	r7, r0, r2
  201fc8:	42b9      	cmp	r1, r7
  201fca:	d823      	bhi.n	202014 <VectorB0+0x94>
      vtlp->dlist.next = dlp->next;

      /* Calling the associated function and then marking the timer as
         non active.*/
      fn = vtp->func;
      vtp->func = NULL;
  201fcc:	f04f 0800 	mov.w	r8, #0
  201fd0:	2520      	movs	r5, #32
  201fd2:	e00a      	b.n	201fea <VectorB0+0x6a>
  201fd4:	f388 8811 	msr	BASEPRI, r8
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
  201fd8:	6918      	ldr	r0, [r3, #16]
  201fda:	47d0      	blx	sl
  201fdc:	f385 8811 	msr	BASEPRI, r5
      chSysLockFromISR();

      /* Next element in the list.*/
      dlp = vtlp->dlist.next;
  201fe0:	69e3      	ldr	r3, [r4, #28]
    }
    while (dlp->delta <= nowdelta);
  201fe2:	6899      	ldr	r1, [r3, #8]
  201fe4:	428f      	cmp	r7, r1
  201fe6:	d310      	bcc.n	20200a <VectorB0+0x8a>
      vtlp->lasttime += dlp->delta;
  201fe8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  201fea:	6818      	ldr	r0, [r3, #0]
      vtlp->lasttime += dlp->delta;
  201fec:	440a      	add	r2, r1
      fn = vtp->func;
  201fee:	f8d3 a00c 	ldr.w	sl, [r3, #12]
      nowdelta -= dlp->delta;
  201ff2:	1a7f      	subs	r7, r7, r1
      if (is_vtlist_empty(&vtlp->dlist)) {
  201ff4:	4548      	cmp	r0, r9
      vtlp->lasttime += dlp->delta;
  201ff6:	62a2      	str	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  201ff8:	f8c0 9004 	str.w	r9, [r0, #4]
      vtlp->dlist.next = dlp->next;
  201ffc:	61e0      	str	r0, [r4, #28]
      vtp->func = NULL;
  201ffe:	f8c3 800c 	str.w	r8, [r3, #12]
      if (is_vtlist_empty(&vtlp->dlist)) {
  202002:	d1e7      	bne.n	201fd4 <VectorB0+0x54>
  STM32_ST_TIM->DIER = 0U;
  202004:	f8c6 800c 	str.w	r8, [r6, #12]
}
  202008:	e7e4      	b.n	201fd4 <VectorB0+0x54>
  return (systime_t)STM32_ST_TIM->CNT;
  20200a:	6a70      	ldr	r0, [r6, #36]	; 0x24
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  20200c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  20200e:	1a87      	subs	r7, r0, r2
    if (nowdelta < dlp->delta) {
  202010:	428f      	cmp	r7, r1
  202012:	d2dd      	bcs.n	201fd0 <VectorB0+0x50>
  }

  /* If the list is empty, nothing else to do.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  202014:	454b      	cmp	r3, r9
  202016:	d00b      	beq.n	202030 <VectorB0+0xb0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtlp->dlist.next->delta -= nowdelta;
  202018:	6899      	ldr	r1, [r3, #8]
  vtlp->lasttime += nowdelta;
  20201a:	62a0      	str	r0, [r4, #40]	; 0x28
  vtlp->dlist.next->delta -= nowdelta;
  20201c:	1a09      	subs	r1, r1, r0
  20201e:	440a      	add	r2, r1
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  202020:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  return systime + (systime_t)interval;
  202024:	2a02      	cmp	r2, #2
  202026:	bf2c      	ite	cs
  202028:	1880      	addcs	r0, r0, r2
  20202a:	3002      	addcc	r0, #2
  20202c:	609a      	str	r2, [r3, #8]
  20202e:	6348      	str	r0, [r1, #52]	; 0x34
  202030:	2300      	movs	r3, #0
  202032:	f383 8811 	msr	BASEPRI, r3
}
  202036:	e7b0      	b.n	201f9a <VectorB0+0x1a>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202038:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  20203c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202040:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202042:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202044:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202048:	4a06      	ldr	r2, [pc, #24]	; (202064 <VectorB0+0xe4>)
  20204a:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  20204c:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  20204e:	6889      	ldr	r1, [r1, #8]
  202050:	6892      	ldr	r2, [r2, #8]
  202052:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202054:	bf8c      	ite	hi
  202056:	4a04      	ldrhi	r2, [pc, #16]	; (202068 <VectorB0+0xe8>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202058:	4a04      	ldrls	r2, [pc, #16]	; (20206c <VectorB0+0xec>)
  20205a:	619a      	str	r2, [r3, #24]
  20205c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  202060:	e000ed00 	.word	0xe000ed00
  202064:	2000096c 	.word	0x2000096c
  202068:	00200303 	.word	0x00200303
  20206c:	00200306 	.word	0x00200306

00202070 <VectorB4>:
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
  202070:	481f      	ldr	r0, [pc, #124]	; (2020f0 <VectorB4+0x80>)
  202072:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
  202074:	b508      	push	{r3, lr}
  202076:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  202078:	68d1      	ldr	r1, [r2, #12]
  20207a:	400b      	ands	r3, r1
  20207c:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  20207e:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  202080:	ea6f 0101 	mvn.w	r1, r1
  202084:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  202086:	d507      	bpl.n	202098 <VectorB4+0x28>
    _gpt_isr_invoke_cb(gptp);
  202088:	7803      	ldrb	r3, [r0, #0]
  20208a:	2b04      	cmp	r3, #4
  20208c:	d022      	beq.n	2020d4 <VectorB4+0x64>
  20208e:	6843      	ldr	r3, [r0, #4]
  202090:	685b      	ldr	r3, [r3, #4]
  202092:	b10b      	cbz	r3, 202098 <VectorB4+0x28>
  202094:	4816      	ldr	r0, [pc, #88]	; (2020f0 <VectorB4+0x80>)
  202096:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202098:	2320      	movs	r3, #32
  20209a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20209e:	4b15      	ldr	r3, [pc, #84]	; (2020f4 <VectorB4+0x84>)
  2020a0:	685b      	ldr	r3, [r3, #4]
  2020a2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2020a6:	d102      	bne.n	2020ae <VectorB4+0x3e>
  2020a8:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  2020ac:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2020ae:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2020b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2020b6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2020b8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2020ba:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2020be:	4a0e      	ldr	r2, [pc, #56]	; (2020f8 <VectorB4+0x88>)
  2020c0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2020c2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2020c4:	6889      	ldr	r1, [r1, #8]
  2020c6:	6892      	ldr	r2, [r2, #8]
  2020c8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2020ca:	bf8c      	ite	hi
  2020cc:	4a0b      	ldrhi	r2, [pc, #44]	; (2020fc <VectorB4+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2020ce:	4a0c      	ldrls	r2, [pc, #48]	; (202100 <VectorB4+0x90>)
  2020d0:	619a      	str	r2, [r3, #24]
  2020d2:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2020d4:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  2020d6:	2102      	movs	r1, #2
  2020d8:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2020da:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2020dc:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2020de:	68d3      	ldr	r3, [r2, #12]
  2020e0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  2020e4:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  2020e6:	6843      	ldr	r3, [r0, #4]
  2020e8:	685b      	ldr	r3, [r3, #4]
  2020ea:	2b00      	cmp	r3, #0
  2020ec:	d1d2      	bne.n	202094 <VectorB4+0x24>
  2020ee:	e7d3      	b.n	202098 <VectorB4+0x28>
  2020f0:	20000800 	.word	0x20000800
  2020f4:	e000ed00 	.word	0xe000ed00
  2020f8:	2000096c 	.word	0x2000096c
  2020fc:	00200303 	.word	0x00200303
  202100:	00200306 	.word	0x00200306
	...

00202110 <VectorB8>:
  sr  = gptp->tim->SR;
  202110:	481f      	ldr	r0, [pc, #124]	; (202190 <VectorB8+0x80>)
  202112:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
  202114:	b508      	push	{r3, lr}
  202116:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  202118:	68d1      	ldr	r1, [r2, #12]
  20211a:	400b      	ands	r3, r1
  20211c:	b2d9      	uxtb	r1, r3
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  20211e:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  202120:	ea6f 0101 	mvn.w	r1, r1
  202124:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  202126:	d507      	bpl.n	202138 <VectorB8+0x28>
    _gpt_isr_invoke_cb(gptp);
  202128:	7803      	ldrb	r3, [r0, #0]
  20212a:	2b04      	cmp	r3, #4
  20212c:	d022      	beq.n	202174 <VectorB8+0x64>
  20212e:	6843      	ldr	r3, [r0, #4]
  202130:	685b      	ldr	r3, [r3, #4]
  202132:	b10b      	cbz	r3, 202138 <VectorB8+0x28>
  202134:	4816      	ldr	r0, [pc, #88]	; (202190 <VectorB8+0x80>)
  202136:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202138:	2320      	movs	r3, #32
  20213a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20213e:	4b15      	ldr	r3, [pc, #84]	; (202194 <VectorB8+0x84>)
  202140:	685b      	ldr	r3, [r3, #4]
  202142:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202146:	d102      	bne.n	20214e <VectorB8+0x3e>
  202148:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  20214c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20214e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202152:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202156:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202158:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20215a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20215e:	4a0e      	ldr	r2, [pc, #56]	; (202198 <VectorB8+0x88>)
  202160:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202162:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202164:	6889      	ldr	r1, [r1, #8]
  202166:	6892      	ldr	r2, [r2, #8]
  202168:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20216a:	bf8c      	ite	hi
  20216c:	4a0b      	ldrhi	r2, [pc, #44]	; (20219c <VectorB8+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20216e:	4a0c      	ldrls	r2, [pc, #48]	; (2021a0 <VectorB8+0x90>)
  202170:	619a      	str	r2, [r3, #24]
  202172:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  202174:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  202176:	2102      	movs	r1, #2
  202178:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20217a:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  20217c:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20217e:	68d3      	ldr	r3, [r2, #12]
  202180:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  202184:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  202186:	6843      	ldr	r3, [r0, #4]
  202188:	685b      	ldr	r3, [r3, #4]
  20218a:	2b00      	cmp	r3, #0
  20218c:	d1d2      	bne.n	202134 <VectorB8+0x24>
  20218e:	e7d3      	b.n	202138 <VectorB8+0x28>
  202190:	20000810 	.word	0x20000810
  202194:	e000ed00 	.word	0xe000ed00
  202198:	2000096c 	.word	0x2000096c
  20219c:	00200303 	.word	0x00200303
  2021a0:	00200306 	.word	0x00200306
	...

002021b0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  2021b0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2021b2:	4b14      	ldr	r3, [pc, #80]	; (202204 <Vector6C+0x54>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
  2021b4:	4814      	ldr	r0, [pc, #80]	; (202208 <Vector6C+0x58>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2021b6:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
  2021b8:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2021ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
  2021be:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
  2021c0:	b10a      	cbz	r2, 2021c6 <Vector6C+0x16>
    dma.streams[0].func(dma.streams[0].param, flags);
  2021c2:	6880      	ldr	r0, [r0, #8]
  2021c4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2021c6:	2320      	movs	r3, #32
  2021c8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2021cc:	4b0f      	ldr	r3, [pc, #60]	; (20220c <Vector6C+0x5c>)
  2021ce:	685b      	ldr	r3, [r3, #4]
  2021d0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2021d4:	d102      	bne.n	2021dc <Vector6C+0x2c>
  2021d6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2021da:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2021dc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2021e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2021e4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2021e6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2021e8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2021ec:	4a08      	ldr	r2, [pc, #32]	; (202210 <Vector6C+0x60>)
  2021ee:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2021f0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2021f2:	6889      	ldr	r1, [r1, #8]
  2021f4:	6892      	ldr	r2, [r2, #8]
  2021f6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2021f8:	bf8c      	ite	hi
  2021fa:	4a06      	ldrhi	r2, [pc, #24]	; (202214 <Vector6C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2021fc:	4a06      	ldrls	r2, [pc, #24]	; (202218 <Vector6C+0x68>)
  2021fe:	619a      	str	r2, [r3, #24]
  202200:	bd08      	pop	{r3, pc}
  202202:	bf00      	nop
  202204:	40026000 	.word	0x40026000
  202208:	20000b30 	.word	0x20000b30
  20220c:	e000ed00 	.word	0xe000ed00
  202210:	2000096c 	.word	0x2000096c
  202214:	00200303 	.word	0x00200303
  202218:	00200306 	.word	0x00200306
  20221c:	00000000 	.word	0x00000000

00202220 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202220:	4b15      	ldr	r3, [pc, #84]	; (202278 <Vector70+0x58>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
  202222:	4816      	ldr	r0, [pc, #88]	; (20227c <Vector70+0x5c>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202224:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
  202226:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202228:	0989      	lsrs	r1, r1, #6
  20222a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  20222e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
  202230:	018c      	lsls	r4, r1, #6
  202232:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
  202234:	b10a      	cbz	r2, 20223a <Vector70+0x1a>
    dma.streams[1].func(dma.streams[1].param, flags);
  202236:	6900      	ldr	r0, [r0, #16]
  202238:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20223a:	2320      	movs	r3, #32
  20223c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202240:	4b0f      	ldr	r3, [pc, #60]	; (202280 <Vector70+0x60>)
  202242:	685b      	ldr	r3, [r3, #4]
  202244:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202248:	d102      	bne.n	202250 <Vector70+0x30>
  20224a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20224e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202250:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202254:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202258:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20225a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20225c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202260:	4a08      	ldr	r2, [pc, #32]	; (202284 <Vector70+0x64>)
  202262:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202264:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202266:	6889      	ldr	r1, [r1, #8]
  202268:	6892      	ldr	r2, [r2, #8]
  20226a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20226c:	bf8c      	ite	hi
  20226e:	4a06      	ldrhi	r2, [pc, #24]	; (202288 <Vector70+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202270:	4a06      	ldrls	r2, [pc, #24]	; (20228c <Vector70+0x6c>)
  202272:	619a      	str	r2, [r3, #24]
  202274:	bd10      	pop	{r4, pc}
  202276:	bf00      	nop
  202278:	40026000 	.word	0x40026000
  20227c:	20000b30 	.word	0x20000b30
  202280:	e000ed00 	.word	0xe000ed00
  202284:	2000096c 	.word	0x2000096c
  202288:	00200303 	.word	0x00200303
  20228c:	00200306 	.word	0x00200306

00202290 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202290:	4b15      	ldr	r3, [pc, #84]	; (2022e8 <Vector74+0x58>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
  202292:	4816      	ldr	r0, [pc, #88]	; (2022ec <Vector74+0x5c>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202294:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
  202296:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202298:	0c09      	lsrs	r1, r1, #16
  20229a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  20229e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
  2022a0:	040c      	lsls	r4, r1, #16
  2022a2:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
  2022a4:	b10a      	cbz	r2, 2022aa <Vector74+0x1a>
    dma.streams[2].func(dma.streams[2].param, flags);
  2022a6:	6980      	ldr	r0, [r0, #24]
  2022a8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2022aa:	2320      	movs	r3, #32
  2022ac:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2022b0:	4b0f      	ldr	r3, [pc, #60]	; (2022f0 <Vector74+0x60>)
  2022b2:	685b      	ldr	r3, [r3, #4]
  2022b4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2022b8:	d102      	bne.n	2022c0 <Vector74+0x30>
  2022ba:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2022be:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2022c0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2022c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2022c8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2022ca:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2022cc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2022d0:	4a08      	ldr	r2, [pc, #32]	; (2022f4 <Vector74+0x64>)
  2022d2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2022d4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2022d6:	6889      	ldr	r1, [r1, #8]
  2022d8:	6892      	ldr	r2, [r2, #8]
  2022da:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2022dc:	bf8c      	ite	hi
  2022de:	4a06      	ldrhi	r2, [pc, #24]	; (2022f8 <Vector74+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2022e0:	4a06      	ldrls	r2, [pc, #24]	; (2022fc <Vector74+0x6c>)
  2022e2:	619a      	str	r2, [r3, #24]
  2022e4:	bd10      	pop	{r4, pc}
  2022e6:	bf00      	nop
  2022e8:	40026000 	.word	0x40026000
  2022ec:	20000b30 	.word	0x20000b30
  2022f0:	e000ed00 	.word	0xe000ed00
  2022f4:	2000096c 	.word	0x2000096c
  2022f8:	00200303 	.word	0x00200303
  2022fc:	00200306 	.word	0x00200306

00202300 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202300:	4b15      	ldr	r3, [pc, #84]	; (202358 <Vector78+0x58>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
  202302:	4816      	ldr	r0, [pc, #88]	; (20235c <Vector78+0x5c>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202304:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
  202306:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202308:	0d89      	lsrs	r1, r1, #22
  20230a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  20230e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
  202310:	058c      	lsls	r4, r1, #22
  202312:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
  202314:	b10a      	cbz	r2, 20231a <Vector78+0x1a>
    dma.streams[3].func(dma.streams[3].param, flags);
  202316:	6a00      	ldr	r0, [r0, #32]
  202318:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20231a:	2320      	movs	r3, #32
  20231c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202320:	4b0f      	ldr	r3, [pc, #60]	; (202360 <Vector78+0x60>)
  202322:	685b      	ldr	r3, [r3, #4]
  202324:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202328:	d102      	bne.n	202330 <Vector78+0x30>
  20232a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20232e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202330:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202334:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202338:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20233a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20233c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202340:	4a08      	ldr	r2, [pc, #32]	; (202364 <Vector78+0x64>)
  202342:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202344:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202346:	6889      	ldr	r1, [r1, #8]
  202348:	6892      	ldr	r2, [r2, #8]
  20234a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20234c:	bf8c      	ite	hi
  20234e:	4a06      	ldrhi	r2, [pc, #24]	; (202368 <Vector78+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202350:	4a06      	ldrls	r2, [pc, #24]	; (20236c <Vector78+0x6c>)
  202352:	619a      	str	r2, [r3, #24]
  202354:	bd10      	pop	{r4, pc}
  202356:	bf00      	nop
  202358:	40026000 	.word	0x40026000
  20235c:	20000b30 	.word	0x20000b30
  202360:	e000ed00 	.word	0xe000ed00
  202364:	2000096c 	.word	0x2000096c
  202368:	00200303 	.word	0x00200303
  20236c:	00200306 	.word	0x00200306

00202370 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  202370:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202372:	4b14      	ldr	r3, [pc, #80]	; (2023c4 <Vector7C+0x54>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
  202374:	4814      	ldr	r0, [pc, #80]	; (2023c8 <Vector7C+0x58>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202376:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
  202378:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  20237a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
  20237e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
  202380:	b10a      	cbz	r2, 202386 <Vector7C+0x16>
    dma.streams[4].func(dma.streams[4].param, flags);
  202382:	6a80      	ldr	r0, [r0, #40]	; 0x28
  202384:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202386:	2320      	movs	r3, #32
  202388:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20238c:	4b0f      	ldr	r3, [pc, #60]	; (2023cc <Vector7C+0x5c>)
  20238e:	685b      	ldr	r3, [r3, #4]
  202390:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202394:	d102      	bne.n	20239c <Vector7C+0x2c>
  202396:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20239a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20239c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2023a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2023a4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2023a6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2023a8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2023ac:	4a08      	ldr	r2, [pc, #32]	; (2023d0 <Vector7C+0x60>)
  2023ae:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2023b0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2023b2:	6889      	ldr	r1, [r1, #8]
  2023b4:	6892      	ldr	r2, [r2, #8]
  2023b6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2023b8:	bf8c      	ite	hi
  2023ba:	4a06      	ldrhi	r2, [pc, #24]	; (2023d4 <Vector7C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2023bc:	4a06      	ldrls	r2, [pc, #24]	; (2023d8 <Vector7C+0x68>)
  2023be:	619a      	str	r2, [r3, #24]
  2023c0:	bd08      	pop	{r3, pc}
  2023c2:	bf00      	nop
  2023c4:	40026000 	.word	0x40026000
  2023c8:	20000b30 	.word	0x20000b30
  2023cc:	e000ed00 	.word	0xe000ed00
  2023d0:	2000096c 	.word	0x2000096c
  2023d4:	00200303 	.word	0x00200303
  2023d8:	00200306 	.word	0x00200306
  2023dc:	00000000 	.word	0x00000000

002023e0 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2023e0:	4b15      	ldr	r3, [pc, #84]	; (202438 <Vector80+0x58>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
  2023e2:	4816      	ldr	r0, [pc, #88]	; (20243c <Vector80+0x5c>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2023e4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
  2023e6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2023e8:	0989      	lsrs	r1, r1, #6
  2023ea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  2023ee:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
  2023f0:	018c      	lsls	r4, r1, #6
  2023f2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
  2023f4:	b10a      	cbz	r2, 2023fa <Vector80+0x1a>
    dma.streams[5].func(dma.streams[5].param, flags);
  2023f6:	6b00      	ldr	r0, [r0, #48]	; 0x30
  2023f8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2023fa:	2320      	movs	r3, #32
  2023fc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202400:	4b0f      	ldr	r3, [pc, #60]	; (202440 <Vector80+0x60>)
  202402:	685b      	ldr	r3, [r3, #4]
  202404:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202408:	d102      	bne.n	202410 <Vector80+0x30>
  20240a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20240e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202410:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202414:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202418:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20241a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20241c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202420:	4a08      	ldr	r2, [pc, #32]	; (202444 <Vector80+0x64>)
  202422:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202424:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202426:	6889      	ldr	r1, [r1, #8]
  202428:	6892      	ldr	r2, [r2, #8]
  20242a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20242c:	bf8c      	ite	hi
  20242e:	4a06      	ldrhi	r2, [pc, #24]	; (202448 <Vector80+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202430:	4a06      	ldrls	r2, [pc, #24]	; (20244c <Vector80+0x6c>)
  202432:	619a      	str	r2, [r3, #24]
  202434:	bd10      	pop	{r4, pc}
  202436:	bf00      	nop
  202438:	40026000 	.word	0x40026000
  20243c:	20000b30 	.word	0x20000b30
  202440:	e000ed00 	.word	0xe000ed00
  202444:	2000096c 	.word	0x2000096c
  202448:	00200303 	.word	0x00200303
  20244c:	00200306 	.word	0x00200306

00202450 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202450:	4b15      	ldr	r3, [pc, #84]	; (2024a8 <Vector84+0x58>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
  202452:	4816      	ldr	r0, [pc, #88]	; (2024ac <Vector84+0x5c>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202454:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
  202456:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202458:	0c09      	lsrs	r1, r1, #16
  20245a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  20245e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
  202460:	040c      	lsls	r4, r1, #16
  202462:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
  202464:	b10a      	cbz	r2, 20246a <Vector84+0x1a>
    dma.streams[6].func(dma.streams[6].param, flags);
  202466:	6b80      	ldr	r0, [r0, #56]	; 0x38
  202468:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20246a:	2320      	movs	r3, #32
  20246c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202470:	4b0f      	ldr	r3, [pc, #60]	; (2024b0 <Vector84+0x60>)
  202472:	685b      	ldr	r3, [r3, #4]
  202474:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202478:	d102      	bne.n	202480 <Vector84+0x30>
  20247a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20247e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202480:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202484:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202488:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20248a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20248c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202490:	4a08      	ldr	r2, [pc, #32]	; (2024b4 <Vector84+0x64>)
  202492:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202494:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202496:	6889      	ldr	r1, [r1, #8]
  202498:	6892      	ldr	r2, [r2, #8]
  20249a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20249c:	bf8c      	ite	hi
  20249e:	4a06      	ldrhi	r2, [pc, #24]	; (2024b8 <Vector84+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2024a0:	4a06      	ldrls	r2, [pc, #24]	; (2024bc <Vector84+0x6c>)
  2024a2:	619a      	str	r2, [r3, #24]
  2024a4:	bd10      	pop	{r4, pc}
  2024a6:	bf00      	nop
  2024a8:	40026000 	.word	0x40026000
  2024ac:	20000b30 	.word	0x20000b30
  2024b0:	e000ed00 	.word	0xe000ed00
  2024b4:	2000096c 	.word	0x2000096c
  2024b8:	00200303 	.word	0x00200303
  2024bc:	00200306 	.word	0x00200306

002024c0 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2024c0:	4b15      	ldr	r3, [pc, #84]	; (202518 <VectorFC+0x58>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
  2024c2:	4816      	ldr	r0, [pc, #88]	; (20251c <VectorFC+0x5c>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2024c4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
  2024c6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2024c8:	0d89      	lsrs	r1, r1, #22
  2024ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  2024ce:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
  2024d0:	058c      	lsls	r4, r1, #22
  2024d2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
  2024d4:	b10a      	cbz	r2, 2024da <VectorFC+0x1a>
    dma.streams[7].func(dma.streams[7].param, flags);
  2024d6:	6c00      	ldr	r0, [r0, #64]	; 0x40
  2024d8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2024da:	2320      	movs	r3, #32
  2024dc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2024e0:	4b0f      	ldr	r3, [pc, #60]	; (202520 <VectorFC+0x60>)
  2024e2:	685b      	ldr	r3, [r3, #4]
  2024e4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2024e8:	d102      	bne.n	2024f0 <VectorFC+0x30>
  2024ea:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2024ee:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2024f0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2024f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2024f8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2024fa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2024fc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202500:	4a08      	ldr	r2, [pc, #32]	; (202524 <VectorFC+0x64>)
  202502:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202504:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202506:	6889      	ldr	r1, [r1, #8]
  202508:	6892      	ldr	r2, [r2, #8]
  20250a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20250c:	bf8c      	ite	hi
  20250e:	4a06      	ldrhi	r2, [pc, #24]	; (202528 <VectorFC+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202510:	4a06      	ldrls	r2, [pc, #24]	; (20252c <VectorFC+0x6c>)
  202512:	619a      	str	r2, [r3, #24]
  202514:	bd10      	pop	{r4, pc}
  202516:	bf00      	nop
  202518:	40026000 	.word	0x40026000
  20251c:	20000b30 	.word	0x20000b30
  202520:	e000ed00 	.word	0xe000ed00
  202524:	2000096c 	.word	0x2000096c
  202528:	00200303 	.word	0x00200303
  20252c:	00200306 	.word	0x00200306

00202530 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  202530:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202532:	4b14      	ldr	r3, [pc, #80]	; (202584 <Vector120+0x54>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
  202534:	4814      	ldr	r0, [pc, #80]	; (202588 <Vector120+0x58>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202536:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
  202538:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  20253a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
  20253e:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
  202540:	b10a      	cbz	r2, 202546 <Vector120+0x16>
    dma.streams[8].func(dma.streams[8].param, flags);
  202542:	6c80      	ldr	r0, [r0, #72]	; 0x48
  202544:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202546:	2320      	movs	r3, #32
  202548:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20254c:	4b0f      	ldr	r3, [pc, #60]	; (20258c <Vector120+0x5c>)
  20254e:	685b      	ldr	r3, [r3, #4]
  202550:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202554:	d102      	bne.n	20255c <Vector120+0x2c>
  202556:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20255a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20255c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202560:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202564:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202566:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202568:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20256c:	4a08      	ldr	r2, [pc, #32]	; (202590 <Vector120+0x60>)
  20256e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202570:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202572:	6889      	ldr	r1, [r1, #8]
  202574:	6892      	ldr	r2, [r2, #8]
  202576:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202578:	bf8c      	ite	hi
  20257a:	4a06      	ldrhi	r2, [pc, #24]	; (202594 <Vector120+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20257c:	4a06      	ldrls	r2, [pc, #24]	; (202598 <Vector120+0x68>)
  20257e:	619a      	str	r2, [r3, #24]
  202580:	bd08      	pop	{r3, pc}
  202582:	bf00      	nop
  202584:	40026400 	.word	0x40026400
  202588:	20000b30 	.word	0x20000b30
  20258c:	e000ed00 	.word	0xe000ed00
  202590:	2000096c 	.word	0x2000096c
  202594:	00200303 	.word	0x00200303
  202598:	00200306 	.word	0x00200306
  20259c:	00000000 	.word	0x00000000

002025a0 <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  2025a0:	4b15      	ldr	r3, [pc, #84]	; (2025f8 <Vector124+0x58>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
  2025a2:	4816      	ldr	r0, [pc, #88]	; (2025fc <Vector124+0x5c>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  2025a4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
  2025a6:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  2025a8:	0989      	lsrs	r1, r1, #6
  2025aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  2025ae:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
  2025b0:	018c      	lsls	r4, r1, #6
  2025b2:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
  2025b4:	b10a      	cbz	r2, 2025ba <Vector124+0x1a>
    dma.streams[9].func(dma.streams[9].param, flags);
  2025b6:	6d00      	ldr	r0, [r0, #80]	; 0x50
  2025b8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2025ba:	2320      	movs	r3, #32
  2025bc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2025c0:	4b0f      	ldr	r3, [pc, #60]	; (202600 <Vector124+0x60>)
  2025c2:	685b      	ldr	r3, [r3, #4]
  2025c4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2025c8:	d102      	bne.n	2025d0 <Vector124+0x30>
  2025ca:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2025ce:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2025d0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2025d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2025d8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2025da:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2025dc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2025e0:	4a08      	ldr	r2, [pc, #32]	; (202604 <Vector124+0x64>)
  2025e2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2025e4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2025e6:	6889      	ldr	r1, [r1, #8]
  2025e8:	6892      	ldr	r2, [r2, #8]
  2025ea:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2025ec:	bf8c      	ite	hi
  2025ee:	4a06      	ldrhi	r2, [pc, #24]	; (202608 <Vector124+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2025f0:	4a06      	ldrls	r2, [pc, #24]	; (20260c <Vector124+0x6c>)
  2025f2:	619a      	str	r2, [r3, #24]
  2025f4:	bd10      	pop	{r4, pc}
  2025f6:	bf00      	nop
  2025f8:	40026400 	.word	0x40026400
  2025fc:	20000b30 	.word	0x20000b30
  202600:	e000ed00 	.word	0xe000ed00
  202604:	2000096c 	.word	0x2000096c
  202608:	00200303 	.word	0x00200303
  20260c:	00200306 	.word	0x00200306

00202610 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202610:	4b15      	ldr	r3, [pc, #84]	; (202668 <Vector128+0x58>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
  202612:	4816      	ldr	r0, [pc, #88]	; (20266c <Vector128+0x5c>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202614:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
  202616:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202618:	0c09      	lsrs	r1, r1, #16
  20261a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  20261e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
  202620:	040c      	lsls	r4, r1, #16
  202622:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
  202624:	b10a      	cbz	r2, 20262a <Vector128+0x1a>
    dma.streams[10].func(dma.streams[10].param, flags);
  202626:	6d80      	ldr	r0, [r0, #88]	; 0x58
  202628:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20262a:	2320      	movs	r3, #32
  20262c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202630:	4b0f      	ldr	r3, [pc, #60]	; (202670 <Vector128+0x60>)
  202632:	685b      	ldr	r3, [r3, #4]
  202634:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202638:	d102      	bne.n	202640 <Vector128+0x30>
  20263a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20263e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202640:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202644:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202648:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20264a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20264c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202650:	4a08      	ldr	r2, [pc, #32]	; (202674 <Vector128+0x64>)
  202652:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202654:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202656:	6889      	ldr	r1, [r1, #8]
  202658:	6892      	ldr	r2, [r2, #8]
  20265a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20265c:	bf8c      	ite	hi
  20265e:	4a06      	ldrhi	r2, [pc, #24]	; (202678 <Vector128+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202660:	4a06      	ldrls	r2, [pc, #24]	; (20267c <Vector128+0x6c>)
  202662:	619a      	str	r2, [r3, #24]
  202664:	bd10      	pop	{r4, pc}
  202666:	bf00      	nop
  202668:	40026400 	.word	0x40026400
  20266c:	20000b30 	.word	0x20000b30
  202670:	e000ed00 	.word	0xe000ed00
  202674:	2000096c 	.word	0x2000096c
  202678:	00200303 	.word	0x00200303
  20267c:	00200306 	.word	0x00200306

00202680 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202680:	4b15      	ldr	r3, [pc, #84]	; (2026d8 <Vector12C+0x58>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
  202682:	4816      	ldr	r0, [pc, #88]	; (2026dc <Vector12C+0x5c>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202684:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
  202686:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202688:	0d89      	lsrs	r1, r1, #22
  20268a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  20268e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
  202690:	058c      	lsls	r4, r1, #22
  202692:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
  202694:	b10a      	cbz	r2, 20269a <Vector12C+0x1a>
    dma.streams[11].func(dma.streams[11].param, flags);
  202696:	6e00      	ldr	r0, [r0, #96]	; 0x60
  202698:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20269a:	2320      	movs	r3, #32
  20269c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2026a0:	4b0f      	ldr	r3, [pc, #60]	; (2026e0 <Vector12C+0x60>)
  2026a2:	685b      	ldr	r3, [r3, #4]
  2026a4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2026a8:	d102      	bne.n	2026b0 <Vector12C+0x30>
  2026aa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2026ae:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2026b0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2026b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2026b8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2026ba:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2026bc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2026c0:	4a08      	ldr	r2, [pc, #32]	; (2026e4 <Vector12C+0x64>)
  2026c2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2026c4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2026c6:	6889      	ldr	r1, [r1, #8]
  2026c8:	6892      	ldr	r2, [r2, #8]
  2026ca:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2026cc:	bf8c      	ite	hi
  2026ce:	4a06      	ldrhi	r2, [pc, #24]	; (2026e8 <Vector12C+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2026d0:	4a06      	ldrls	r2, [pc, #24]	; (2026ec <Vector12C+0x6c>)
  2026d2:	619a      	str	r2, [r3, #24]
  2026d4:	bd10      	pop	{r4, pc}
  2026d6:	bf00      	nop
  2026d8:	40026400 	.word	0x40026400
  2026dc:	20000b30 	.word	0x20000b30
  2026e0:	e000ed00 	.word	0xe000ed00
  2026e4:	2000096c 	.word	0x2000096c
  2026e8:	00200303 	.word	0x00200303
  2026ec:	00200306 	.word	0x00200306

002026f0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  2026f0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2026f2:	4b14      	ldr	r3, [pc, #80]	; (202744 <Vector130+0x54>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
  2026f4:	4814      	ldr	r0, [pc, #80]	; (202748 <Vector130+0x58>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2026f6:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
  2026f8:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2026fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
  2026fe:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
  202700:	b10a      	cbz	r2, 202706 <Vector130+0x16>
    dma.streams[12].func(dma.streams[12].param, flags);
  202702:	6e80      	ldr	r0, [r0, #104]	; 0x68
  202704:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202706:	2320      	movs	r3, #32
  202708:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20270c:	4b0f      	ldr	r3, [pc, #60]	; (20274c <Vector130+0x5c>)
  20270e:	685b      	ldr	r3, [r3, #4]
  202710:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202714:	d102      	bne.n	20271c <Vector130+0x2c>
  202716:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20271a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20271c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202720:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202724:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202726:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202728:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20272c:	4a08      	ldr	r2, [pc, #32]	; (202750 <Vector130+0x60>)
  20272e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202730:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202732:	6889      	ldr	r1, [r1, #8]
  202734:	6892      	ldr	r2, [r2, #8]
  202736:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202738:	bf8c      	ite	hi
  20273a:	4a06      	ldrhi	r2, [pc, #24]	; (202754 <Vector130+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20273c:	4a06      	ldrls	r2, [pc, #24]	; (202758 <Vector130+0x68>)
  20273e:	619a      	str	r2, [r3, #24]
  202740:	bd08      	pop	{r3, pc}
  202742:	bf00      	nop
  202744:	40026400 	.word	0x40026400
  202748:	20000b30 	.word	0x20000b30
  20274c:	e000ed00 	.word	0xe000ed00
  202750:	2000096c 	.word	0x2000096c
  202754:	00200303 	.word	0x00200303
  202758:	00200306 	.word	0x00200306
  20275c:	00000000 	.word	0x00000000

00202760 <Vector150>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202760:	4b15      	ldr	r3, [pc, #84]	; (2027b8 <Vector150+0x58>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
  202762:	4816      	ldr	r0, [pc, #88]	; (2027bc <Vector150+0x5c>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202764:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
  202766:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202768:	0989      	lsrs	r1, r1, #6
  20276a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  20276e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
  202770:	018c      	lsls	r4, r1, #6
  202772:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
  202774:	b10a      	cbz	r2, 20277a <Vector150+0x1a>
    dma.streams[13].func(dma.streams[13].param, flags);
  202776:	6f00      	ldr	r0, [r0, #112]	; 0x70
  202778:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20277a:	2320      	movs	r3, #32
  20277c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202780:	4b0f      	ldr	r3, [pc, #60]	; (2027c0 <Vector150+0x60>)
  202782:	685b      	ldr	r3, [r3, #4]
  202784:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202788:	d102      	bne.n	202790 <Vector150+0x30>
  20278a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20278e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202790:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202794:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202798:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20279a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20279c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2027a0:	4a08      	ldr	r2, [pc, #32]	; (2027c4 <Vector150+0x64>)
  2027a2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2027a4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2027a6:	6889      	ldr	r1, [r1, #8]
  2027a8:	6892      	ldr	r2, [r2, #8]
  2027aa:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2027ac:	bf8c      	ite	hi
  2027ae:	4a06      	ldrhi	r2, [pc, #24]	; (2027c8 <Vector150+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2027b0:	4a06      	ldrls	r2, [pc, #24]	; (2027cc <Vector150+0x6c>)
  2027b2:	619a      	str	r2, [r3, #24]
  2027b4:	bd10      	pop	{r4, pc}
  2027b6:	bf00      	nop
  2027b8:	40026400 	.word	0x40026400
  2027bc:	20000b30 	.word	0x20000b30
  2027c0:	e000ed00 	.word	0xe000ed00
  2027c4:	2000096c 	.word	0x2000096c
  2027c8:	00200303 	.word	0x00200303
  2027cc:	00200306 	.word	0x00200306

002027d0 <Vector154>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2027d0:	4b15      	ldr	r3, [pc, #84]	; (202828 <Vector154+0x58>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
  2027d2:	4816      	ldr	r0, [pc, #88]	; (20282c <Vector154+0x5c>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2027d4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
  2027d6:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  2027d8:	0c09      	lsrs	r1, r1, #16
  2027da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  2027de:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
  2027e0:	040c      	lsls	r4, r1, #16
  2027e2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
  2027e4:	b10a      	cbz	r2, 2027ea <Vector154+0x1a>
    dma.streams[14].func(dma.streams[14].param, flags);
  2027e6:	6f80      	ldr	r0, [r0, #120]	; 0x78
  2027e8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2027ea:	2320      	movs	r3, #32
  2027ec:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2027f0:	4b0f      	ldr	r3, [pc, #60]	; (202830 <Vector154+0x60>)
  2027f2:	685b      	ldr	r3, [r3, #4]
  2027f4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2027f8:	d102      	bne.n	202800 <Vector154+0x30>
  2027fa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2027fe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202800:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202804:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202808:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20280a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20280c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202810:	4a08      	ldr	r2, [pc, #32]	; (202834 <Vector154+0x64>)
  202812:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202814:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202816:	6889      	ldr	r1, [r1, #8]
  202818:	6892      	ldr	r2, [r2, #8]
  20281a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20281c:	bf8c      	ite	hi
  20281e:	4a06      	ldrhi	r2, [pc, #24]	; (202838 <Vector154+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202820:	4a06      	ldrls	r2, [pc, #24]	; (20283c <Vector154+0x6c>)
  202822:	619a      	str	r2, [r3, #24]
  202824:	bd10      	pop	{r4, pc}
  202826:	bf00      	nop
  202828:	40026400 	.word	0x40026400
  20282c:	20000b30 	.word	0x20000b30
  202830:	e000ed00 	.word	0xe000ed00
  202834:	2000096c 	.word	0x2000096c
  202838:	00200303 	.word	0x00200303
  20283c:	00200306 	.word	0x00200306

00202840 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202840:	4b15      	ldr	r3, [pc, #84]	; (202898 <Vector158+0x58>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
  202842:	4816      	ldr	r0, [pc, #88]	; (20289c <Vector158+0x5c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202844:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
  202846:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202848:	0d89      	lsrs	r1, r1, #22
  20284a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  20284e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
  202850:	058c      	lsls	r4, r1, #22
  202852:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
  202854:	b112      	cbz	r2, 20285c <Vector158+0x1c>
    dma.streams[15].func(dma.streams[15].param, flags);
  202856:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
  20285a:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20285c:	2320      	movs	r3, #32
  20285e:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202862:	4b0f      	ldr	r3, [pc, #60]	; (2028a0 <Vector158+0x60>)
  202864:	685b      	ldr	r3, [r3, #4]
  202866:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  20286a:	d102      	bne.n	202872 <Vector158+0x32>
  20286c:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202870:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202872:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202876:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  20287a:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20287c:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20287e:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202882:	4a08      	ldr	r2, [pc, #32]	; (2028a4 <Vector158+0x64>)
  202884:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202886:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202888:	6889      	ldr	r1, [r1, #8]
  20288a:	6892      	ldr	r2, [r2, #8]
  20288c:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20288e:	bf8c      	ite	hi
  202890:	4a05      	ldrhi	r2, [pc, #20]	; (2028a8 <Vector158+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202892:	4a06      	ldrls	r2, [pc, #24]	; (2028ac <Vector158+0x6c>)
  202894:	619a      	str	r2, [r3, #24]
  202896:	bd10      	pop	{r4, pc}
  202898:	40026400 	.word	0x40026400
  20289c:	20000b30 	.word	0x20000b30
  2028a0:	e000ed00 	.word	0xe000ed00
  2028a4:	2000096c 	.word	0x2000096c
  2028a8:	00200303 	.word	0x00200303
  2028ac:	00200306 	.word	0x00200306

002028b0 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028b0:	4a9d      	ldr	r2, [pc, #628]	; (202b28 <__early_init+0x278>)
  2028b2:	f240 70ff 	movw	r0, #2047	; 0x7ff
  2028b6:	499d      	ldr	r1, [pc, #628]	; (202b2c <__early_init+0x27c>)
  gpiop->OTYPER  = config->otyper;
  2028b8:	2300      	movs	r3, #0
  2028ba:	f8df c274 	ldr.w	ip, [pc, #628]	; 202b30 <__early_init+0x280>
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
  2028be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028c2:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  2028c4:	f8df a26c 	ldr.w	sl, [pc, #620]	; 202b34 <__early_init+0x284>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028c8:	4304      	orrs	r4, r0
  gpiop->OTYPER  = config->otyper;
  2028ca:	f8df 926c 	ldr.w	r9, [pc, #620]	; 202b38 <__early_init+0x288>
  2028ce:	f8df 826c 	ldr.w	r8, [pc, #620]	; 202b3c <__early_init+0x28c>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028d2:	6114      	str	r4, [r2, #16]
  2028d4:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  2028d6:	f8df e268 	ldr.w	lr, [pc, #616]	; 202b40 <__early_init+0x290>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028da:	4021      	ands	r1, r4
  gpiop->OTYPER  = config->otyper;
  2028dc:	4f99      	ldr	r7, [pc, #612]	; (202b44 <__early_init+0x294>)
  2028de:	4e9a      	ldr	r6, [pc, #616]	; (202b48 <__early_init+0x298>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
  2028e0:	6111      	str	r1, [r2, #16]
  2028e2:	6911      	ldr	r1, [r2, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  2028e4:	6b11      	ldr	r1, [r2, #48]	; 0x30
  gpiop->OTYPER  = config->otyper;
  2028e6:	4d99      	ldr	r5, [pc, #612]	; (202b4c <__early_init+0x29c>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  2028e8:	4301      	orrs	r1, r0
  gpiop->OTYPER  = config->otyper;
  2028ea:	4c99      	ldr	r4, [pc, #612]	; (202b50 <__early_init+0x2a0>)
  2028ec:	f8df b264 	ldr.w	fp, [pc, #612]	; 202b54 <__early_init+0x2a4>
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  2028f0:	6311      	str	r1, [r2, #48]	; 0x30
  2028f2:	6d11      	ldr	r1, [r2, #80]	; 0x50
  2028f4:	4301      	orrs	r1, r0
  gpiop->PUPDR   = config->pupdr;
  2028f6:	4898      	ldr	r0, [pc, #608]	; (202b58 <__early_init+0x2a8>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  2028f8:	6511      	str	r1, [r2, #80]	; 0x50
  2028fa:	6d11      	ldr	r1, [r2, #80]	; 0x50
  gpiop->OSPEEDR = config->ospeedr;
  2028fc:	f04f 31ff 	mov.w	r1, #4294967295
  gpiop->OTYPER  = config->otyper;
  202900:	f8ca 3004 	str.w	r3, [sl, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202904:	f8ca 1008 	str.w	r1, [sl, #8]
  gpiop->ODR     = config->odr;
  202908:	f64f 71ff 	movw	r1, #65535	; 0xffff
  gpiop->PUPDR   = config->pupdr;
  20290c:	f8ca 000c 	str.w	r0, [sl, #12]
  gpiop->AFRL    = config->afrl;
  202910:	4892      	ldr	r0, [pc, #584]	; (202b5c <__early_init+0x2ac>)
  gpiop->ODR     = config->odr;
  202912:	f8ca 1014 	str.w	r1, [sl, #20]
  gpiop->AFRL    = config->afrl;
  202916:	f8ca 0020 	str.w	r0, [sl, #32]
  gpiop->AFRH    = config->afrh;
  20291a:	4891      	ldr	r0, [pc, #580]	; (202b60 <__early_init+0x2b0>)
  20291c:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202920:	4890      	ldr	r0, [pc, #576]	; (202b64 <__early_init+0x2b4>)
  202922:	f8ca 0000 	str.w	r0, [sl]
  gpiop->OSPEEDR = config->ospeedr;
  202926:	f04f 3aff 	mov.w	sl, #4294967295
  gpiop->OTYPER  = config->otyper;
  20292a:	f8c9 3004 	str.w	r3, [r9, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20292e:	f8c9 a008 	str.w	sl, [r9, #8]
  gpiop->PUPDR   = config->pupdr;
  202932:	f10a 4a8a 	add.w	sl, sl, #1157627904	; 0x45000000
  gpiop->OTYPER  = config->otyper;
  202936:	488c      	ldr	r0, [pc, #560]	; (202b68 <__early_init+0x2b8>)
  gpiop->PUPDR   = config->pupdr;
  202938:	f10a 1a55 	add.w	sl, sl, #5570645	; 0x550055
  20293c:	f50a 5aa8 	add.w	sl, sl, #5376	; 0x1500
  202940:	f8c9 a00c 	str.w	sl, [r9, #12]
  gpiop->ODR     = config->odr;
  202944:	f64b 7a7e 	movw	sl, #49022	; 0xbf7e
  202948:	f8c9 a014 	str.w	sl, [r9, #20]
  gpiop->AFRH    = config->afrh;
  20294c:	f44f 0a30 	mov.w	sl, #11534336	; 0xb00000
  gpiop->AFRL    = config->afrl;
  202950:	f8c9 3020 	str.w	r3, [r9, #32]
  gpiop->AFRH    = config->afrh;
  202954:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202958:	f8df a210 	ldr.w	sl, [pc, #528]	; 202b6c <__early_init+0x2bc>
  20295c:	f8c9 a000 	str.w	sl, [r9]
  gpiop->OSPEEDR = config->ospeedr;
  202960:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
  gpiop->OTYPER  = config->otyper;
  202964:	f8c8 3004 	str.w	r3, [r8, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202968:	f8c8 9008 	str.w	r9, [r8, #8]
  gpiop->PUPDR   = config->pupdr;
  20296c:	f8df 9200 	ldr.w	r9, [pc, #512]	; 202b70 <__early_init+0x2c0>
  202970:	f8c8 900c 	str.w	r9, [r8, #12]
  gpiop->AFRL    = config->afrl;
  202974:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 202b74 <__early_init+0x2c4>
  gpiop->ODR     = config->odr;
  202978:	f8c8 1014 	str.w	r1, [r8, #20]
  gpiop->AFRL    = config->afrl;
  20297c:	f8c8 9020 	str.w	r9, [r8, #32]
  gpiop->MODER   = config->moder;
  202980:	f640 2908 	movw	r9, #2568	; 0xa08
  gpiop->AFRH    = config->afrh;
  202984:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202988:	f8c8 9000 	str.w	r9, [r8]
  gpiop->OSPEEDR = config->ospeedr;
  20298c:	f46f 1840 	mvn.w	r8, #3145728	; 0x300000
  gpiop->OTYPER  = config->otyper;
  202990:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202994:	f8ce 8008 	str.w	r8, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
  202998:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 202b78 <__early_init+0x2c8>
  20299c:	f8ce 800c 	str.w	r8, [lr, #12]
  gpiop->AFRH    = config->afrh;
  2029a0:	f04f 0877 	mov.w	r8, #119	; 0x77
  gpiop->ODR     = config->odr;
  2029a4:	f8ce 1014 	str.w	r1, [lr, #20]
  gpiop->AFRL    = config->afrl;
  2029a8:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
  2029ac:	f8ce 8024 	str.w	r8, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2029b0:	f44f 2820 	mov.w	r8, #655360	; 0xa0000
  2029b4:	f8ce 8000 	str.w	r8, [lr]
  gpiop->OSPEEDR = config->ospeedr;
  2029b8:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 202b7c <__early_init+0x2cc>
  gpiop->OTYPER  = config->otyper;
  2029bc:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2029c0:	f8cc e008 	str.w	lr, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
  2029c4:	f04f 3e55 	mov.w	lr, #1431655765	; 0x55555555
  2029c8:	f8cc e00c 	str.w	lr, [ip, #12]
  gpiop->ODR     = config->odr;
  2029cc:	f8cc 1014 	str.w	r1, [ip, #20]
  gpiop->AFRL    = config->afrl;
  2029d0:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
  2029d4:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2029d8:	f8cc 3000 	str.w	r3, [ip]
  gpiop->OSPEEDR = config->ospeedr;
  2029dc:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 202b80 <__early_init+0x2d0>
  gpiop->OTYPER  = config->otyper;
  2029e0:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2029e2:	f8c7 c008 	str.w	ip, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
  2029e6:	f8c7 e00c 	str.w	lr, [r7, #12]
  gpiop->ODR     = config->odr;
  2029ea:	6179      	str	r1, [r7, #20]
  gpiop->AFRL    = config->afrl;
  2029ec:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
  2029ee:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2029f0:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
  2029f2:	4f64      	ldr	r7, [pc, #400]	; (202b84 <__early_init+0x2d4>)
  gpiop->OTYPER  = config->otyper;
  2029f4:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2029f6:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  2029f8:	4f63      	ldr	r7, [pc, #396]	; (202b88 <__early_init+0x2d8>)
  2029fa:	60f7      	str	r7, [r6, #12]
  gpiop->AFRH    = config->afrh;
  2029fc:	4f63      	ldr	r7, [pc, #396]	; (202b8c <__early_init+0x2dc>)
  gpiop->ODR     = config->odr;
  2029fe:	6171      	str	r1, [r6, #20]
  gpiop->AFRL    = config->afrl;
  202a00:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
  202a02:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202a04:	f04f 6708 	mov.w	r7, #142606336	; 0x8800000
  202a08:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
  202a0a:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
  202a0c:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202a0e:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
  202a10:	4e5f      	ldr	r6, [pc, #380]	; (202b90 <__early_init+0x2e0>)
  202a12:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
  202a14:	6169      	str	r1, [r5, #20]
  gpiop->AFRL    = config->afrl;
  202a16:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
  202a18:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202a1a:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
  202a1c:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202a1e:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
  202a20:	f8c4 e00c 	str.w	lr, [r4, #12]
  gpiop->ODR     = config->odr;
  202a24:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
  202a26:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
  202a28:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202a2a:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
  202a2c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202a2e:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
  202a30:	f8c0 e00c 	str.w	lr, [r0, #12]
  gpiop->ODR     = config->odr;
  202a34:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
  202a36:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
  202a38:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202a3a:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
  202a3c:	f8cb 3004 	str.w	r3, [fp, #4]
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enabled.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  202a40:	4854      	ldr	r0, [pc, #336]	; (202b94 <__early_init+0x2e4>)
  gpiop->OSPEEDR = config->ospeedr;
  202a42:	f8cb 3008 	str.w	r3, [fp, #8]
  gpiop->PUPDR   = config->pupdr;
  202a46:	f8cb e00c 	str.w	lr, [fp, #12]
  gpiop->ODR     = config->odr;
  202a4a:	f8cb 1014 	str.w	r1, [fp, #20]
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
  PWR->CR1 = STM32_VOS;
  202a4e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  gpiop->AFRL    = config->afrl;
  202a52:	f8cb 3020 	str.w	r3, [fp, #32]
  gpiop->AFRH    = config->afrh;
  202a56:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202a5a:	f8cb 3000 	str.w	r3, [fp]
  202a5e:	4b4e      	ldr	r3, [pc, #312]	; (202b98 <__early_init+0x2e8>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  202a60:	6410      	str	r0, [r2, #64]	; 0x40
  PWR->CR1 = STM32_VOS;
  202a62:	6019      	str	r1, [r3, #0]

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  202a64:	6813      	ldr	r3, [r2, #0]
  202a66:	f043 0301 	orr.w	r3, r3, #1
  202a6a:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
  202a6c:	6813      	ldr	r3, [r2, #0]
  202a6e:	079d      	lsls	r5, r3, #30
  202a70:	d5fc      	bpl.n	202a6c <__early_init+0x1bc>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  202a72:	6893      	ldr	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  202a74:	492c      	ldr	r1, [pc, #176]	; (202b28 <__early_init+0x278>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  202a76:	f023 0303 	bic.w	r3, r3, #3
  202a7a:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  202a7c:	688b      	ldr	r3, [r1, #8]
  202a7e:	f013 030c 	ands.w	r3, r3, #12
  202a82:	d1fb      	bne.n	202a7c <__early_init+0x1cc>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  202a84:	6808      	ldr	r0, [r1, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  202a86:	4a28      	ldr	r2, [pc, #160]	; (202b28 <__early_init+0x278>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  202a88:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
  202a8c:	6008      	str	r0, [r1, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  202a8e:	608b      	str	r3, [r1, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
  202a90:	680b      	ldr	r3, [r1, #0]
  202a92:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  202a96:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  202a98:	6813      	ldr	r3, [r2, #0]
  202a9a:	039c      	lsls	r4, r3, #14
  202a9c:	d5fc      	bpl.n	202a98 <__early_init+0x1e8>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  202a9e:	4b3f      	ldr	r3, [pc, #252]	; (202b9c <__early_init+0x2ec>)
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;

  /* Synchronization with voltage regulator stabilization.*/
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  202aa0:	493d      	ldr	r1, [pc, #244]	; (202b98 <__early_init+0x2e8>)
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  202aa2:	6053      	str	r3, [r2, #4]
  RCC->CR |= RCC_CR_PLLON;
  202aa4:	6813      	ldr	r3, [r2, #0]
  202aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  202aaa:	6013      	str	r3, [r2, #0]
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  202aac:	684b      	ldr	r3, [r1, #4]
  202aae:	0458      	lsls	r0, r3, #17
  202ab0:	d5fc      	bpl.n	202aac <__early_init+0x1fc>
    ;                           /* Waits until power regulator is stable.   */

#if STM32_OVERDRIVE_REQUIRED
  /* Overdrive activation performed after activating the PLL in order to save
     time as recommended in RM in "Entering Over-drive mode" paragraph.*/
  PWR->CR1 |= PWR_CR1_ODEN;
  202ab2:	680b      	ldr	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  202ab4:	4a38      	ldr	r2, [pc, #224]	; (202b98 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODEN;
  202ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  202aba:	600b      	str	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  202abc:	6853      	ldr	r3, [r2, #4]
  202abe:	03d9      	lsls	r1, r3, #15
  202ac0:	d5fc      	bpl.n	202abc <__early_init+0x20c>
      ;
  PWR->CR1 |= PWR_CR1_ODSWEN;
  202ac2:	6813      	ldr	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  202ac4:	4934      	ldr	r1, [pc, #208]	; (202b98 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODSWEN;
  202ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  202aca:	6013      	str	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  202acc:	684b      	ldr	r3, [r1, #4]
  202ace:	039a      	lsls	r2, r3, #14
  202ad0:	d5fc      	bpl.n	202acc <__early_init+0x21c>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
  202ad2:	4a15      	ldr	r2, [pc, #84]	; (202b28 <__early_init+0x278>)
  202ad4:	6813      	ldr	r3, [r2, #0]
  202ad6:	019b      	lsls	r3, r3, #6
  202ad8:	d5fc      	bpl.n	202ad4 <__early_init+0x224>
    dckcfgr1 |= STM32_SAI1SEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
    dckcfgr1 |= RCC_DCKCFGR1_TIMPRE;
#endif
    RCC->DCKCFGR1 = dckcfgr1;
  202ada:	f240 1301 	movw	r3, #257	; 0x101
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  202ade:	4c30      	ldr	r4, [pc, #192]	; (202ba0 <__early_init+0x2f0>)
  }

  /* Peripheral clock sources.*/
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  202ae0:	2000      	movs	r0, #0
                  STM32_UART8SEL  | STM32_UART7SEL  | STM32_USART6SEL |
                  STM32_UART5SEL  | STM32_UART4SEL  | STM32_USART3SEL |
                  STM32_USART2SEL | STM32_USART1SEL;

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202ae2:	4930      	ldr	r1, [pc, #192]	; (202ba4 <__early_init+0x2f4>)
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  202ae4:	6094      	str	r4, [r2, #8]
    RCC->DCKCFGR1 = dckcfgr1;
  202ae6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202aea:	f240 3307 	movw	r3, #775	; 0x307
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  202aee:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  202af2:	600b      	str	r3, [r1, #0]
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
  202af4:	680b      	ldr	r3, [r1, #0]
  202af6:	f003 030f 	and.w	r3, r3, #15
  202afa:	2b07      	cmp	r3, #7
  202afc:	d1fa      	bne.n	202af4 <__early_init+0x244>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  202afe:	4a0a      	ldr	r2, [pc, #40]	; (202b28 <__early_init+0x278>)
  202b00:	6893      	ldr	r3, [r2, #8]
  202b02:	f043 0302 	orr.w	r3, r3, #2
  202b06:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  202b08:	6893      	ldr	r3, [r2, #8]
  202b0a:	f003 030c 	and.w	r3, r3, #12
  202b0e:	2b08      	cmp	r3, #8
  202b10:	d1fa      	bne.n	202b08 <__early_init+0x258>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
  202b12:	6c53      	ldr	r3, [r2, #68]	; 0x44
  202b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  202b18:	6453      	str	r3, [r2, #68]	; 0x44
  202b1a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  202b1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  202b20:	6653      	str	r3, [r2, #100]	; 0x64
  202b22:	6e53      	ldr	r3, [r2, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
  202b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  202b28:	40023800 	.word	0x40023800
  202b2c:	fffff800 	.word	0xfffff800
  202b30:	40021000 	.word	0x40021000
  202b34:	40020000 	.word	0x40020000
  202b38:	40020400 	.word	0x40020400
  202b3c:	40020800 	.word	0x40020800
  202b40:	40020c00 	.word	0x40020c00
  202b44:	40021400 	.word	0x40021400
  202b48:	40021800 	.word	0x40021800
  202b4c:	40021c00 	.word	0x40021c00
  202b50:	40022000 	.word	0x40022000
  202b54:	40022800 	.word	0x40022800
  202b58:	40005551 	.word	0x40005551
  202b5c:	b0000bb0 	.word	0xb0000bb0
  202b60:	000aaa0a 	.word	0x000aaa0a
  202b64:	2aae8028 	.word	0x2aae8028
  202b68:	40022400 	.word	0x40022400
  202b6c:	18004001 	.word	0x18004001
  202b70:	01555051 	.word	0x01555051
  202b74:	00bb00b0 	.word	0x00bb00b0
  202b78:	55505555 	.word	0x55505555
  202b7c:	cffffff3 	.word	0xcffffff3
  202b80:	003fcfff 	.word	0x003fcfff
  202b84:	3cccf000 	.word	0x3cccf000
  202b88:	51155555 	.word	0x51155555
  202b8c:	00b0b000 	.word	0x00b0b000
  202b90:	55555550 	.word	0x55555550
  202b94:	10000400 	.word	0x10000400
  202b98:	40007000 	.word	0x40007000
  202b9c:	09406c08 	.word	0x09406c08
  202ba0:	30999400 	.word	0x30999400
  202ba4:	40023c00 	.word	0x40023c00
	...

00202bb0 <chSchDoReschedule>:
 *          itself.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp = currp;
  202bb0:	4a0f      	ldr	r2, [pc, #60]	; (202bf0 <chSchDoReschedule+0x40>)
  tp->state = CH_STATE_READY;
  202bb2:	f04f 0c00 	mov.w	ip, #0
  ch_priority_queue_t *p = pqp->next;
  202bb6:	6810      	ldr	r0, [r2, #0]
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  202bb8:	4613      	mov	r3, r2
  thread_t *otp = currp;
  202bba:	6991      	ldr	r1, [r2, #24]
void chSchDoRescheduleAhead(void) {
  202bbc:	b510      	push	{r4, lr}
  pqp->next       = p->next;
  202bbe:	6804      	ldr	r4, [r0, #0]

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  currp->state = CH_STATE_CURRENT;
  202bc0:	f04f 0e01 	mov.w	lr, #1
  pqp->next->prev = pqp;
  202bc4:	6062      	str	r2, [r4, #4]
  pqp->next       = p->next;
  202bc6:	6014      	str	r4, [r2, #0]
  202bc8:	f880 e020 	strb.w	lr, [r0, #32]

  /* Handling idle-leave hook.*/
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
  202bcc:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
  202bce:	f881 c020 	strb.w	ip, [r1, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  202bd2:	6190      	str	r0, [r2, #24]
    pqp = pqp->next;
  202bd4:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  202bd6:	689a      	ldr	r2, [r3, #8]
  202bd8:	4294      	cmp	r4, r2
  202bda:	d3fb      	bcc.n	202bd4 <chSchDoReschedule+0x24>
  p->prev       = pqp->prev;
  202bdc:	685a      	ldr	r2, [r3, #4]
  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
}
  202bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  202be2:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  202be6:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  202be8:	6059      	str	r1, [r3, #4]
  chSysSwitch(currp, otp);
  202bea:	f7fd bb79 	b.w	2002e0 <_port_switch>
  202bee:	bf00      	nop
  202bf0:	2000096c 	.word	0x2000096c
	...

00202c00 <chMBFetchTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
  202c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  202c04:	4f26      	ldr	r7, [pc, #152]	; (202ca0 <chMBFetchTimeoutS+0xa0>)
  202c06:	4604      	mov	r4, r0
  202c08:	4688      	mov	r8, r1
  202c0a:	4691      	mov	r9, r2

      return MSG_OK;
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
  202c0c:	f100 0620 	add.w	r6, r0, #32
  202c10:	e00a      	b.n	202c28 <chMBFetchTimeoutS+0x28>
  return mbp->cnt;
  202c12:	6923      	ldr	r3, [r4, #16]
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
  202c14:	b98b      	cbnz	r3, 202c3a <chMBFetchTimeoutS+0x3a>
  202c16:	69bb      	ldr	r3, [r7, #24]
  p->prev       = qp->prev;
  202c18:	6a65      	ldr	r5, [r4, #36]	; 0x24
  202c1a:	e9c3 6500 	strd	r6, r5, [r3]
  p->prev->next = p;
  202c1e:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
  202c20:	6263      	str	r3, [r4, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  202c22:	f7fe f89d 	bl	200d60 <chSchGoSleepTimeoutS>
  } while (rdymsg == MSG_OK);
  202c26:	b930      	cbnz	r0, 202c36 <chMBFetchTimeoutS+0x36>
    if (mbp->reset) {
  202c28:	7d23      	ldrb	r3, [r4, #20]
  202c2a:	4649      	mov	r1, r9
  202c2c:	2004      	movs	r0, #4
  202c2e:	2b00      	cmp	r3, #0
  202c30:	d0ef      	beq.n	202c12 <chMBFetchTimeoutS+0x12>
      return MSG_RESET;
  202c32:	f06f 0001 	mvn.w	r0, #1

  return rdymsg;
}
  202c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      *msgp = *mbp->rdptr++;
  202c3a:	68e1      	ldr	r1, [r4, #12]
  202c3c:	180a      	adds	r2, r1, r0
  202c3e:	6809      	ldr	r1, [r1, #0]
  202c40:	60e2      	str	r2, [r4, #12]
  202c42:	f8c8 1000 	str.w	r1, [r8]
      if (mbp->rdptr >= mbp->top) {
  202c46:	6861      	ldr	r1, [r4, #4]
  202c48:	428a      	cmp	r2, r1
  202c4a:	d301      	bcc.n	202c50 <chMBFetchTimeoutS+0x50>
        mbp->rdptr = mbp->buffer;
  202c4c:	6822      	ldr	r2, [r4, #0]
  202c4e:	60e2      	str	r2, [r4, #12]
      chThdDequeueNextI(&mbp->qw, MSG_OK);
  202c50:	f104 0218 	add.w	r2, r4, #24
  return (bool)(qp->next != qp);
  202c54:	69a1      	ldr	r1, [r4, #24]
      mbp->cnt--;
  202c56:	3b01      	subs	r3, #1
  } while (pqp->prio >= p->prio);
  202c58:	4d11      	ldr	r5, [pc, #68]	; (202ca0 <chMBFetchTimeoutS+0xa0>)
  if (ch_queue_notempty(&tqp->queue)) {
  202c5a:	428a      	cmp	r2, r1
  202c5c:	6123      	str	r3, [r4, #16]
  202c5e:	d011      	beq.n	202c84 <chMBFetchTimeoutS+0x84>
  qp->next       = p->next;
  202c60:	680b      	ldr	r3, [r1, #0]
  } while (pqp->prio >= p->prio);
  202c62:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  202c64:	61a3      	str	r3, [r4, #24]
  202c66:	2400      	movs	r4, #0
  qp->next->prev = qp;
  202c68:	605a      	str	r2, [r3, #4]
  } while (pqp->prio >= p->prio);
  202c6a:	462b      	mov	r3, r5
  202c6c:	624c      	str	r4, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  202c6e:	f881 4020 	strb.w	r4, [r1, #32]
    pqp = pqp->next;
  202c72:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  202c74:	689a      	ldr	r2, [r3, #8]
  202c76:	4282      	cmp	r2, r0
  202c78:	d2fb      	bcs.n	202c72 <chMBFetchTimeoutS+0x72>
  p->prev       = pqp->prev;
  202c7a:	685a      	ldr	r2, [r3, #4]
  202c7c:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  202c80:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  202c82:	6059      	str	r1, [r3, #4]
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.pqueue) > currp->hdr.pqueue.prio;
  202c84:	682a      	ldr	r2, [r5, #0]
  202c86:	69ab      	ldr	r3, [r5, #24]
  if (chSchIsRescRequiredI()) {
  202c88:	6892      	ldr	r2, [r2, #8]
  202c8a:	689b      	ldr	r3, [r3, #8]
  202c8c:	429a      	cmp	r2, r3
  202c8e:	d802      	bhi.n	202c96 <chMBFetchTimeoutS+0x96>
      return MSG_OK;
  202c90:	2000      	movs	r0, #0
}
  202c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    chSchDoRescheduleAhead();
  202c96:	f7ff ff8b 	bl	202bb0 <chSchDoReschedule>
      return MSG_OK;
  202c9a:	2000      	movs	r0, #0
}
  202c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  202ca0:	2000096c 	.word	0x2000096c
	...

00202cb0 <menu>:
msg_t menu_mb_buffer[BUFFER_SIZE];

static THD_WORKING_AREA(menuThread, 1024);// 256 - stack size

static THD_FUNCTION(menu, arg)
{
  202cb0:	b580      	push	{r7, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202cb2:	2620      	movs	r6, #32
  202cb4:	b082      	sub	sp, #8
  202cb6:	4f18      	ldr	r7, [pc, #96]	; (202d18 <menu+0x68>)
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
  202cb8:	4d18      	ldr	r5, [pc, #96]	; (202d1c <menu+0x6c>)
  202cba:	4c19      	ldr	r4, [pc, #100]	; (202d20 <menu+0x70>)
  202cbc:	f386 8811 	msr	BASEPRI, r6
  202cc0:	462a      	mov	r2, r5
  202cc2:	a901      	add	r1, sp, #4
  202cc4:	4620      	mov	r0, r4
  202cc6:	f7ff ff9b 	bl	202c00 <chMBFetchTimeoutS>
  202cca:	2300      	movs	r3, #0
  202ccc:	f383 8811 	msr	BASEPRI, r3
    msg_t my_msg;
    int8_t button=0;
    while(1)
    {
      msg_t msg = chMBFetchTimeout(&menu_mb, &my_msg, chTimeMS2I(200));
      if (msg == MSG_OK)
  202cd0:	2800      	cmp	r0, #0
  202cd2:	d1f3      	bne.n	202cbc <menu+0xc>
  202cd4:	f99d 3004 	ldrsb.w	r3, [sp, #4]
  202cd8:	3b01      	subs	r3, #1
  202cda:	2b03      	cmp	r3, #3
  202cdc:	d8ee      	bhi.n	202cbc <menu+0xc>
  202cde:	e8df f003 	tbb	[pc, r3]
  202ce2:	1116      	.short	0x1116
  202ce4:	020c      	.short	0x020c
                }
              }
              break;
              case LEFT:
              {
                if(current->parent!=NULL)
  202ce6:	683b      	ldr	r3, [r7, #0]
  202ce8:	691b      	ldr	r3, [r3, #16]
  202cea:	2b00      	cmp	r3, #0
  202cec:	d0e6      	beq.n	202cbc <menu+0xc>
                {
                  current=current->parent;
  202cee:	603b      	str	r3, [r7, #0]
                  Menu_Disp();
  202cf0:	f7fe fcce 	bl	201690 <Menu_Disp>
                  Cursor();
  202cf4:	f7fe fc9c 	bl	201630 <Cursor>
  202cf8:	e7e0      	b.n	202cbc <menu+0xc>
                if(current->child!=NULL)
  202cfa:	683b      	ldr	r3, [r7, #0]
  202cfc:	695b      	ldr	r3, [r3, #20]
  202cfe:	2b00      	cmp	r3, #0
  202d00:	d1f5      	bne.n	202cee <menu+0x3e>
  202d02:	e7db      	b.n	202cbc <menu+0xc>
                if(current->next!=NULL)
  202d04:	683b      	ldr	r3, [r7, #0]
  202d06:	68db      	ldr	r3, [r3, #12]
  202d08:	2b00      	cmp	r3, #0
  202d0a:	d1f0      	bne.n	202cee <menu+0x3e>
  202d0c:	e7d6      	b.n	202cbc <menu+0xc>
                if(current->prev!=NULL)
  202d0e:	683b      	ldr	r3, [r7, #0]
  202d10:	689b      	ldr	r3, [r3, #8]
  202d12:	2b00      	cmp	r3, #0
  202d14:	d1eb      	bne.n	202cee <menu+0x3e>
  202d16:	e7d1      	b.n	202cbc <menu+0xc>
  202d18:	20000b10 	.word	0x20000b10
  202d1c:	00030d40 	.word	0x00030d40
  202d20:	20001240 	.word	0x20001240
	...

00202d30 <pid>:
msg_t pid_mb_buffer[BUFFER_SIZE];

static THD_WORKING_AREA(pidThread, 256);// 256 - stack size

static THD_FUNCTION(pid, arg)
{
  202d30:	b580      	push	{r7, lr}
  202d32:	4e24      	ldr	r6, [pc, #144]	; (202dc4 <pid+0x94>)
  202d34:	b082      	sub	sp, #8
  202d36:	4f24      	ldr	r7, [pc, #144]	; (202dc8 <pid+0x98>)
  202d38:	2420      	movs	r4, #32
  202d3a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 202dcc <pid+0x9c>
  flag_start=0;
}

void Motor_Speed(int16_t speed)
{
  pwmEnableChannel( &PWMD1, 1, PWM_PERCENTAGE_TO_WIDTH(&PWMD1,speed) );
  202d3e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 202dd0 <pid+0xa0>
  202d42:	4d24      	ldr	r5, [pc, #144]	; (202dd4 <pid+0xa4>)
  202d44:	f384 8811 	msr	BASEPRI, r4
  202d48:	464a      	mov	r2, r9
  202d4a:	a901      	add	r1, sp, #4
  202d4c:	4628      	mov	r0, r5
  202d4e:	f7ff ff57 	bl	202c00 <chMBFetchTimeoutS>
  202d52:	2300      	movs	r3, #0
  202d54:	f383 8811 	msr	BASEPRI, r3
    msg_t my_msg;
    int32_t input=0;
    while(1)
    {
      msg_t msg = chMBFetchTimeout(&pid_mb, &my_msg, chTimeMS2I(80));
      if (msg == MSG_OK)
  202d58:	2800      	cmp	r0, #0
  202d5a:	d1f3      	bne.n	202d44 <pid+0x14>
          {
            input=PID_Reg(Reg1,speed*2,(int16_t)my_msg);
  202d5c:	f9bd e004 	ldrsh.w	lr, [sp, #4]
  if(I_Temp>parm.Max_Summ_Error)
    I_Temp=parm.Max_Summ_Error;
  parm.Summ_Error=I_Temp;
  D_Temp=parm.Last_Process_Value-measure;
  parm.Last_Process_Value=measure;
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d60:	f9b6 a000 	ldrsh.w	sl, [r6]
  e=zadanie-measure;
  202d64:	f1ce 010a 	rsb	r1, lr, #10
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d68:	f9b6 c002 	ldrsh.w	ip, [r6, #2]
  D_Temp=parm.Last_Process_Value-measure;
  202d6c:	6930      	ldr	r0, [r6, #16]
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d6e:	e9d6 3502 	ldrd	r3, r5, [r6, #8]
  D_Temp=parm.Last_Process_Value-measure;
  202d72:	eba0 000e 	sub.w	r0, r0, lr
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d76:	f9b6 e004 	ldrsh.w	lr, [r6, #4]
  I_Temp=parm.Summ_Error+e;
  202d7a:	18ca      	adds	r2, r1, r3
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d7c:	fb01 f10a 	mul.w	r1, r1, sl
  if(input>MAX_VALUE)
  202d80:	f242 7310 	movw	r3, #10000	; 0x2710
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  202d84:	4295      	cmp	r5, r2
  202d86:	bfa8      	it	ge
  202d88:	4615      	movge	r5, r2
  202d8a:	fb0c 1205 	mla	r2, ip, r5, r1
  202d8e:	fb0e 2200 	mla	r2, lr, r0, r2
  if(input>MAX_VALUE)
  202d92:	429a      	cmp	r2, r3
  202d94:	dc04      	bgt.n	202da0 <pid+0x70>
            Motor_Speed((int16_t)input);
  202d96:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
  202d9a:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
  202d9e:	b21b      	sxth	r3, r3
  202da0:	68ba      	ldr	r2, [r7, #8]
  202da2:	fb02 f303 	mul.w	r3, r2, r3
  202da6:	fba8 2303 	umull	r2, r3, r8, r3
  202daa:	0b5b      	lsrs	r3, r3, #13
  202dac:	f384 8811 	msr	BASEPRI, r4

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmEnableChannelI(pwmp, channel, width);
  202db0:	68fa      	ldr	r2, [r7, #12]
  202db2:	2000      	movs	r0, #0
    pwmp->tim->CCR[channel] = width;
  202db4:	69b9      	ldr	r1, [r7, #24]
  202db6:	f042 0202 	orr.w	r2, r2, #2
  202dba:	638b      	str	r3, [r1, #56]	; 0x38
  202dbc:	60fa      	str	r2, [r7, #12]
  202dbe:	f380 8811 	msr	BASEPRI, r0

  osalSysUnlock();
}
  202dc2:	e7be      	b.n	202d42 <pid+0x12>
  202dc4:	20000844 	.word	0x20000844
  202dc8:	20000828 	.word	0x20000828
  202dcc:	00013880 	.word	0x00013880
  202dd0:	d1b71759 	.word	0xd1b71759
  202dd4:	200015c0 	.word	0x200015c0
	...

00202de0 <chThdExit>:
  202de0:	2320      	movs	r3, #32
void chThdExit(msg_t msg) {
  202de2:	b570      	push	{r4, r5, r6, lr}
  202de4:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = currp;
  202de8:	4e1a      	ldr	r6, [pc, #104]	; (202e54 <chThdExit+0x74>)
  202dea:	69b1      	ldr	r1, [r6, #24]
  while (ch_list_notempty(&tp->waiting)) {
  202dec:	f101 0c28 	add.w	ip, r1, #40	; 0x28
  return (bool)(lp->next != lp);
  202df0:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  tp->u.exitcode = msg;
  202df2:	6248      	str	r0, [r1, #36]	; 0x24
  while (ch_list_notempty(&tp->waiting)) {
  202df4:	4565      	cmp	r5, ip
  202df6:	d013      	beq.n	202e20 <chThdExit+0x40>
  tp->state = CH_STATE_READY;
  202df8:	f04f 0e00 	mov.w	lr, #0
  lp->next = p->next;
  202dfc:	462c      	mov	r4, r5
  } while (pqp->prio >= p->prio);
  202dfe:	4b15      	ldr	r3, [pc, #84]	; (202e54 <chThdExit+0x74>)
  lp->next = p->next;
  202e00:	682d      	ldr	r5, [r5, #0]
  } while (pqp->prio >= p->prio);
  202e02:	68a0      	ldr	r0, [r4, #8]
  lp->next = p->next;
  202e04:	628d      	str	r5, [r1, #40]	; 0x28
  202e06:	f884 e020 	strb.w	lr, [r4, #32]
    pqp = pqp->next;
  202e0a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  202e0c:	689a      	ldr	r2, [r3, #8]
  202e0e:	4282      	cmp	r2, r0
  202e10:	d2fb      	bcs.n	202e0a <chThdExit+0x2a>
  p->prev       = pqp->prev;
  202e12:	685a      	ldr	r2, [r3, #4]
  202e14:	4565      	cmp	r5, ip
  202e16:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
  202e1a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
  202e1c:	605c      	str	r4, [r3, #4]
  202e1e:	d1ed      	bne.n	202dfc <chThdExit+0x1c>
  if ((tp->refs == (trefs_t)0) &&
  202e20:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  202e24:	b93b      	cbnz	r3, 202e36 <chThdExit+0x56>
  202e26:	f891 3021 	ldrb.w	r3, [r1, #33]	; 0x21
  202e2a:	079b      	lsls	r3, r3, #30
  202e2c:	d103      	bne.n	202e36 <chThdExit+0x56>
    REG_REMOVE(tp);
  202e2e:	e9d1 3204 	ldrd	r3, r2, [r1, #16]
  202e32:	6113      	str	r3, [r2, #16]
  202e34:	615a      	str	r2, [r3, #20]
  ch_priority_queue_t *p = pqp->next;
  202e36:	6830      	ldr	r0, [r6, #0]
  otp->state = newstate;
  202e38:	230f      	movs	r3, #15
  currp->state = CH_STATE_CURRENT;
  202e3a:	2201      	movs	r2, #1
  otp->state = newstate;
  202e3c:	f881 3020 	strb.w	r3, [r1, #32]
  pqp->next       = p->next;
  202e40:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  202e42:	605e      	str	r6, [r3, #4]
  pqp->next       = p->next;
  202e44:	6033      	str	r3, [r6, #0]
  currp->state = CH_STATE_CURRENT;
  202e46:	f880 2020 	strb.w	r2, [r0, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  202e4a:	61b0      	str	r0, [r6, #24]
}
  202e4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chSysSwitch(currp, otp);
  202e50:	f7fd ba46 	b.w	2002e0 <_port_switch>
  202e54:	2000096c 	.word	0x2000096c
	...

00202e60 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202e60:	f3ef 8309 	mrs	r3, PSP
    psp += sizeof (struct port_extctx);
  202e64:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202e66:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202e6a:	2300      	movs	r3, #0
  202e6c:	f383 8811 	msr	BASEPRI, r3
}
  202e70:	4770      	bx	lr
  202e72:	bf00      	nop
	...

00202e80 <main>:
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202e80:	4b23      	ldr	r3, [pc, #140]	; (202f10 <main+0x90>)
  rccResetAHB2(~0);
  202e82:	f04f 34ff 	mov.w	r4, #4294967295
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202e86:	4923      	ldr	r1, [pc, #140]	; (202f14 <main+0x94>)
  rccResetAHB2(~0);
  202e88:	2200      	movs	r2, #0
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202e8a:	6918      	ldr	r0, [r3, #16]
  202e8c:	4301      	orrs	r1, r0
  PWR->CR1 |= PWR_CR1_DBP;
  202e8e:	4822      	ldr	r0, [pc, #136]	; (202f18 <main+0x98>)
{
  202e90:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  202e94:	6119      	str	r1, [r3, #16]
  202e96:	b08d      	sub	sp, #52	; 0x34
  202e98:	6919      	ldr	r1, [r3, #16]
  202e9a:	f3c1 010a 	ubfx	r1, r1, #0, #11
  202e9e:	6119      	str	r1, [r3, #16]
  202ea0:	6919      	ldr	r1, [r3, #16]
  rccResetAHB2(~0);
  202ea2:	6959      	ldr	r1, [r3, #20]
  202ea4:	615c      	str	r4, [r3, #20]
  202ea6:	6959      	ldr	r1, [r3, #20]
  202ea8:	615a      	str	r2, [r3, #20]
  202eaa:	6959      	ldr	r1, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
  202eac:	6a19      	ldr	r1, [r3, #32]
  202eae:	f061 5180 	orn	r1, r1, #268435456	; 0x10000000
  202eb2:	6219      	str	r1, [r3, #32]
  202eb4:	6a19      	ldr	r1, [r3, #32]
  202eb6:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
  202eba:	6219      	str	r1, [r3, #32]
  202ebc:	6a19      	ldr	r1, [r3, #32]
  rccResetAPB2(~0);
  202ebe:	6a59      	ldr	r1, [r3, #36]	; 0x24
  202ec0:	625c      	str	r4, [r3, #36]	; 0x24
  202ec2:	6a59      	ldr	r1, [r3, #36]	; 0x24
  202ec4:	625a      	str	r2, [r3, #36]	; 0x24
  202ec6:	6a59      	ldr	r1, [r3, #36]	; 0x24
  PWR->CR1 |= PWR_CR1_DBP;
  202ec8:	6801      	ldr	r1, [r0, #0]
  202eca:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  202ece:	6001      	str	r1, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  202ed0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  202ed2:	f401 7140 	and.w	r1, r1, #768	; 0x300
  202ed6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  202eda:	d003      	beq.n	202ee4 <main+0x64>
    RCC->BDCR = RCC_BDCR_BDRST;
  202edc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  202ee0:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
  202ee2:	671a      	str	r2, [r3, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  202ee4:	4a0a      	ldr	r2, [pc, #40]	; (202f10 <main+0x90>)
  202ee6:	6f13      	ldr	r3, [r2, #112]	; 0x70
  202ee8:	f043 0319 	orr.w	r3, r3, #25
  202eec:	6713      	str	r3, [r2, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  202eee:	6f13      	ldr	r3, [r2, #112]	; 0x70
  202ef0:	079b      	lsls	r3, r3, #30
  202ef2:	d5fc      	bpl.n	202eee <main+0x6e>
  PWR->CSR1 &= ~PWR_CSR1_BRE;
  202ef4:	4c08      	ldr	r4, [pc, #32]	; (202f18 <main+0x98>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
  202ef6:	2100      	movs	r1, #0
  202ef8:	4808      	ldr	r0, [pc, #32]	; (202f1c <main+0x9c>)
  202efa:	6862      	ldr	r2, [r4, #4]
  202efc:	4b08      	ldr	r3, [pc, #32]	; (202f20 <main+0xa0>)
  202efe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  202f02:	6062      	str	r2, [r4, #4]
  202f04:	4602      	mov	r2, r0
  202f06:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202f08:	f103 04c0 	add.w	r4, r3, #192	; 0xc0
  dma.allocated_mask = 0U;
  202f0c:	4805      	ldr	r0, [pc, #20]	; (202f24 <main+0xa4>)
  202f0e:	e00d      	b.n	202f2c <main+0xac>
  202f10:	40023800 	.word	0x40023800
  202f14:	fffff800 	.word	0xfffff800
  202f18:	40007000 	.word	0x40007000
  202f1c:	20000b30 	.word	0x20000b30
  202f20:	08004358 	.word	0x08004358
  202f24:	40026010 	.word	0x40026010
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  202f28:	f853 0c0c 	ldr.w	r0, [r3, #-12]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202f2c:	330c      	adds	r3, #12
  202f2e:	3208      	adds	r2, #8
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  202f30:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202f32:	42a3      	cmp	r3, r4
    dma.streams[i].func = NULL;
  202f34:	f842 1c04 	str.w	r1, [r2, #-4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  202f38:	d1f6      	bne.n	202f28 <main+0xa8>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
  202f3a:	f04f 32ff 	mov.w	r2, #4294967295
  202f3e:	4cc3      	ldr	r4, [pc, #780]	; (20324c <main+0x3cc>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
  202f40:	48c3      	ldr	r0, [pc, #780]	; (203250 <main+0x3d0>)

#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f42:	2160      	movs	r1, #96	; 0x60
  202f44:	4bc3      	ldr	r3, [pc, #780]	; (203254 <main+0x3d4>)
  DMA1->LIFCR = 0xFFFFFFFFU;
  202f46:	60a2      	str	r2, [r4, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
  202f48:	60e2      	str	r2, [r4, #12]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f4a:	f44f 7480 	mov.w	r4, #256	; 0x100
  DMA2->LIFCR = 0xFFFFFFFFU;
  202f4e:	6082      	str	r2, [r0, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
  202f50:	60c2      	str	r2, [r0, #12]
  202f52:	2240      	movs	r2, #64	; 0x40
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f54:	f883 1306 	strb.w	r1, [r3, #774]	; 0x306
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f58:	2080      	movs	r0, #128	; 0x80
  202f5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f5e:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f60:	f44f 7200 	mov.w	r2, #512	; 0x200
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f64:	f883 1307 	strb.w	r1, [r3, #775]	; 0x307
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f68:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f6c:	6018      	str	r0, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f6e:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f72:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f76:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f78:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f7c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f80:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f82:	f44f 6280 	mov.w	r2, #1024	; 0x400
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f86:	f883 130a 	strb.w	r1, [r3, #778]	; 0x30a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f8e:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f90:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f94:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202f98:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202f9c:	601a      	str	r2, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202f9e:	2270      	movs	r2, #112	; 0x70
  202fa0:	f883 1328 	strb.w	r1, [r3, #808]	; 0x328
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fa4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  202fa8:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202fac:	605c      	str	r4, [r3, #4]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fae:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202fb2:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fb6:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202fba:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fbc:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202fc0:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fc4:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202fc8:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202fce:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fd2:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202fd6:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fd8:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202fdc:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fe0:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202fe4:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fe6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202fea:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202fee:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202ff2:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202ff4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202ff8:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202ffc:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202ffe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  203002:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  203006:	22c0      	movs	r2, #192	; 0xc0
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  203008:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  20300c:	6019      	str	r1, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20300e:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  203012:	4a91      	ldr	r2, [pc, #580]	; (203258 <main+0x3d8>)
  203014:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  203018:	4611      	mov	r1, r2
  20301a:	6058      	str	r0, [r3, #4]
    _pal_init_event(i);
  20301c:	2300      	movs	r3, #0
  20301e:	4401      	add	r1, r0
  203020:	e9c2 3300 	strd	r3, r3, [r2]
  for (i = 0; i < 16; i++) {
  203024:	3208      	adds	r2, #8
  203026:	428a      	cmp	r2, r1
  203028:	d1fa      	bne.n	203020 <main+0x1a0>
  sdp->vmt = &vmt;
  20302a:	4c8c      	ldr	r4, [pc, #560]	; (20325c <main+0x3dc>)
  gptp->state  = GPT_STOP;
  20302c:	2501      	movs	r5, #1
  20302e:	4f8c      	ldr	r7, [pc, #560]	; (203260 <main+0x3e0>)
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  203030:	f04f 3cff 	mov.w	ip, #4294967295
  qp->next = qp;
  203034:	f104 060c 	add.w	r6, r4, #12
  pwmp->state    = PWM_STOP;
  203038:	f8df 9228 	ldr.w	r9, [pc, #552]	; 203264 <main+0x3e4>
  20303c:	498a      	ldr	r1, [pc, #552]	; (203268 <main+0x3e8>)
  20303e:	4620      	mov	r0, r4
  GPTD3.tim = STM32_TIM3;
  203040:	4a8a      	ldr	r2, [pc, #552]	; (20326c <main+0x3ec>)
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
  mp->object_size = size;
  mp->align = align;
  203042:	f04f 0804 	mov.w	r8, #4
  iqp->q_counter = 0;
  203046:	6163      	str	r3, [r4, #20]
  203048:	60ca      	str	r2, [r1, #12]
  iqp->q_buffer  = bp;
  20304a:	4a89      	ldr	r2, [pc, #548]	; (203270 <main+0x3f0>)
  20304c:	700d      	strb	r5, [r1, #0]
  20304e:	61a2      	str	r2, [r4, #24]
  gptp->config = NULL;
  203050:	604b      	str	r3, [r1, #4]
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
  203052:	4988      	ldr	r1, [pc, #544]	; (203274 <main+0x3f4>)
  gptp->state  = GPT_STOP;
  203054:	703d      	strb	r5, [r7, #0]
  gptp->config = NULL;
  203056:	607b      	str	r3, [r7, #4]
  203058:	f101 0e0c 	add.w	lr, r1, #12
  sdp->state = SD_STOP;
  20305c:	7225      	strb	r5, [r4, #8]
  20305e:	f889 5000 	strb.w	r5, [r9]
  pwmp->config   = NULL;
  203062:	f8c9 3004 	str.w	r3, [r9, #4]
  pwmp->enabled  = 0;
  203066:	f8c9 300c 	str.w	r3, [r9, #12]
  oqp->q_link    = link;
  20306a:	6524      	str	r4, [r4, #80]	; 0x50
  ch_memcore.basemem = __heap_base__;
  20306c:	f8df a208 	ldr.w	sl, [pc, #520]	; 203278 <main+0x3f8>
  qp->prev = qp;
  203070:	e9c4 6603 	strd	r6, r6, [r4, #12]
  qp->next = qp;
  203074:	f104 0630 	add.w	r6, r4, #48	; 0x30
  qp->prev = qp;
  203078:	e9c4 660c 	strd	r6, r6, [r4, #48]	; 0x30
  GPTD4.tim = STM32_TIM4;
  20307c:	4e7f      	ldr	r6, [pc, #508]	; (20327c <main+0x3fc>)
  20307e:	60fe      	str	r6, [r7, #12]
  PWMD1.channels = STM32_TIM1_CHANNELS;
  203080:	2606      	movs	r6, #6
  ST_ENABLE_STOP();
  203082:	4f7f      	ldr	r7, [pc, #508]	; (203280 <main+0x400>)
  203084:	f889 6010 	strb.w	r6, [r9, #16]
  PWMD1.tim = STM32_TIM1;
  203088:	4e7e      	ldr	r6, [pc, #504]	; (203284 <main+0x404>)
  iqp->q_wrptr   = bp;
  20308a:	e9c4 2208 	strd	r2, r2, [r4, #32]
  20308e:	f8c9 6018 	str.w	r6, [r9, #24]
  iqp->q_top     = bp + size;
  203092:	3210      	adds	r2, #16
  sdp->vmt = &vmt;
  203094:	4e7c      	ldr	r6, [pc, #496]	; (203288 <main+0x408>)
  203096:	61e2      	str	r2, [r4, #28]
  203098:	f840 6b04 	str.w	r6, [r0], #4
  oqp->q_buffer  = bp;
  20309c:	4a7b      	ldr	r2, [pc, #492]	; (20328c <main+0x40c>)
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
  20309e:	6060      	str	r0, [r4, #4]
  oqp->q_counter = size;
  2030a0:	2010      	movs	r0, #16
  oqp->q_buffer  = bp;
  2030a2:	63e2      	str	r2, [r4, #60]	; 0x3c
  oqp->q_counter = size;
  2030a4:	63a0      	str	r0, [r4, #56]	; 0x38
  oqp->q_notify  = onfy;
  2030a6:	487a      	ldr	r0, [pc, #488]	; (203290 <main+0x410>)
  pqp->next = pqp;
  2030a8:	4e7a      	ldr	r6, [pc, #488]	; (203294 <main+0x414>)
  2030aa:	64e0      	str	r0, [r4, #76]	; 0x4c
  SD3.usart = USART3;
  2030ac:	487a      	ldr	r0, [pc, #488]	; (203298 <main+0x418>)
  oqp->q_wrptr   = bp;
  2030ae:	e9c4 2211 	strd	r2, r2, [r4, #68]	; 0x44
  oqp->q_top     = bp + size;
  2030b2:	3210      	adds	r2, #16
  2030b4:	6422      	str	r2, [r4, #64]	; 0x40
  ST_ENABLE_CLOCK();
  2030b6:	4a79      	ldr	r2, [pc, #484]	; (20329c <main+0x41c>)
  iqp->q_link    = link;
  2030b8:	e9c4 340a 	strd	r3, r4, [r4, #40]	; 0x28
  2030bc:	6560      	str	r0, [r4, #84]	; 0x54
  2030be:	700d      	strb	r5, [r1, #0]
  2030c0:	6c10      	ldr	r0, [r2, #64]	; 0x40
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
  2030c2:	614b      	str	r3, [r1, #20]
  2030c4:	4328      	orrs	r0, r5
  spip->config = NULL;
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
  2030c6:	e9c1 3301 	strd	r3, r3, [r1, #4]

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = NULL;
  SPID1.dmatx     = NULL;
  2030ca:	e9c1 3308 	strd	r3, r3, [r1, #32]
  2030ce:	6410      	str	r0, [r2, #64]	; 0x40
  2030d0:	6e10      	ldr	r0, [r2, #96]	; 0x60
  2030d2:	4328      	orrs	r0, r5
  2030d4:	6610      	str	r0, [r2, #96]	; 0x60
  2030d6:	6e12      	ldr	r2, [r2, #96]	; 0x60
  qp->next = qp;
  2030d8:	4a71      	ldr	r2, [pc, #452]	; (2032a0 <main+0x420>)
  pqp->prio = (tprio_t)0;
  2030da:	e9c6 6301 	strd	r6, r3, [r6, #4]
  ST_ENABLE_STOP();
  2030de:	68b8      	ldr	r0, [r7, #8]
  2030e0:	4328      	orrs	r0, r5
  ch.rlist.older = (thread_t *)&ch.rlist;
  2030e2:	e9c6 6604 	strd	r6, r6, [r6, #16]
  2030e6:	60b8      	str	r0, [r7, #8]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  2030e8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
  2030ec:	4f6d      	ldr	r7, [pc, #436]	; (2032a4 <main+0x424>)
  qp->prev = qp;
  2030ee:	e9c1 ee03 	strd	lr, lr, [r1, #12]
  SD3.clock = STM32_USART3CLK;
  2030f2:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 2032a8 <main+0x428>
  qp->next = qp;
  2030f6:	f107 0b0c 	add.w	fp, r7, #12
  2030fa:	f8c4 e058 	str.w	lr, [r4, #88]	; 0x58
  SPID1.spi       = SPI1;
  2030fe:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 2032ac <main+0x42c>
  203102:	f8c1 e01c 	str.w	lr, [r1, #28]
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_STREAM) |
  203106:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 2032b0 <main+0x430>
  20310a:	f8c1 e028 	str.w	lr, [r1, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_STREAM) |
  20310e:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
  203112:	f8c1 e02c 	str.w	lr, [r1, #44]	; 0x2c
  203116:	216b      	movs	r1, #107	; 0x6b
  203118:	6281      	str	r1, [r0, #40]	; 0x28
  ch.vtlist.dlist.next = &ch.vtlist.dlist;
  20311a:	f106 011c 	add.w	r1, r6, #28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  20311e:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
  203122:	6183      	str	r3, [r0, #24]
  STM32_ST_TIM->CCR[0] = 0;
  203124:	6343      	str	r3, [r0, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
  203126:	60c3      	str	r3, [r0, #12]
  STM32_ST_TIM->CR2    = 0;
  203128:	6043      	str	r3, [r0, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  20312a:	6145      	str	r5, [r0, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
  20312c:	6005      	str	r5, [r0, #0]
  tmp->cumulative = (rttime_t)0;
  20312e:	4645      	mov	r5, r8
  pqp->next = pqp;
  203130:	6036      	str	r6, [r6, #0]
  ch.vtlist.dlist.prev = &ch.vtlist.dlist;
  203132:	e9c6 1107 	strd	r1, r1, [r6, #28]
  mp->provider = provider;
  203136:	495f      	ldr	r1, [pc, #380]	; (2032b4 <main+0x434>)
  203138:	6093      	str	r3, [r2, #8]
  20313a:	6211      	str	r1, [r2, #32]
  20313c:	6391      	str	r1, [r2, #56]	; 0x38
  20313e:	495e      	ldr	r1, [pc, #376]	; (2032b8 <main+0x438>)
  mp->next = NULL;
  203140:	6153      	str	r3, [r2, #20]
  203142:	f8ca 1000 	str.w	r1, [sl]
  ch_memcore.topmem  = __heap_end__;
  203146:	495d      	ldr	r1, [pc, #372]	; (2032bc <main+0x43c>)
  203148:	62d3      	str	r3, [r2, #44]	; 0x2c
  20314a:	f8ca 1004 	str.w	r1, [sl, #4]
  20314e:	495c      	ldr	r1, [pc, #368]	; (2032c0 <main+0x440>)
  ch.vtlist.lasttime = (systime_t)0;
  203150:	62b3      	str	r3, [r6, #40]	; 0x28
  203152:	6039      	str	r1, [r7, #0]
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
  203154:	f102 0110 	add.w	r1, r2, #16
  203158:	617b      	str	r3, [r7, #20]
  20315a:	6111      	str	r1, [r2, #16]
  mp->object_size = size;
  20315c:	2114      	movs	r1, #20
  mp->align = align;
  20315e:	f8c2 801c 	str.w	r8, [r2, #28]
  mp->object_size = size;
  203162:	6191      	str	r1, [r2, #24]
  203164:	f102 0124 	add.w	r1, r2, #36	; 0x24
  mp->align = align;
  203168:	f8c2 8034 	str.w	r8, [r2, #52]	; 0x34
  20316c:	6251      	str	r1, [r2, #36]	; 0x24
  20316e:	f102 0128 	add.w	r1, r2, #40	; 0x28
  ch.tm.offset = (rtcnt_t)0;
  203172:	6773      	str	r3, [r6, #116]	; 0x74
  203174:	6291      	str	r1, [r2, #40]	; 0x28
  mp->object_size = size;
  203176:	211c      	movs	r1, #28
  ch.vtlist.dlist.delta = (sysinterval_t)-1;
  203178:	f8c6 c024 	str.w	ip, [r6, #36]	; 0x24
  20317c:	6311      	str	r1, [r2, #48]	; 0x30
  20317e:	f102 013c 	add.w	r1, r2, #60	; 0x3c
  tmp->best       = (rtcnt_t)-1;
  203182:	f8cd c018 	str.w	ip, [sp, #24]
  203186:	63d1      	str	r1, [r2, #60]	; 0x3c
  203188:	f102 0140 	add.w	r1, r2, #64	; 0x40
  20318c:	6411      	str	r1, [r2, #64]	; 0x40
  20318e:	f102 0144 	add.w	r1, r2, #68	; 0x44
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
  203192:	e9c7 3301 	strd	r3, r3, [r7, #4]
  qp->prev = qp;
  203196:	e9c2 2200 	strd	r2, r2, [r2]
  tmp->last       = (rtcnt_t)0;
  20319a:	e9cd 3307 	strd	r3, r3, [sp, #28]
  20319e:	6451      	str	r1, [r2, #68]	; 0x44
  tmp->cumulative = (rttime_t)0;
  2031a0:	2200      	movs	r2, #0
  2031a2:	e9c7 bb03 	strd	fp, fp, [r7, #12]
  tmp->n          = (ucnt_t)0;
  2031a6:	9309      	str	r3, [sp, #36]	; 0x24
  tmp->cumulative = (rttime_t)0;
  2031a8:	2300      	movs	r3, #0
  2031aa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    chTMStartMeasurementX(&tm);
  2031ae:	a806      	add	r0, sp, #24
  2031b0:	f7fd fa76 	bl	2006a0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
  2031b4:	f7fd fa7c 	bl	2006b0 <chTMStopMeasurementX>
  } while (i > 0U);
  2031b8:	3d01      	subs	r5, #1
  2031ba:	d1f8      	bne.n	2031ae <main+0x32e>
  ch.tm.offset = tm.best;
  2031bc:	9a06      	ldr	r2, [sp, #24]
  REG_INSERT(tp);
  2031be:	4b41      	ldr	r3, [pc, #260]	; (2032c4 <main+0x444>)
  2031c0:	6772      	str	r2, [r6, #116]	; 0x74
  tp->hdr.pqueue.prio = prio;
  2031c2:	2280      	movs	r2, #128	; 0x80
  REG_INSERT(tp);
  2031c4:	6970      	ldr	r0, [r6, #20]
  lp->next = lp;
  2031c6:	f103 0728 	add.w	r7, r3, #40	; 0x28
  tp->hdr.pqueue.prio = prio;
  2031ca:	63b2      	str	r2, [r6, #56]	; 0x38
  qp->next = qp;
  2031cc:	f103 012c 	add.w	r1, r3, #44	; 0x2c
  tp->realprio        = prio;
  2031d0:	66f2      	str	r2, [r6, #108]	; 0x6c
  tp->refs            = (trefs_t)1;
  2031d2:	2201      	movs	r2, #1
  tp->name            = name;
  2031d4:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 2032c8 <main+0x448>
  tp->flags           = CH_FLAG_MODE_STATIC;
  2031d8:	f886 5051 	strb.w	r5, [r6, #81]	; 0x51
  REG_INSERT(tp);
  2031dc:	6436      	str	r6, [r6, #64]	; 0x40
  2031de:	6470      	str	r0, [r6, #68]	; 0x44
  tp->refs            = (trefs_t)1;
  2031e0:	f886 2052 	strb.w	r2, [r6, #82]	; 0x52
  tp->name            = name;
  2031e4:	f8c6 c048 	str.w	ip, [r6, #72]	; 0x48
  tp->epending        = (eventmask_t)0;
  2031e8:	e9c6 5519 	strd	r5, r5, [r6, #100]	; 0x64
  REG_INSERT(tp);
  2031ec:	6103      	str	r3, [r0, #16]
  lp->next = lp;
  2031ee:	65b7      	str	r7, [r6, #88]	; 0x58
  2031f0:	2720      	movs	r7, #32
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
  2031f2:	f886 2050 	strb.w	r2, [r6, #80]	; 0x50
  currp->wabase = NULL;
  2031f6:	64f5      	str	r5, [r6, #76]	; 0x4c
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
  2031f8:	e9c6 3305 	strd	r3, r3, [r6, #20]
  qp->prev = qp;
  2031fc:	e9c6 1117 	strd	r1, r1, [r6, #92]	; 0x5c
  203200:	f387 8811 	msr	BASEPRI, r7
  __ASM volatile ("cpsie i" : : : "memory");
  203204:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  203206:	4b31      	ldr	r3, [pc, #196]	; (2032cc <main+0x44c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  203208:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
  20320c:	4830      	ldr	r0, [pc, #192]	; (2032d0 <main+0x450>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  20320e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DWT->LAR = 0xC5ACCE55U;
  203212:	4930      	ldr	r1, [pc, #192]	; (2032d4 <main+0x454>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  203214:	ea0c 0c0e 	and.w	ip, ip, lr
  reg_value  =  (reg_value                                   |
  203218:	ea4c 0000 	orr.w	r0, ip, r0
  SCB->AIRCR =  reg_value;
  20321c:	60d8      	str	r0, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  20321e:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
  203222:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
  203226:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
  20322a:	482b      	ldr	r0, [pc, #172]	; (2032d8 <main+0x458>)
  20322c:	f8c1 0fb0 	str.w	r0, [r1, #4016]	; 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  203230:	6808      	ldr	r0, [r1, #0]
  203232:	4310      	orrs	r0, r2
  203234:	6008      	str	r0, [r1, #0]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  203236:	2110      	movs	r1, #16
  203238:	77d9      	strb	r1, [r3, #31]
  20323a:	f883 7022 	strb.w	r7, [r3, #34]	; 0x22
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20323e:	f385 8811 	msr	BASEPRI, r5
  __ASM volatile ("cpsie i" : : : "memory");
  203242:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  203244:	f387 8811 	msr	BASEPRI, r7
  203248:	e048      	b.n	2032dc <main+0x45c>
  20324a:	bf00      	nop
  20324c:	40026000 	.word	0x40026000
  203250:	40026400 	.word	0x40026400
  203254:	e000e100 	.word	0xe000e100
  203258:	200008e8 	.word	0x200008e8
  20325c:	20000858 	.word	0x20000858
  203260:	20000810 	.word	0x20000810
  203264:	20000828 	.word	0x20000828
  203268:	20000800 	.word	0x20000800
  20326c:	40000400 	.word	0x40000400
  203270:	2000177c 	.word	0x2000177c
  203274:	200008b8 	.word	0x200008b8
  203278:	20000b08 	.word	0x20000b08
  20327c:	40000800 	.word	0x40000800
  203280:	e0042000 	.word	0xe0042000
  203284:	40010000 	.word	0x40010000
  203288:	080047a4 	.word	0x080047a4
  20328c:	2000178c 	.word	0x2000178c
  203290:	00200611 	.word	0x00200611
  203294:	2000096c 	.word	0x2000096c
  203298:	40004800 	.word	0x40004800
  20329c:	40023800 	.word	0x40023800
  2032a0:	200009e4 	.word	0x200009e4
  2032a4:	20000b14 	.word	0x20000b14
  2032a8:	0337f980 	.word	0x0337f980
  2032ac:	40013000 	.word	0x40013000
  2032b0:	06010016 	.word	0x06010016
  2032b4:	00200741 	.word	0x00200741
  2032b8:	200200d0 	.word	0x200200d0
  2032bc:	20080000 	.word	0x20080000
  2032c0:	00200701 	.word	0x00200701
  2032c4:	2000099c 	.word	0x2000099c
  2032c8:	0800440c 	.word	0x0800440c
  2032cc:	e000ed00 	.word	0xe000ed00
  2032d0:	05fa0300 	.word	0x05fa0300
  2032d4:	e0001000 	.word	0xe0001000
  2032d8:	c5acce55 	.word	0xc5acce55
  tp->wabase = tdp->wbase;
  2032dc:	4bd6      	ldr	r3, [pc, #856]	; (203638 <main+0x7b8>)
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2032de:	f103 016c 	add.w	r1, r3, #108	; 0x6c
  REG_INSERT(tp);
  2032e2:	f103 0090 	add.w	r0, r3, #144	; 0x90
  tp->hdr.pqueue.prio = prio;
  2032e6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2032ea:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  2032ee:	49d3      	ldr	r1, [pc, #844]	; (20363c <main+0x7bc>)
  tp->realprio        = prio;
  2032f0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2032f4:	66d9      	str	r1, [r3, #108]	; 0x6c
  2032f6:	49d2      	ldr	r1, [pc, #840]	; (203640 <main+0x7c0>)
  tp->refs            = (trefs_t)1;
  2032f8:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  2032fc:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  tp->state           = CH_STATE_WTSTART;
  203300:	2102      	movs	r1, #2
  REG_INSERT(tp);
  203302:	6972      	ldr	r2, [r6, #20]
  tp->state           = CH_STATE_WTSTART;
  203304:	f8a3 10b0 	strh.w	r1, [r3, #176]	; 0xb0
  tp->name            = name;
  203308:	49ce      	ldr	r1, [pc, #824]	; (203644 <main+0x7c4>)
  REG_INSERT(tp);
  20330a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  tp->wabase = tdp->wbase;
  20330e:	f8c3 30ac 	str.w	r3, [r3, #172]	; 0xac
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  203312:	671d      	str	r5, [r3, #112]	; 0x70
  REG_INSERT(tp);
  203314:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
  tp->name            = name;
  203318:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
  tp->epending        = (eventmask_t)0;
  20331c:	e9c3 5531 	strd	r5, r5, [r3, #196]	; 0xc4
  REG_INSERT(tp);
  203320:	6110      	str	r0, [r2, #16]
  qp->next = qp;
  203322:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
  203326:	6170      	str	r0, [r6, #20]
  qp->prev = qp;
  203328:	e9c3 222f 	strd	r2, r2, [r3, #188]	; 0xbc
  lp->next = lp;
  20332c:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
  203330:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  chSchWakeupS(tp, MSG_OK);
  203334:	f7fe f9ec 	bl	201710 <chSchWakeupS.constprop.0>
  203338:	f385 8811 	msr	BASEPRI, r5
  20333c:	f387 8811 	msr	BASEPRI, r7
  if (sdp->state == SD_STOP) {
  203340:	7a23      	ldrb	r3, [r4, #8]
  203342:	2b01      	cmp	r3, #1
  203344:	f000 8387 	beq.w	203a56 <main+0xbd6>
    brr = (uint32_t)(sdp->clock / config->speed);
  203348:	6da3      	ldr	r3, [r4, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  20334a:	f04f 0a40 	mov.w	sl, #64	; 0x40
    brr = (uint32_t)(sdp->clock / config->speed);
  20334e:	4abe      	ldr	r2, [pc, #760]	; (203648 <main+0x7c8>)
  u->CR3 = config->cr3 | USART_CR3_EIE;
  203350:	2701      	movs	r7, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  203352:	f240 112d 	movw	r1, #301	; 0x12d
  sdp->state = SD_READY;
  203356:	f04f 0b02 	mov.w	fp, #2
    brr = (uint32_t)(sdp->clock / config->speed);
  20335a:	fba2 2303 	umull	r2, r3, r2, r3
  20335e:	2600      	movs	r6, #0
  203360:	0c1a      	lsrs	r2, r3, #16
  USART_TypeDef *u = sdp->usart;
  203362:	6d63      	ldr	r3, [r4, #84]	; 0x54
  u->BRR = brr;
  203364:	60da      	str	r2, [r3, #12]
  u->ICR = 0xFFFFFFFFU;
  203366:	f04f 32ff 	mov.w	r2, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  20336a:	f8c3 a004 	str.w	sl, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
  20336e:	609f      	str	r7, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  203370:	6019      	str	r1, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
  203372:	621a      	str	r2, [r3, #32]
  203374:	f884 b008 	strb.w	fp, [r4, #8]
    sdp->rxmask = 0xFF;
  203378:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
  20337c:	f386 8811 	msr	BASEPRI, r6
void Uart_Init(void)
{
  // запускаем драйвер в работу
  sdStart(uart3, &uart_conf);
  // Переводим ноги в состояние Rx, Tx
  palSetPadMode( GPIOD, 8, PAL_MODE_ALTERNATE(7) );
  203380:	48b2      	ldr	r0, [pc, #712]	; (20364c <main+0x7cc>)
  203382:	f240 3282 	movw	r2, #898	; 0x382
  203386:	f44f 7180 	mov.w	r1, #256	; 0x100
    palSetLineMode(LINE_LED1, PAL_MODE_OUTPUT_PUSHPULL);
  20338a:	4cb1      	ldr	r4, [pc, #708]	; (203650 <main+0x7d0>)
  20338c:	f7fd f840 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode( GPIOD, 9, PAL_MODE_ALTERNATE(7) );
  203390:	f240 3282 	movw	r2, #898	; 0x382
  203394:	f44f 7100 	mov.w	r1, #512	; 0x200
  203398:	f04f 0820 	mov.w	r8, #32
  20339c:	f7fd f838 	bl	200410 <_pal_lld_setgroupmode>
  mbp->buffer = buf;
  2033a0:	4bac      	ldr	r3, [pc, #688]	; (203654 <main+0x7d4>)
  2033a2:	4aad      	ldr	r2, [pc, #692]	; (203658 <main+0x7d8>)
  2033a4:	4620      	mov	r0, r4
  2033a6:	4639      	mov	r1, r7
  mbp->cnt    = (size_t)0;
  2033a8:	611e      	str	r6, [r3, #16]
  mbp->buffer = buf;
  2033aa:	601a      	str	r2, [r3, #0]
  mbp->reset  = false;
  2033ac:	751e      	strb	r6, [r3, #20]
  mbp->wrptr  = buf;
  2033ae:	e9c3 2202 	strd	r2, r2, [r3, #8]
  mbp->top    = &buf[n];
  2033b2:	f502 72c8 	add.w	r2, r2, #400	; 0x190
  2033b6:	605a      	str	r2, [r3, #4]
  qp->next = qp;
  2033b8:	f103 0218 	add.w	r2, r3, #24
  qp->prev = qp;
  2033bc:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  2033c0:	f103 0220 	add.w	r2, r3, #32
  qp->prev = qp;
  2033c4:	e9c3 2208 	strd	r2, r2, [r3, #32]
  2033c8:	463a      	mov	r2, r7
  2033ca:	f7fd f821 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED2, PAL_MODE_OUTPUT_PUSHPULL);
  2033ce:	463a      	mov	r2, r7
  2033d0:	2180      	movs	r1, #128	; 0x80
  2033d2:	f7fd f81d 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED3, PAL_MODE_OUTPUT_PUSHPULL);
  2033d6:	463a      	mov	r2, r7
  2033d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  2033dc:	f7fd f818 	bl	200410 <_pal_lld_setgroupmode>
  2033e0:	f388 8811 	msr	BASEPRI, r8
  gptp->config = config;
  2033e4:	4a9d      	ldr	r2, [pc, #628]	; (20365c <main+0x7dc>)
  2033e6:	4b9e      	ldr	r3, [pc, #632]	; (203660 <main+0x7e0>)
  gpt_lld_start(gptp);
  2033e8:	4610      	mov	r0, r2
  gptp->config = config;
  2033ea:	6053      	str	r3, [r2, #4]
  gpt_lld_start(gptp);
  2033ec:	f7fd f8b8 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  2033f0:	4a9a      	ldr	r2, [pc, #616]	; (20365c <main+0x7dc>)
  2033f2:	f882 b000 	strb.w	fp, [r2]
  2033f6:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(DB8_GPIO_Port,DB8_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2033fa:	4894      	ldr	r0, [pc, #592]	; (20364c <main+0x7cc>)
  2033fc:	463a      	mov	r2, r7
  2033fe:	4639      	mov	r1, r7
  203400:	f7fd f806 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB9_GPIO_Port,DB9_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203404:	463a      	mov	r2, r7
  203406:	4659      	mov	r1, fp
  203408:	f7fd f802 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB10_GPIO_Port,DB10_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20340c:	463a      	mov	r2, r7
  20340e:	2104      	movs	r1, #4
  203410:	f7fc fffe 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB11_GPIO_Port,DB11_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203414:	463a      	mov	r2, r7
  203416:	2108      	movs	r1, #8
  203418:	f7fc fffa 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB12_GPIO_Port,DB12_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20341c:	463a      	mov	r2, r7
  20341e:	2110      	movs	r1, #16
  203420:	f7fc fff6 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB13_GPIO_Port,DB13_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203424:	463a      	mov	r2, r7
  203426:	4641      	mov	r1, r8
  203428:	f7fc fff2 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB14_GPIO_Port,DB14_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20342c:	463a      	mov	r2, r7
  20342e:	4651      	mov	r1, sl
  203430:	f7fc ffee 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB15_GPIO_Port,DB15_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203434:	463a      	mov	r2, r7
  203436:	2180      	movs	r1, #128	; 0x80
  203438:	f7fc ffea 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(CS_GPIO_Port,CS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20343c:	4620      	mov	r0, r4
  20343e:	463a      	mov	r2, r7
  203440:	2110      	movs	r1, #16
  203442:	f7fc ffe5 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RESET_GPIO_Port,RESET_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203446:	463a      	mov	r2, r7
  203448:	4641      	mov	r1, r8
  20344a:	f7fc ffe1 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RS_GPIO_Port,RS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20344e:	463a      	mov	r2, r7
  203450:	4651      	mov	r1, sl
  203452:	f7fc ffdd 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  203456:	463a      	mov	r2, r7
  203458:	4659      	mov	r1, fp
  20345a:	f7fc ffd9 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
  20345e:	463a      	mov	r2, r7
  203460:	2104      	movs	r1, #4
  203462:	f7fc ffd5 	bl	200410 <_pal_lld_setgroupmode>
	TFT_Send_Cmd(0x01);        //Software Reset
  203466:	4638      	mov	r0, r7
    RESET_Hi;
  203468:	f8a4 8018 	strh.w	r8, [r4, #24]
	TFT_Send_Cmd(0x01);        //Software Reset
  20346c:	f7fd fef8 	bl	201260 <TFT_Send_Cmd>
  203470:	f388 8811 	msr	BASEPRI, r8
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  203474:	497b      	ldr	r1, [pc, #492]	; (203664 <main+0x7e4>)
  203476:	2008      	movs	r0, #8
  203478:	f7fd fc72 	bl	200d60 <chSchGoSleepTimeoutS>
  20347c:	f386 8811 	msr	BASEPRI, r6
	TFT_Send_Cmd(0xC0);		//?????? ???????? ?????? ?????
  203480:	20c0      	movs	r0, #192	; 0xc0
		MAX_X = 319;
  203482:	4c79      	ldr	r4, [pc, #484]	; (203668 <main+0x7e8>)
	TFT_Send_Cmd(0xC0);		//?????? ???????? ?????? ?????
  203484:	f7fd feec 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x25);	
  203488:	2025      	movs	r0, #37	; 0x25
  20348a:	f7fd ff09 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC1);		//????????? step up ???????????????
  20348e:	20c1      	movs	r0, #193	; 0xc1
  203490:	f7fd fee6 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x11);
  203494:	2011      	movs	r0, #17
  203496:	f7fd ff03 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC5);		//????????????? ???????????? ????????? VCOMH - VCOML = 5.2V
  20349a:	20c5      	movs	r0, #197	; 0xc5
  20349c:	f7fd fee0 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x2B);	        //VCOMH = 3.825
  2034a0:	202b      	movs	r0, #43	; 0x2b
  2034a2:	f7fd fefd 	bl	2012a0 <TFT_Write_Data>
	TFT_Write_Data(0x2B);  	//VCOML = -1.375
  2034a6:	202b      	movs	r0, #43	; 0x2b
  2034a8:	f7fd fefa 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC7);		//?? Vcom ?? ???? ???, ? ??? ?? ?????? offset ??? ????
  2034ac:	20c7      	movs	r0, #199	; 0xc7
  2034ae:	f7fd fed7 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x86);        //VML=58 VMH=58
  2034b2:	2086      	movs	r0, #134	; 0x86
  2034b4:	f7fd fef4 	bl	2012a0 <TFT_Write_Data>
  TFT_Send_Cmd(0x36);
  2034b8:	2036      	movs	r0, #54	; 0x36
  2034ba:	f7fd fed1 	bl	201260 <TFT_Send_Cmd>
		case 1: TFT_Write_Data(0x28);
  2034be:	2028      	movs	r0, #40	; 0x28
  2034c0:	f7fd feee 	bl	2012a0 <TFT_Write_Data>
		MAX_X = 319;
  2034c4:	f240 133f 	movw	r3, #319	; 0x13f
		MAX_Y = 239;
  2034c8:	22ef      	movs	r2, #239	; 0xef
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  2034ca:	203a      	movs	r0, #58	; 0x3a
		MAX_X = 319;
  2034cc:	6023      	str	r3, [r4, #0]
		MAX_Y = 239;
  2034ce:	4b67      	ldr	r3, [pc, #412]	; (20366c <main+0x7ec>)
  2034d0:	601a      	str	r2, [r3, #0]
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  2034d2:	f7fd fec5 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x05);
  2034d6:	2005      	movs	r0, #5
  2034d8:	f7fd fee2 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xB1);
  2034dc:	20b1      	movs	r0, #177	; 0xb1
  2034de:	f7fd febf 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x00);
  2034e2:	4630      	mov	r0, r6
  2034e4:	f7fd fedc 	bl	2012a0 <TFT_Write_Data>
	TFT_Write_Data(0x18);	 //Frame Rate 79Hz
  2034e8:	2018      	movs	r0, #24
  2034ea:	f7fd fed9 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xB6);
  2034ee:	20b6      	movs	r0, #182	; 0xb6
  2034f0:	f7fd feb6 	bl	201260 <TFT_Send_Cmd>
	TFT_Write_Data(0x0A);
  2034f4:	200a      	movs	r0, #10
  2034f6:	f7fd fed3 	bl	2012a0 <TFT_Write_Data>
	TFT_Write_Data(0x82);//??????? ??? ?????????? ?????????? ???? ???????? ????? - 1, ?????? - 0,
  2034fa:	2082      	movs	r0, #130	; 0x82
  2034fc:	f7fd fed0 	bl	2012a0 <TFT_Write_Data>
	TFT_Write_Data(0x27);
  203500:	2027      	movs	r0, #39	; 0x27
  203502:	f7fd fecd 	bl	2012a0 <TFT_Write_Data>
	TFT_Send_Cmd(0x11);
  203506:	2011      	movs	r0, #17
  203508:	f7fd feaa 	bl	201260 <TFT_Send_Cmd>
  20350c:	f388 8811 	msr	BASEPRI, r8
  203510:	4957      	ldr	r1, [pc, #348]	; (203670 <main+0x7f0>)
  203512:	2008      	movs	r0, #8
  203514:	f7fd fc24 	bl	200d60 <chSchGoSleepTimeoutS>
  203518:	f386 8811 	msr	BASEPRI, r6
	TFT_Send_Cmd(0x29);
  20351c:	2029      	movs	r0, #41	; 0x29
  20351e:	f7fd fe9f 	bl	201260 <TFT_Send_Cmd>
  menu1=malloc(sizeof(node_t));
  203522:	4640      	mov	r0, r8
  203524:	f000 faa8 	bl	203a78 <malloc>
  menu1->text="Motor Forward";
  203528:	4b52      	ldr	r3, [pc, #328]	; (203674 <main+0x7f4>)
  menu1->prev=NULL;
  20352a:	6086      	str	r6, [r0, #8]
  menu1->text="Motor Forward";
  20352c:	6003      	str	r3, [r0, #0]
  menu1->parent=NULL;
  20352e:	6106      	str	r6, [r0, #16]
  menu1->text="Motor Forward";
  203530:	9002      	str	r0, [sp, #8]
  menu1->next=malloc(sizeof(node_t));
  203532:	4640      	mov	r0, r8
  203534:	f000 faa0 	bl	203a78 <malloc>
  203538:	9a02      	ldr	r2, [sp, #8]
  20353a:	9003      	str	r0, [sp, #12]
  20353c:	60d0      	str	r0, [r2, #12]
  menu1->child=malloc(sizeof(node_t));
  20353e:	4640      	mov	r0, r8
  203540:	f000 fa9a 	bl	203a78 <malloc>
  menu1->cmd=1;
  203544:	9a02      	ldr	r2, [sp, #8]
  menu1->y_pos=40;
  203546:	2114      	movs	r1, #20
  203548:	f04f 0c28 	mov.w	ip, #40	; 0x28
  menu2->child=NULL;
  20354c:	9b03      	ldr	r3, [sp, #12]
  menu1->child=malloc(sizeof(node_t));
  20354e:	6150      	str	r0, [r2, #20]
  menu1->cmd=1;
  203550:	7117      	strb	r7, [r2, #4]
  menu2->prev=menu1;
  203552:	609a      	str	r2, [r3, #8]
  menu1->y_pos=40;
  203554:	9203      	str	r2, [sp, #12]
  menu2->text="Motor Speed";
  203556:	9302      	str	r3, [sp, #8]
  menu1->y_pos=40;
  203558:	e9c2 1c06 	strd	r1, ip, [r2, #24]
  menu1_1->text="Menu 1_1";
  20355c:	f8df c118 	ldr.w	ip, [pc, #280]	; 203678 <main+0x7f8>
  menu1_1->child=NULL;
  203560:	e9c0 2604 	strd	r2, r6, [r0, #16]
  menu1_1->text="Menu 1_1";
  203564:	f8c0 c000 	str.w	ip, [r0]
  menu1_1->next=NULL;
  203568:	e9c0 6602 	strd	r6, r6, [r0, #8]
  menu2->text="Motor Speed";
  20356c:	4843      	ldr	r0, [pc, #268]	; (20367c <main+0x7fc>)
  menu2->parent=NULL;
  20356e:	e9c3 6604 	strd	r6, r6, [r3, #16]
  menu2->text="Motor Speed";
  203572:	6018      	str	r0, [r3, #0]
  menu2->next=malloc(sizeof(node_t));
  203574:	4640      	mov	r0, r8
  203576:	f000 fa7f 	bl	203a78 <malloc>
  menu2->x_pos=20;
  20357a:	9b02      	ldr	r3, [sp, #8]
  20357c:	2114      	movs	r1, #20
  current=menu1;
  20357e:	9a03      	ldr	r2, [sp, #12]
  menu2->next=malloc(sizeof(node_t));
  203580:	60d8      	str	r0, [r3, #12]
  menu3->x_pos=20;
  203582:	6181      	str	r1, [r0, #24]
  menu2->x_pos=20;
  203584:	6199      	str	r1, [r3, #24]
  menu2->y_pos=100;
  203586:	2164      	movs	r1, #100	; 0x64
  menu2->cmd=2;
  203588:	f883 b004 	strb.w	fp, [r3, #4]
  menu2->y_pos=100;
  20358c:	61d9      	str	r1, [r3, #28]
  menu3->y_pos=160;
  20358e:	21a0      	movs	r1, #160	; 0xa0
  menu3->next=NULL;
  203590:	e9c0 3602 	strd	r3, r6, [r0, #8]
  menu3->text="Motor Stop";
  203594:	4b3a      	ldr	r3, [pc, #232]	; (203680 <main+0x800>)
  menu3->y_pos=160;
  203596:	61c1      	str	r1, [r0, #28]
  menu3->text="Motor Stop";
  203598:	6003      	str	r3, [r0, #0]
  menu3->cmd=3;
  20359a:	2303      	movs	r3, #3
  current=menu1;
  20359c:	4939      	ldr	r1, [pc, #228]	; (203684 <main+0x804>)
  menu3->cmd=3;
  20359e:	7103      	strb	r3, [r0, #4]
  current=menu1;
  2035a0:	600a      	str	r2, [r1, #0]
  menu3->parent=NULL;
  2035a2:	e9c0 6604 	strd	r6, r6, [r0, #16]
  Menu_Disp();
  2035a6:	f7fe f873 	bl	201690 <Menu_Disp>
  Cursor();
  2035aa:	f7fe f841 	bl	201630 <Cursor>
  2035ae:	f388 8811 	msr	BASEPRI, r8
  gptp->config = config;
  2035b2:	4b35      	ldr	r3, [pc, #212]	; (203688 <main+0x808>)
  2035b4:	4a35      	ldr	r2, [pc, #212]	; (20368c <main+0x80c>)
  gpt_lld_start(gptp);
  2035b6:	4618      	mov	r0, r3
  gptp->config = config;
  2035b8:	605a      	str	r2, [r3, #4]
  gpt_lld_start(gptp);
  2035ba:	f7fc ffd1 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  2035be:	4b32      	ldr	r3, [pc, #200]	; (203688 <main+0x808>)
  2035c0:	f883 b000 	strb.w	fp, [r3]
  2035c4:	f386 8811 	msr	BASEPRI, r6
  uint8_t arg = 5;
  2035c8:	f04f 0b05 	mov.w	fp, #5
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  2035cc:	4652      	mov	r2, sl
  2035ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
  2035d2:	482f      	ldr	r0, [pc, #188]	; (203690 <main+0x810>)
  uint8_t arg = 5;
  2035d4:	f88d b018 	strb.w	fp, [sp, #24]
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  2035d8:	f7fc ff1a 	bl	200410 <_pal_lld_setgroupmode>
  2035dc:	f388 8811 	msr	BASEPRI, r8
  palEnablePadEvent(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
  2035e0:	210a      	movs	r1, #10
  2035e2:	463a      	mov	r2, r7
  2035e4:	f7fc ff84 	bl	2004f0 <_pal_lld_enablepadevent>
  2035e8:	f386 8811 	msr	BASEPRI, r6
  2035ec:	f388 8811 	msr	BASEPRI, r8
  2035f0:	4b28      	ldr	r3, [pc, #160]	; (203694 <main+0x814>)
  2035f2:	aa06      	add	r2, sp, #24
  2035f4:	655a      	str	r2, [r3, #84]	; 0x54
  pep->cb = cb;
  2035f6:	4a28      	ldr	r2, [pc, #160]	; (203698 <main+0x818>)
  2035f8:	651a      	str	r2, [r3, #80]	; 0x50
  2035fa:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(DOWN_GPIO_Port, DOWN_Pin, PAL_MODE_INPUT_PULLDOWN);
  2035fe:	2108      	movs	r1, #8
  203600:	4652      	mov	r2, sl
  203602:	4823      	ldr	r0, [pc, #140]	; (203690 <main+0x810>)
  203604:	f7fc ff04 	bl	200410 <_pal_lld_setgroupmode>
  203608:	f388 8811 	msr	BASEPRI, r8
  palEnablePadEvent(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
  20360c:	2303      	movs	r3, #3
  20360e:	463a      	mov	r2, r7
  203610:	4619      	mov	r1, r3
  203612:	f7fc ff6d 	bl	2004f0 <_pal_lld_enablepadevent>
  203616:	f386 8811 	msr	BASEPRI, r6
  20361a:	f388 8811 	msr	BASEPRI, r8
  pep->arg = arg;
  20361e:	4b1d      	ldr	r3, [pc, #116]	; (203694 <main+0x814>)
  203620:	a906      	add	r1, sp, #24
  203622:	461a      	mov	r2, r3
  203624:	61d9      	str	r1, [r3, #28]
  pep->cb = cb;
  203626:	4b1d      	ldr	r3, [pc, #116]	; (20369c <main+0x81c>)
  203628:	6193      	str	r3, [r2, #24]
  20362a:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(LEFT_GPIO_Port, LEFT_Pin, PAL_MODE_INPUT_PULLDOWN);
  20362e:	481c      	ldr	r0, [pc, #112]	; (2036a0 <main+0x820>)
  203630:	4652      	mov	r2, sl
  203632:	4639      	mov	r1, r7
  203634:	e036      	b.n	2036a4 <main+0x824>
  203636:	bf00      	nop
  203638:	20000a30 	.word	0x20000a30
  20363c:	00200621 	.word	0x00200621
  203640:	002002f1 	.word	0x002002f1
  203644:	0800430c 	.word	0x0800430c
  203648:	91a2b3c5 	.word	0x91a2b3c5
  20364c:	40020c00 	.word	0x40020c00
  203650:	40020400 	.word	0x40020400
  203654:	20000bb8 	.word	0x20000bb8
  203658:	20000be0 	.word	0x20000be0
  20365c:	20000800 	.word	0x20000800
  203660:	20020000 	.word	0x20020000
  203664:	000f4240 	.word	0x000f4240
  203668:	20000820 	.word	0x20000820
  20366c:	20000824 	.word	0x20000824
  203670:	0001d4c0 	.word	0x0001d4c0
  203674:	08004314 	.word	0x08004314
  203678:	08004324 	.word	0x08004324
  20367c:	08004330 	.word	0x08004330
  203680:	0800433c 	.word	0x0800433c
  203684:	20000b10 	.word	0x20000b10
  203688:	20000810 	.word	0x20000810
  20368c:	20020010 	.word	0x20020010
  203690:	40021400 	.word	0x40021400
  203694:	200008e8 	.word	0x200008e8
  203698:	00200af1 	.word	0x00200af1
  20369c:	00200b51 	.word	0x00200b51
  2036a0:	40020800 	.word	0x40020800
  2036a4:	f7fc feb4 	bl	200410 <_pal_lld_setgroupmode>
  2036a8:	f388 8811 	msr	BASEPRI, r8
  palEnablePadEvent(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  2036ac:	463a      	mov	r2, r7
  2036ae:	4631      	mov	r1, r6
  2036b0:	f7fc ff1e 	bl	2004f0 <_pal_lld_enablepadevent>
  2036b4:	f386 8811 	msr	BASEPRI, r6
  2036b8:	f388 8811 	msr	BASEPRI, r8
  pep->arg = arg;
  2036bc:	4ab5      	ldr	r2, [pc, #724]	; (203994 <main+0xb14>)
  2036be:	ab06      	add	r3, sp, #24
  2036c0:	6053      	str	r3, [r2, #4]
  pep->cb = cb;
  2036c2:	4bb5      	ldr	r3, [pc, #724]	; (203998 <main+0xb18>)
  2036c4:	6013      	str	r3, [r2, #0]
  2036c6:	f386 8811 	msr	BASEPRI, r6
  palSetPadMode(RIGHT_GPIO_Port, RIGHT_Pin, PAL_MODE_INPUT_PULLDOWN);
  2036ca:	48b4      	ldr	r0, [pc, #720]	; (20399c <main+0xb1c>)
  2036cc:	4652      	mov	r2, sl
  2036ce:	4641      	mov	r1, r8
  2036d0:	f7fc fe9e 	bl	200410 <_pal_lld_setgroupmode>
  2036d4:	f388 8811 	msr	BASEPRI, r8
  palEnablePadEvent(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  2036d8:	4659      	mov	r1, fp
  2036da:	463a      	mov	r2, r7
  2036dc:	f7fc ff08 	bl	2004f0 <_pal_lld_enablepadevent>
  2036e0:	f386 8811 	msr	BASEPRI, r6
  2036e4:	f388 8811 	msr	BASEPRI, r8
  pep->arg = arg;
  2036e8:	4aaa      	ldr	r2, [pc, #680]	; (203994 <main+0xb14>)
  2036ea:	ab06      	add	r3, sp, #24
  2036ec:	62d3      	str	r3, [r2, #44]	; 0x2c
  pep->cb = cb;
  2036ee:	4bac      	ldr	r3, [pc, #688]	; (2039a0 <main+0xb20>)
  2036f0:	6293      	str	r3, [r2, #40]	; 0x28
  2036f2:	f386 8811 	msr	BASEPRI, r6
  mbp->buffer = buf;
  2036f6:	4bab      	ldr	r3, [pc, #684]	; (2039a4 <main+0xb24>)
  //настройка дисплея и инициализация меню
  TFT_Init();
  Menu_Create();
  Menu_GPIO_Init();
  chMBObjectInit(&menu_mb, menu_mb_buffer, BUFFER_SIZE);
  chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO-1, menu, NULL);
  2036f8:	f44f 6199 	mov.w	r1, #1224	; 0x4c8
  2036fc:	4aaa      	ldr	r2, [pc, #680]	; (2039a8 <main+0xb28>)
  mbp->cnt    = (size_t)0;
  2036fe:	611e      	str	r6, [r3, #16]
  mbp->buffer = buf;
  203700:	601a      	str	r2, [r3, #0]
  mbp->reset  = false;
  203702:	751e      	strb	r6, [r3, #20]
  203704:	48a9      	ldr	r0, [pc, #676]	; (2039ac <main+0xb2c>)
  mbp->wrptr  = buf;
  203706:	e9c3 2202 	strd	r2, r2, [r3, #8]
  mbp->top    = &buf[n];
  20370a:	f502 72c8 	add.w	r2, r2, #400	; 0x190
  20370e:	605a      	str	r2, [r3, #4]
  qp->next = qp;
  203710:	f103 0218 	add.w	r2, r3, #24
  qp->prev = qp;
  203714:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  203718:	eb03 0208 	add.w	r2, r3, r8
  qp->prev = qp;
  20371c:	e9c3 2208 	strd	r2, r2, [r3, #32]
  203720:	4ba3      	ldr	r3, [pc, #652]	; (2039b0 <main+0xb30>)
  203722:	227f      	movs	r2, #127	; 0x7f
  203724:	f7fe f824 	bl	201770 <chThdCreateStatic.constprop.0.isra.0>
  palSetPadMode(IN2_PORT,IN2_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  203728:	489c      	ldr	r0, [pc, #624]	; (20399c <main+0xb1c>)
  20372a:	463a      	mov	r2, r7
  20372c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  203730:	f7fc fe6e 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(IN1_PORT,IN1_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  203734:	463a      	mov	r2, r7
  203736:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
  20373a:	f44f 7100 	mov.w	r1, #512	; 0x200
  20373e:	f7fc fe67 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(ENA_PORT,ENA_PIN,  PAL_MODE_ALTERNATE(1) );
  203742:	2282      	movs	r2, #130	; 0x82
  203744:	f44f 6100 	mov.w	r1, #2048	; 0x800
  203748:	f7fc fe62 	bl	200410 <_pal_lld_setgroupmode>
  20374c:	f388 8811 	msr	BASEPRI, r8
  pwmp->config = config;
  203750:	4b98      	ldr	r3, [pc, #608]	; (2039b4 <main+0xb34>)
  if (pwmp->state == PWM_STOP) {
  203752:	f899 2000 	ldrb.w	r2, [r9]
  pwmp->period = config->period;
  203756:	6859      	ldr	r1, [r3, #4]
  203758:	42ba      	cmp	r2, r7
  pwmp->config = config;
  20375a:	f8c9 3004 	str.w	r3, [r9, #4]
  pwmp->period = config->period;
  20375e:	f8c9 1008 	str.w	r1, [r9, #8]
  203762:	f000 8159 	beq.w	203a18 <main+0xb98>
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
  203766:	f8d9 2018 	ldr.w	r2, [r9, #24]
  20376a:	6016      	str	r6, [r2, #0]
    if (pwmp->channels > 4) {
  20376c:	f899 0010 	ldrb.w	r0, [r9, #16]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
  203770:	6356      	str	r6, [r2, #52]	; 0x34
    if (pwmp->channels > 4) {
  203772:	2804      	cmp	r0, #4
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
  203774:	6396      	str	r6, [r2, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
  203776:	63d6      	str	r6, [r2, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
  203778:	6416      	str	r6, [r2, #64]	; 0x40
    if (pwmp->channels > 4) {
  20377a:	f200 814a 	bhi.w	203a12 <main+0xb92>
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
  20377e:	2000      	movs	r0, #0
  203780:	6250      	str	r0, [r2, #36]	; 0x24
  pwmp->tim->ARR  = pwmp->period - 1;
  203782:	1e48      	subs	r0, r1, #1
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  203784:	f8d9 2014 	ldr.w	r2, [r9, #20]
  203788:	6819      	ldr	r1, [r3, #0]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
  20378a:	68df      	ldr	r7, [r3, #12]
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  20378c:	fbb2 f2f1 	udiv	r2, r2, r1
  203790:	1e51      	subs	r1, r2, #1
  pwmp->tim->PSC  = psc;
  203792:	f8d9 2018 	ldr.w	r2, [r9, #24]
  203796:	6291      	str	r1, [r2, #40]	; 0x28
  pwmp->tim->CR2  = pwmp->config->cr2;
  203798:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  pwmp->tim->ARR  = pwmp->period - 1;
  20379a:	62d0      	str	r0, [r2, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
  20379c:	6051      	str	r1, [r2, #4]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
  20379e:	f007 010f 	and.w	r1, r7, #15
  2037a2:	2901      	cmp	r1, #1
  2037a4:	d002      	beq.n	2037ac <main+0x92c>
  2037a6:	2902      	cmp	r1, #2
  2037a8:	d102      	bne.n	2037b0 <main+0x930>
    ccer |= STM32_TIM_CCER_CC1P;
  2037aa:	460d      	mov	r5, r1
    ccer |= STM32_TIM_CCER_CC1E;
  2037ac:	f045 0501 	orr.w	r5, r5, #1
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
  2037b0:	695e      	ldr	r6, [r3, #20]
  2037b2:	f006 010f 	and.w	r1, r6, #15
  2037b6:	2901      	cmp	r1, #1
  2037b8:	d003      	beq.n	2037c2 <main+0x942>
  2037ba:	2902      	cmp	r1, #2
  2037bc:	d103      	bne.n	2037c6 <main+0x946>
    ccer |= STM32_TIM_CCER_CC2P;
  2037be:	f045 0520 	orr.w	r5, r5, #32
    ccer |= STM32_TIM_CCER_CC2E;
  2037c2:	f045 0510 	orr.w	r5, r5, #16
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
  2037c6:	69d8      	ldr	r0, [r3, #28]
  2037c8:	f000 010f 	and.w	r1, r0, #15
  2037cc:	2901      	cmp	r1, #1
  2037ce:	d003      	beq.n	2037d8 <main+0x958>
  2037d0:	2902      	cmp	r1, #2
  2037d2:	d103      	bne.n	2037dc <main+0x95c>
    ccer |= STM32_TIM_CCER_CC3P;
  2037d4:	f445 7500 	orr.w	r5, r5, #512	; 0x200
    ccer |= STM32_TIM_CCER_CC3E;
  2037d8:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
  2037dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
  2037de:	f001 0c0f 	and.w	ip, r1, #15
  2037e2:	f1bc 0f01 	cmp.w	ip, #1
  2037e6:	d004      	beq.n	2037f2 <main+0x972>
  2037e8:	f1bc 0f02 	cmp.w	ip, #2
  2037ec:	d103      	bne.n	2037f6 <main+0x976>
    ccer |= STM32_TIM_CCER_CC4P;
  2037ee:	f445 5500 	orr.w	r5, r5, #8192	; 0x2000
    ccer |= STM32_TIM_CCER_CC4E;
  2037f2:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
    switch (pwmp->config->channels[0].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  2037f6:	f007 07f0 	and.w	r7, r7, #240	; 0xf0
  2037fa:	2f10      	cmp	r7, #16
  2037fc:	d003      	beq.n	203806 <main+0x986>
  2037fe:	2f20      	cmp	r7, #32
  203800:	d103      	bne.n	20380a <main+0x98a>
      ccer |= STM32_TIM_CCER_CC1NP;
  203802:	f045 0508 	orr.w	r5, r5, #8
      ccer |= STM32_TIM_CCER_CC1NE;
  203806:	f045 0504 	orr.w	r5, r5, #4
    switch (pwmp->config->channels[1].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  20380a:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
  20380e:	2e10      	cmp	r6, #16
  203810:	d003      	beq.n	20381a <main+0x99a>
  203812:	2e20      	cmp	r6, #32
  203814:	d103      	bne.n	20381e <main+0x99e>
      ccer |= STM32_TIM_CCER_CC2NP;
  203816:	f045 0580 	orr.w	r5, r5, #128	; 0x80
      ccer |= STM32_TIM_CCER_CC2NE;
  20381a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    switch (pwmp->config->channels[2].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  20381e:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  203822:	2810      	cmp	r0, #16
  203824:	d003      	beq.n	20382e <main+0x9ae>
  203826:	2820      	cmp	r0, #32
  203828:	d103      	bne.n	203832 <main+0x9b2>
      ccer |= STM32_TIM_CCER_CC3NP;
  20382a:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
      ccer |= STM32_TIM_CCER_CC3NE;
  20382e:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
    switch (pwmp->config->channels[3].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  203832:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
  203836:	2910      	cmp	r1, #16
  203838:	d003      	beq.n	203842 <main+0x9c2>
  20383a:	2920      	cmp	r1, #32
  20383c:	d103      	bne.n	203846 <main+0x9c6>
      ccer |= STM32_TIM_CCER_CC4NP;
  20383e:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
      ccer |= STM32_TIM_CCER_CC4NE;
  203842:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
  pwmp->tim->CCER  = ccer;
  203846:	6215      	str	r5, [r2, #32]
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  203848:	2601      	movs	r6, #1
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  20384a:	2500      	movs	r5, #0
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  20384c:	e9d3 3110 	ldrd	r3, r1, [r3, #64]	; 0x40
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  203850:	6156      	str	r6, [r2, #20]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
  203852:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  203856:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  20385a:	6115      	str	r5, [r2, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
  20385c:	60d1      	str	r1, [r2, #12]
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  20385e:	6453      	str	r3, [r2, #68]	; 0x44
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
  203860:	2385      	movs	r3, #133	; 0x85
  203862:	6013      	str	r3, [r2, #0]
  pwmp->state = PWM_READY;
  203864:	2302      	movs	r3, #2
  pwmp->enabled = 0;
  203866:	f8c9 500c 	str.w	r5, [r9, #12]
  pwmp->state = PWM_READY;
  20386a:	f889 3000 	strb.w	r3, [r9]
  20386e:	f385 8811 	msr	BASEPRI, r5
  return input;
}

void Init_PID_Reg(void)
{
  Reg1.P=72;
  203872:	4b51      	ldr	r3, [pc, #324]	; (2039b8 <main+0xb38>)
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  203874:	f44f 7180 	mov.w	r1, #256	; 0x100
  203878:	4a50      	ldr	r2, [pc, #320]	; (2039bc <main+0xb3c>)
  20387a:	2720      	movs	r7, #32
  Reg1.D=20 ;
  Reg1.I=210;
  Reg1.Summ_Error=0;
  20387c:	609d      	str	r5, [r3, #8]
  Reg1.P=72;
  20387e:	601a      	str	r2, [r3, #0]
  Reg1.D=20 ;
  203880:	2214      	movs	r2, #20
  Reg1.Max_Summ_Error=MAX_I_Reg;
  Reg1.Last_Process_Value=0;
  203882:	611d      	str	r5, [r3, #16]
  Reg1.D=20 ;
  203884:	809a      	strh	r2, [r3, #4]
  Reg1.Max_Summ_Error=MAX_I_Reg;
  203886:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  20388a:	484d      	ldr	r0, [pc, #308]	; (2039c0 <main+0xb40>)
  20388c:	60da      	str	r2, [r3, #12]
  uint8_t arg = 5;
  20388e:	2305      	movs	r3, #5
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  203890:	462a      	mov	r2, r5
  uint8_t arg = 5;
  203892:	f88d 3018 	strb.w	r3, [sp, #24]
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  203896:	f7fc fdbb 	bl	200410 <_pal_lld_setgroupmode>
  20389a:	f387 8811 	msr	BASEPRI, r7
  palEnablePadEvent(GPIOB, 8u, PAL_EVENT_MODE_BOTH_EDGES);
  20389e:	2203      	movs	r2, #3
  2038a0:	2108      	movs	r1, #8
  2038a2:	f7fc fe25 	bl	2004f0 <_pal_lld_enablepadevent>
  2038a6:	f385 8811 	msr	BASEPRI, r5
  2038aa:	f387 8811 	msr	BASEPRI, r7
  pep->arg = arg;
  2038ae:	4a39      	ldr	r2, [pc, #228]	; (203994 <main+0xb14>)
  2038b0:	ab06      	add	r3, sp, #24
  2038b2:	6453      	str	r3, [r2, #68]	; 0x44
  pep->cb = cb;
  2038b4:	4b43      	ldr	r3, [pc, #268]	; (2039c4 <main+0xb44>)
  2038b6:	6413      	str	r3, [r2, #64]	; 0x40
  2038b8:	f385 8811 	msr	BASEPRI, r5
  palSetPadMode(GPIOB, 9u, PAL_MODE_INPUT);
  2038bc:	f44f 7100 	mov.w	r1, #512	; 0x200
  2038c0:	462a      	mov	r2, r5
  2038c2:	483f      	ldr	r0, [pc, #252]	; (2039c0 <main+0xb40>)
  2038c4:	f7fc fda4 	bl	200410 <_pal_lld_setgroupmode>
  mbp->buffer = buf;
  2038c8:	4b3f      	ldr	r3, [pc, #252]	; (2039c8 <main+0xb48>)
  2038ca:	4a40      	ldr	r2, [pc, #256]	; (2039cc <main+0xb4c>)
{
  Motor_Init();
  Init_PID_Reg();
  Sensor_Gpio_Init();
  chMBObjectInit(&pid_mb, pid_mb_buffer, BUFFER_SIZE);
  chThdCreateStatic(pidThread, sizeof(pidThread), NORMALPRIO, pid, NULL);
  2038cc:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
  mbp->cnt    = (size_t)0;
  2038d0:	611d      	str	r5, [r3, #16]
  mbp->buffer = buf;
  2038d2:	601a      	str	r2, [r3, #0]
  mbp->reset  = false;
  2038d4:	751d      	strb	r5, [r3, #20]
  2038d6:	483e      	ldr	r0, [pc, #248]	; (2039d0 <main+0xb50>)
  mbp->wrptr  = buf;
  2038d8:	e9c3 2202 	strd	r2, r2, [r3, #8]
  mbp->top    = &buf[n];
  2038dc:	f502 72c8 	add.w	r2, r2, #400	; 0x190
  2038e0:	605a      	str	r2, [r3, #4]
  qp->next = qp;
  2038e2:	f103 0218 	add.w	r2, r3, #24
  qp->prev = qp;
  2038e6:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  2038ea:	19da      	adds	r2, r3, r7
  qp->prev = qp;
  2038ec:	e9c3 2208 	strd	r2, r2, [r3, #32]
  2038f0:	4b38      	ldr	r3, [pc, #224]	; (2039d4 <main+0xb54>)
  2038f2:	2280      	movs	r2, #128	; 0x80
  2038f4:	f7fd ff3c 	bl	201770 <chThdCreateStatic.constprop.0.isra.0>
  2038f8:	f387 8811 	msr	BASEPRI, r7
  2038fc:	4936      	ldr	r1, [pc, #216]	; (2039d8 <main+0xb58>)
  2038fe:	684b      	ldr	r3, [r1, #4]
  203900:	4608      	mov	r0, r1
  if (NULL != gptp->config->callback)
  203902:	685a      	ldr	r2, [r3, #4]
  203904:	68cb      	ldr	r3, [r1, #12]
  gptp->state = GPT_CONTINUOUS;
  203906:	2103      	movs	r1, #3
  203908:	7001      	strb	r1, [r0, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  20390a:	f241 3187 	movw	r1, #4999	; 0x1387
  20390e:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  203910:	615e      	str	r6, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  203912:	625d      	str	r5, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  203914:	611d      	str	r5, [r3, #16]
  if (NULL != gptp->config->callback)
  203916:	b112      	cbz	r2, 20391e <main+0xa9e>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  203918:	68da      	ldr	r2, [r3, #12]
  20391a:	4332      	orrs	r2, r6
  20391c:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  20391e:	2185      	movs	r1, #133	; 0x85
  203920:	2200      	movs	r2, #0
  203922:	6019      	str	r1, [r3, #0]
  203924:	f382 8811 	msr	BASEPRI, r2
  IN1_HI;
  203928:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
  20392c:	f44f 7100 	mov.w	r1, #512	; 0x200
  IN2_LO;
  203930:	4b1a      	ldr	r3, [pc, #104]	; (20399c <main+0xb1c>)
  IN1_HI;
  203932:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
  203936:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 2039dc <main+0xb5c>
  20393a:	4f29      	ldr	r7, [pc, #164]	; (2039e0 <main+0xb60>)
  20393c:	8311      	strh	r1, [r2, #24]
  IN2_LO;
  20393e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
            sprintf(String,"%d",(int16_t)my_msg);
  203942:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 2039e4 <main+0xb64>
  203946:	835a      	strh	r2, [r3, #26]
  203948:	2520      	movs	r5, #32
  20394a:	f385 8811 	msr	BASEPRI, r5
  20394e:	4642      	mov	r2, r8
  203950:	a905      	add	r1, sp, #20
  203952:	4638      	mov	r0, r7
  203954:	f7ff f954 	bl	202c00 <chMBFetchTimeoutS>
  203958:	2300      	movs	r3, #0
  20395a:	f383 8811 	msr	BASEPRI, r3
          if (msg == MSG_OK)
  20395e:	2800      	cmp	r0, #0
  203960:	d1f3      	bne.n	20394a <main+0xaca>
            sprintf(String,"%d",(int16_t)my_msg);
  203962:	f9bd 2014 	ldrsh.w	r2, [sp, #20]
  203966:	4649      	mov	r1, r9
  203968:	a806      	add	r0, sp, #24
            TFT_Fill_Screen(160,200,200,220,WHITE);
  20396a:	f64f 75ff 	movw	r5, #65535	; 0xffff
            sprintf(String,"%d",(int16_t)my_msg);
  20396e:	f000 f955 	bl	203c1c <siprintf>
            TFT_Fill_Screen(160,200,200,220,WHITE);
  203972:	22c8      	movs	r2, #200	; 0xc8
  203974:	23dc      	movs	r3, #220	; 0xdc
  203976:	20a0      	movs	r0, #160	; 0xa0
  203978:	4611      	mov	r1, r2
  20397a:	9500      	str	r5, [sp, #0]
  20397c:	f7fd fcb0 	bl	2012e0 <TFT_Fill_Screen>
	while(*string)
  203980:	f89d 3018 	ldrb.w	r3, [sp, #24]
  203984:	2b00      	cmp	r3, #0
  203986:	d0df      	beq.n	203948 <main+0xac8>
  203988:	ae06      	add	r6, sp, #24
  20398a:	f04f 0ac8 	mov.w	sl, #200	; 0xc8
  20398e:	25a0      	movs	r5, #160	; 0xa0
  203990:	e035      	b.n	2039fe <main+0xb7e>
  203992:	bf00      	nop
  203994:	200008e8 	.word	0x200008e8
  203998:	00200bb1 	.word	0x00200bb1
  20399c:	40021400 	.word	0x40021400
  2039a0:	00200c11 	.word	0x00200c11
  2039a4:	20001240 	.word	0x20001240
  2039a8:	20001268 	.word	0x20001268
  2039ac:	20000d78 	.word	0x20000d78
  2039b0:	00202cb1 	.word	0x00202cb1
  2039b4:	20020020 	.word	0x20020020
  2039b8:	20000844 	.word	0x20000844
  2039bc:	00d20048 	.word	0x00d20048
  2039c0:	40020400 	.word	0x40020400
  2039c4:	00200761 	.word	0x00200761
  2039c8:	200015c0 	.word	0x200015c0
  2039cc:	200015e8 	.word	0x200015e8
  2039d0:	200013f8 	.word	0x200013f8
  2039d4:	00202d31 	.word	0x00202d31
  2039d8:	20000800 	.word	0x20000800
  2039dc:	00013880 	.word	0x00013880
  2039e0:	20000bb8 	.word	0x20000bb8
  2039e4:	08004348 	.word	0x08004348
		x += FONT_X*size;     
  2039e8:	4628      	mov	r0, r5
  2039ea:	3510      	adds	r5, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2039ec:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  2039f0:	4651      	mov	r1, sl
  2039f2:	f7fd fde5 	bl	2015c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2039f6:	f816 3f01 	ldrb.w	r3, [r6, #1]!
  2039fa:	2b00      	cmp	r3, #0
  2039fc:	d0a4      	beq.n	203948 <main+0xac8>
		if((x + FONT_X) > MAX_X)
  2039fe:	f105 0208 	add.w	r2, r5, #8
  203a02:	6821      	ldr	r1, [r4, #0]
			x = 1;
  203a04:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  203a06:	428a      	cmp	r2, r1
  203a08:	d9ee      	bls.n	2039e8 <main+0xb68>
			y = y + FONT_X*size;
  203a0a:	f10a 0a10 	add.w	sl, sl, #16
  203a0e:	2511      	movs	r5, #17
  203a10:	e7ec      	b.n	2039ec <main+0xb6c>
      pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
  203a12:	6596      	str	r6, [r2, #88]	; 0x58
      pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
  203a14:	65d6      	str	r6, [r2, #92]	; 0x5c
  203a16:	e6b2      	b.n	20377e <main+0x8fe>
      rccEnableTIM1(true);
  203a18:	4a14      	ldr	r2, [pc, #80]	; (203a6c <main+0xbec>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  203a1a:	f646 0768 	movw	r7, #26728	; 0x6868
      pwmp->clock = STM32_TIMCLK2;
  203a1e:	4e14      	ldr	r6, [pc, #80]	; (203a70 <main+0xbf0>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  203a20:	f8d9 0018 	ldr.w	r0, [r9, #24]
      pwmp->clock = STM32_TIMCLK2;
  203a24:	f8c9 6014 	str.w	r6, [r9, #20]
      rccEnableTIM1(true);
  203a28:	6c56      	ldr	r6, [r2, #68]	; 0x44
  203a2a:	f046 0601 	orr.w	r6, r6, #1
  203a2e:	6456      	str	r6, [r2, #68]	; 0x44
  203a30:	6e56      	ldr	r6, [r2, #100]	; 0x64
  203a32:	f046 0601 	orr.w	r6, r6, #1
  203a36:	6656      	str	r6, [r2, #100]	; 0x64
  203a38:	6e56      	ldr	r6, [r2, #100]	; 0x64
      rccResetTIM1();
  203a3a:	6a56      	ldr	r6, [r2, #36]	; 0x24
  203a3c:	f046 0601 	orr.w	r6, r6, #1
  203a40:	6256      	str	r6, [r2, #36]	; 0x24
  203a42:	6a56      	ldr	r6, [r2, #36]	; 0x24
  203a44:	f026 0601 	bic.w	r6, r6, #1
  203a48:	6256      	str	r6, [r2, #36]	; 0x24
  203a4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
    pwmp->tim->CCMR3 = STM32_TIM_CCMR3_OC5M(6) | STM32_TIM_CCMR3_OC5PE |
  203a4c:	4a09      	ldr	r2, [pc, #36]	; (203a74 <main+0xbf4>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  203a4e:	6187      	str	r7, [r0, #24]
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
  203a50:	61c7      	str	r7, [r0, #28]
    pwmp->tim->CCMR3 = STM32_TIM_CCMR3_OC5M(6) | STM32_TIM_CCMR3_OC5PE |
  203a52:	6542      	str	r2, [r0, #84]	; 0x54
  203a54:	e695      	b.n	203782 <main+0x902>
      rccEnableUSART3(true);
  203a56:	4b05      	ldr	r3, [pc, #20]	; (203a6c <main+0xbec>)
  203a58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  203a5a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  203a5e:	641a      	str	r2, [r3, #64]	; 0x40
  203a60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  203a62:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  203a66:	661a      	str	r2, [r3, #96]	; 0x60
  203a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  203a6a:	e46d      	b.n	203348 <main+0x4c8>
  203a6c:	40023800 	.word	0x40023800
  203a70:	0cdfe600 	.word	0x0cdfe600
  203a74:	01016868 	.word	0x01016868

00203a78 <malloc>:
  203a78:	4b02      	ldr	r3, [pc, #8]	; (203a84 <malloc+0xc>)
  203a7a:	4601      	mov	r1, r0
  203a7c:	6818      	ldr	r0, [r3, #0]
  203a7e:	f000 b863 	b.w	203b48 <_malloc_r>
  203a82:	bf00      	nop
  203a84:	20020068 	.word	0x20020068

00203a88 <memcpy>:
  203a88:	440a      	add	r2, r1
  203a8a:	4291      	cmp	r1, r2
  203a8c:	f100 33ff 	add.w	r3, r0, #4294967295
  203a90:	d100      	bne.n	203a94 <memcpy+0xc>
  203a92:	4770      	bx	lr
  203a94:	b510      	push	{r4, lr}
  203a96:	f811 4b01 	ldrb.w	r4, [r1], #1
  203a9a:	f803 4f01 	strb.w	r4, [r3, #1]!
  203a9e:	4291      	cmp	r1, r2
  203aa0:	d1f9      	bne.n	203a96 <memcpy+0xe>
  203aa2:	bd10      	pop	{r4, pc}

00203aa4 <memset>:
  203aa4:	4402      	add	r2, r0
  203aa6:	4603      	mov	r3, r0
  203aa8:	4293      	cmp	r3, r2
  203aaa:	d100      	bne.n	203aae <memset+0xa>
  203aac:	4770      	bx	lr
  203aae:	f803 1b01 	strb.w	r1, [r3], #1
  203ab2:	e7f9      	b.n	203aa8 <memset+0x4>

00203ab4 <_free_r>:
  203ab4:	b538      	push	{r3, r4, r5, lr}
  203ab6:	4605      	mov	r5, r0
  203ab8:	2900      	cmp	r1, #0
  203aba:	d041      	beq.n	203b40 <_free_r+0x8c>
  203abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
  203ac0:	1f0c      	subs	r4, r1, #4
  203ac2:	2b00      	cmp	r3, #0
  203ac4:	bfb8      	it	lt
  203ac6:	18e4      	addlt	r4, r4, r3
  203ac8:	f000 f8c8 	bl	203c5c <__malloc_lock>
  203acc:	4a1d      	ldr	r2, [pc, #116]	; (203b44 <_free_r+0x90>)
  203ace:	6813      	ldr	r3, [r2, #0]
  203ad0:	b933      	cbnz	r3, 203ae0 <_free_r+0x2c>
  203ad2:	6063      	str	r3, [r4, #4]
  203ad4:	6014      	str	r4, [r2, #0]
  203ad6:	4628      	mov	r0, r5
  203ad8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  203adc:	f000 b8c4 	b.w	203c68 <__malloc_unlock>
  203ae0:	42a3      	cmp	r3, r4
  203ae2:	d908      	bls.n	203af6 <_free_r+0x42>
  203ae4:	6820      	ldr	r0, [r4, #0]
  203ae6:	1821      	adds	r1, r4, r0
  203ae8:	428b      	cmp	r3, r1
  203aea:	bf01      	itttt	eq
  203aec:	6819      	ldreq	r1, [r3, #0]
  203aee:	685b      	ldreq	r3, [r3, #4]
  203af0:	1809      	addeq	r1, r1, r0
  203af2:	6021      	streq	r1, [r4, #0]
  203af4:	e7ed      	b.n	203ad2 <_free_r+0x1e>
  203af6:	461a      	mov	r2, r3
  203af8:	685b      	ldr	r3, [r3, #4]
  203afa:	b10b      	cbz	r3, 203b00 <_free_r+0x4c>
  203afc:	42a3      	cmp	r3, r4
  203afe:	d9fa      	bls.n	203af6 <_free_r+0x42>
  203b00:	6811      	ldr	r1, [r2, #0]
  203b02:	1850      	adds	r0, r2, r1
  203b04:	42a0      	cmp	r0, r4
  203b06:	d10b      	bne.n	203b20 <_free_r+0x6c>
  203b08:	6820      	ldr	r0, [r4, #0]
  203b0a:	4401      	add	r1, r0
  203b0c:	1850      	adds	r0, r2, r1
  203b0e:	4283      	cmp	r3, r0
  203b10:	6011      	str	r1, [r2, #0]
  203b12:	d1e0      	bne.n	203ad6 <_free_r+0x22>
  203b14:	6818      	ldr	r0, [r3, #0]
  203b16:	685b      	ldr	r3, [r3, #4]
  203b18:	6053      	str	r3, [r2, #4]
  203b1a:	4401      	add	r1, r0
  203b1c:	6011      	str	r1, [r2, #0]
  203b1e:	e7da      	b.n	203ad6 <_free_r+0x22>
  203b20:	d902      	bls.n	203b28 <_free_r+0x74>
  203b22:	230c      	movs	r3, #12
  203b24:	602b      	str	r3, [r5, #0]
  203b26:	e7d6      	b.n	203ad6 <_free_r+0x22>
  203b28:	6820      	ldr	r0, [r4, #0]
  203b2a:	1821      	adds	r1, r4, r0
  203b2c:	428b      	cmp	r3, r1
  203b2e:	bf04      	itt	eq
  203b30:	6819      	ldreq	r1, [r3, #0]
  203b32:	685b      	ldreq	r3, [r3, #4]
  203b34:	6063      	str	r3, [r4, #4]
  203b36:	bf04      	itt	eq
  203b38:	1809      	addeq	r1, r1, r0
  203b3a:	6021      	streq	r1, [r4, #0]
  203b3c:	6054      	str	r4, [r2, #4]
  203b3e:	e7ca      	b.n	203ad6 <_free_r+0x22>
  203b40:	bd38      	pop	{r3, r4, r5, pc}
  203b42:	bf00      	nop
  203b44:	200017a0 	.word	0x200017a0

00203b48 <_malloc_r>:
  203b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  203b4a:	1ccd      	adds	r5, r1, #3
  203b4c:	f025 0503 	bic.w	r5, r5, #3
  203b50:	3508      	adds	r5, #8
  203b52:	2d0c      	cmp	r5, #12
  203b54:	bf38      	it	cc
  203b56:	250c      	movcc	r5, #12
  203b58:	2d00      	cmp	r5, #0
  203b5a:	4606      	mov	r6, r0
  203b5c:	db01      	blt.n	203b62 <_malloc_r+0x1a>
  203b5e:	42a9      	cmp	r1, r5
  203b60:	d903      	bls.n	203b6a <_malloc_r+0x22>
  203b62:	230c      	movs	r3, #12
  203b64:	6033      	str	r3, [r6, #0]
  203b66:	2000      	movs	r0, #0
  203b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  203b6a:	f000 f877 	bl	203c5c <__malloc_lock>
  203b6e:	4921      	ldr	r1, [pc, #132]	; (203bf4 <_malloc_r+0xac>)
  203b70:	680a      	ldr	r2, [r1, #0]
  203b72:	4614      	mov	r4, r2
  203b74:	b99c      	cbnz	r4, 203b9e <_malloc_r+0x56>
  203b76:	4f20      	ldr	r7, [pc, #128]	; (203bf8 <_malloc_r+0xb0>)
  203b78:	683b      	ldr	r3, [r7, #0]
  203b7a:	b923      	cbnz	r3, 203b86 <_malloc_r+0x3e>
  203b7c:	4621      	mov	r1, r4
  203b7e:	4630      	mov	r0, r6
  203b80:	f000 f83c 	bl	203bfc <_sbrk_r>
  203b84:	6038      	str	r0, [r7, #0]
  203b86:	4629      	mov	r1, r5
  203b88:	4630      	mov	r0, r6
  203b8a:	f000 f837 	bl	203bfc <_sbrk_r>
  203b8e:	1c43      	adds	r3, r0, #1
  203b90:	d123      	bne.n	203bda <_malloc_r+0x92>
  203b92:	230c      	movs	r3, #12
  203b94:	6033      	str	r3, [r6, #0]
  203b96:	4630      	mov	r0, r6
  203b98:	f000 f866 	bl	203c68 <__malloc_unlock>
  203b9c:	e7e3      	b.n	203b66 <_malloc_r+0x1e>
  203b9e:	6823      	ldr	r3, [r4, #0]
  203ba0:	1b5b      	subs	r3, r3, r5
  203ba2:	d417      	bmi.n	203bd4 <_malloc_r+0x8c>
  203ba4:	2b0b      	cmp	r3, #11
  203ba6:	d903      	bls.n	203bb0 <_malloc_r+0x68>
  203ba8:	6023      	str	r3, [r4, #0]
  203baa:	441c      	add	r4, r3
  203bac:	6025      	str	r5, [r4, #0]
  203bae:	e004      	b.n	203bba <_malloc_r+0x72>
  203bb0:	6863      	ldr	r3, [r4, #4]
  203bb2:	42a2      	cmp	r2, r4
  203bb4:	bf0c      	ite	eq
  203bb6:	600b      	streq	r3, [r1, #0]
  203bb8:	6053      	strne	r3, [r2, #4]
  203bba:	4630      	mov	r0, r6
  203bbc:	f000 f854 	bl	203c68 <__malloc_unlock>
  203bc0:	f104 000b 	add.w	r0, r4, #11
  203bc4:	1d23      	adds	r3, r4, #4
  203bc6:	f020 0007 	bic.w	r0, r0, #7
  203bca:	1ac2      	subs	r2, r0, r3
  203bcc:	d0cc      	beq.n	203b68 <_malloc_r+0x20>
  203bce:	1a1b      	subs	r3, r3, r0
  203bd0:	50a3      	str	r3, [r4, r2]
  203bd2:	e7c9      	b.n	203b68 <_malloc_r+0x20>
  203bd4:	4622      	mov	r2, r4
  203bd6:	6864      	ldr	r4, [r4, #4]
  203bd8:	e7cc      	b.n	203b74 <_malloc_r+0x2c>
  203bda:	1cc4      	adds	r4, r0, #3
  203bdc:	f024 0403 	bic.w	r4, r4, #3
  203be0:	42a0      	cmp	r0, r4
  203be2:	d0e3      	beq.n	203bac <_malloc_r+0x64>
  203be4:	1a21      	subs	r1, r4, r0
  203be6:	4630      	mov	r0, r6
  203be8:	f000 f808 	bl	203bfc <_sbrk_r>
  203bec:	3001      	adds	r0, #1
  203bee:	d1dd      	bne.n	203bac <_malloc_r+0x64>
  203bf0:	e7cf      	b.n	203b92 <_malloc_r+0x4a>
  203bf2:	bf00      	nop
  203bf4:	200017a0 	.word	0x200017a0
  203bf8:	200017a4 	.word	0x200017a4

00203bfc <_sbrk_r>:
  203bfc:	b538      	push	{r3, r4, r5, lr}
  203bfe:	4d06      	ldr	r5, [pc, #24]	; (203c18 <_sbrk_r+0x1c>)
  203c00:	2300      	movs	r3, #0
  203c02:	4604      	mov	r4, r0
  203c04:	4608      	mov	r0, r1
  203c06:	602b      	str	r3, [r5, #0]
  203c08:	f000 fb6e 	bl	2042e8 <_sbrk>
  203c0c:	1c43      	adds	r3, r0, #1
  203c0e:	d102      	bne.n	203c16 <_sbrk_r+0x1a>
  203c10:	682b      	ldr	r3, [r5, #0]
  203c12:	b103      	cbz	r3, 203c16 <_sbrk_r+0x1a>
  203c14:	6023      	str	r3, [r4, #0]
  203c16:	bd38      	pop	{r3, r4, r5, pc}
  203c18:	200017a8 	.word	0x200017a8

00203c1c <siprintf>:
  203c1c:	b40e      	push	{r1, r2, r3}
  203c1e:	b500      	push	{lr}
  203c20:	b09c      	sub	sp, #112	; 0x70
  203c22:	ab1d      	add	r3, sp, #116	; 0x74
  203c24:	9002      	str	r0, [sp, #8]
  203c26:	9006      	str	r0, [sp, #24]
  203c28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  203c2c:	4809      	ldr	r0, [pc, #36]	; (203c54 <siprintf+0x38>)
  203c2e:	9107      	str	r1, [sp, #28]
  203c30:	9104      	str	r1, [sp, #16]
  203c32:	4909      	ldr	r1, [pc, #36]	; (203c58 <siprintf+0x3c>)
  203c34:	f853 2b04 	ldr.w	r2, [r3], #4
  203c38:	9105      	str	r1, [sp, #20]
  203c3a:	6800      	ldr	r0, [r0, #0]
  203c3c:	9301      	str	r3, [sp, #4]
  203c3e:	a902      	add	r1, sp, #8
  203c40:	f000 f874 	bl	203d2c <_svfiprintf_r>
  203c44:	9b02      	ldr	r3, [sp, #8]
  203c46:	2200      	movs	r2, #0
  203c48:	701a      	strb	r2, [r3, #0]
  203c4a:	b01c      	add	sp, #112	; 0x70
  203c4c:	f85d eb04 	ldr.w	lr, [sp], #4
  203c50:	b003      	add	sp, #12
  203c52:	4770      	bx	lr
  203c54:	20020068 	.word	0x20020068
  203c58:	ffff0208 	.word	0xffff0208

00203c5c <__malloc_lock>:
  203c5c:	4801      	ldr	r0, [pc, #4]	; (203c64 <__malloc_lock+0x8>)
  203c5e:	f000 baf9 	b.w	204254 <__retarget_lock_acquire_recursive>
  203c62:	bf00      	nop
  203c64:	200017ac 	.word	0x200017ac

00203c68 <__malloc_unlock>:
  203c68:	4801      	ldr	r0, [pc, #4]	; (203c70 <__malloc_unlock+0x8>)
  203c6a:	f000 baf4 	b.w	204256 <__retarget_lock_release_recursive>
  203c6e:	bf00      	nop
  203c70:	200017ac 	.word	0x200017ac

00203c74 <__ssputs_r>:
  203c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  203c78:	688e      	ldr	r6, [r1, #8]
  203c7a:	429e      	cmp	r6, r3
  203c7c:	4682      	mov	sl, r0
  203c7e:	460c      	mov	r4, r1
  203c80:	4690      	mov	r8, r2
  203c82:	461f      	mov	r7, r3
  203c84:	d838      	bhi.n	203cf8 <__ssputs_r+0x84>
  203c86:	898a      	ldrh	r2, [r1, #12]
  203c88:	f412 6f90 	tst.w	r2, #1152	; 0x480
  203c8c:	d032      	beq.n	203cf4 <__ssputs_r+0x80>
  203c8e:	6825      	ldr	r5, [r4, #0]
  203c90:	6909      	ldr	r1, [r1, #16]
  203c92:	eba5 0901 	sub.w	r9, r5, r1
  203c96:	6965      	ldr	r5, [r4, #20]
  203c98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  203c9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  203ca0:	3301      	adds	r3, #1
  203ca2:	444b      	add	r3, r9
  203ca4:	106d      	asrs	r5, r5, #1
  203ca6:	429d      	cmp	r5, r3
  203ca8:	bf38      	it	cc
  203caa:	461d      	movcc	r5, r3
  203cac:	0553      	lsls	r3, r2, #21
  203cae:	d531      	bpl.n	203d14 <__ssputs_r+0xa0>
  203cb0:	4629      	mov	r1, r5
  203cb2:	f7ff ff49 	bl	203b48 <_malloc_r>
  203cb6:	4606      	mov	r6, r0
  203cb8:	b950      	cbnz	r0, 203cd0 <__ssputs_r+0x5c>
  203cba:	230c      	movs	r3, #12
  203cbc:	f8ca 3000 	str.w	r3, [sl]
  203cc0:	89a3      	ldrh	r3, [r4, #12]
  203cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  203cc6:	81a3      	strh	r3, [r4, #12]
  203cc8:	f04f 30ff 	mov.w	r0, #4294967295
  203ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  203cd0:	6921      	ldr	r1, [r4, #16]
  203cd2:	464a      	mov	r2, r9
  203cd4:	f7ff fed8 	bl	203a88 <memcpy>
  203cd8:	89a3      	ldrh	r3, [r4, #12]
  203cda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  203cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  203ce2:	81a3      	strh	r3, [r4, #12]
  203ce4:	6126      	str	r6, [r4, #16]
  203ce6:	6165      	str	r5, [r4, #20]
  203ce8:	444e      	add	r6, r9
  203cea:	eba5 0509 	sub.w	r5, r5, r9
  203cee:	6026      	str	r6, [r4, #0]
  203cf0:	60a5      	str	r5, [r4, #8]
  203cf2:	463e      	mov	r6, r7
  203cf4:	42be      	cmp	r6, r7
  203cf6:	d900      	bls.n	203cfa <__ssputs_r+0x86>
  203cf8:	463e      	mov	r6, r7
  203cfa:	6820      	ldr	r0, [r4, #0]
  203cfc:	4632      	mov	r2, r6
  203cfe:	4641      	mov	r1, r8
  203d00:	f000 faaa 	bl	204258 <memmove>
  203d04:	68a3      	ldr	r3, [r4, #8]
  203d06:	1b9b      	subs	r3, r3, r6
  203d08:	60a3      	str	r3, [r4, #8]
  203d0a:	6823      	ldr	r3, [r4, #0]
  203d0c:	4433      	add	r3, r6
  203d0e:	6023      	str	r3, [r4, #0]
  203d10:	2000      	movs	r0, #0
  203d12:	e7db      	b.n	203ccc <__ssputs_r+0x58>
  203d14:	462a      	mov	r2, r5
  203d16:	f000 fab9 	bl	20428c <_realloc_r>
  203d1a:	4606      	mov	r6, r0
  203d1c:	2800      	cmp	r0, #0
  203d1e:	d1e1      	bne.n	203ce4 <__ssputs_r+0x70>
  203d20:	6921      	ldr	r1, [r4, #16]
  203d22:	4650      	mov	r0, sl
  203d24:	f7ff fec6 	bl	203ab4 <_free_r>
  203d28:	e7c7      	b.n	203cba <__ssputs_r+0x46>
	...

00203d2c <_svfiprintf_r>:
  203d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  203d30:	4698      	mov	r8, r3
  203d32:	898b      	ldrh	r3, [r1, #12]
  203d34:	061b      	lsls	r3, r3, #24
  203d36:	b09d      	sub	sp, #116	; 0x74
  203d38:	4607      	mov	r7, r0
  203d3a:	460d      	mov	r5, r1
  203d3c:	4614      	mov	r4, r2
  203d3e:	d50e      	bpl.n	203d5e <_svfiprintf_r+0x32>
  203d40:	690b      	ldr	r3, [r1, #16]
  203d42:	b963      	cbnz	r3, 203d5e <_svfiprintf_r+0x32>
  203d44:	2140      	movs	r1, #64	; 0x40
  203d46:	f7ff feff 	bl	203b48 <_malloc_r>
  203d4a:	6028      	str	r0, [r5, #0]
  203d4c:	6128      	str	r0, [r5, #16]
  203d4e:	b920      	cbnz	r0, 203d5a <_svfiprintf_r+0x2e>
  203d50:	230c      	movs	r3, #12
  203d52:	603b      	str	r3, [r7, #0]
  203d54:	f04f 30ff 	mov.w	r0, #4294967295
  203d58:	e0d1      	b.n	203efe <_svfiprintf_r+0x1d2>
  203d5a:	2340      	movs	r3, #64	; 0x40
  203d5c:	616b      	str	r3, [r5, #20]
  203d5e:	2300      	movs	r3, #0
  203d60:	9309      	str	r3, [sp, #36]	; 0x24
  203d62:	2320      	movs	r3, #32
  203d64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  203d68:	f8cd 800c 	str.w	r8, [sp, #12]
  203d6c:	2330      	movs	r3, #48	; 0x30
  203d6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 203f18 <_svfiprintf_r+0x1ec>
  203d72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  203d76:	f04f 0901 	mov.w	r9, #1
  203d7a:	4623      	mov	r3, r4
  203d7c:	469a      	mov	sl, r3
  203d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
  203d82:	b10a      	cbz	r2, 203d88 <_svfiprintf_r+0x5c>
  203d84:	2a25      	cmp	r2, #37	; 0x25
  203d86:	d1f9      	bne.n	203d7c <_svfiprintf_r+0x50>
  203d88:	ebba 0b04 	subs.w	fp, sl, r4
  203d8c:	d00b      	beq.n	203da6 <_svfiprintf_r+0x7a>
  203d8e:	465b      	mov	r3, fp
  203d90:	4622      	mov	r2, r4
  203d92:	4629      	mov	r1, r5
  203d94:	4638      	mov	r0, r7
  203d96:	f7ff ff6d 	bl	203c74 <__ssputs_r>
  203d9a:	3001      	adds	r0, #1
  203d9c:	f000 80aa 	beq.w	203ef4 <_svfiprintf_r+0x1c8>
  203da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  203da2:	445a      	add	r2, fp
  203da4:	9209      	str	r2, [sp, #36]	; 0x24
  203da6:	f89a 3000 	ldrb.w	r3, [sl]
  203daa:	2b00      	cmp	r3, #0
  203dac:	f000 80a2 	beq.w	203ef4 <_svfiprintf_r+0x1c8>
  203db0:	2300      	movs	r3, #0
  203db2:	f04f 32ff 	mov.w	r2, #4294967295
  203db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
  203dba:	f10a 0a01 	add.w	sl, sl, #1
  203dbe:	9304      	str	r3, [sp, #16]
  203dc0:	9307      	str	r3, [sp, #28]
  203dc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  203dc6:	931a      	str	r3, [sp, #104]	; 0x68
  203dc8:	4654      	mov	r4, sl
  203dca:	2205      	movs	r2, #5
  203dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
  203dd0:	4851      	ldr	r0, [pc, #324]	; (203f18 <_svfiprintf_r+0x1ec>)
  203dd2:	f7fc fa9d 	bl	200310 <memchr>
  203dd6:	9a04      	ldr	r2, [sp, #16]
  203dd8:	b9d8      	cbnz	r0, 203e12 <_svfiprintf_r+0xe6>
  203dda:	06d0      	lsls	r0, r2, #27
  203ddc:	bf44      	itt	mi
  203dde:	2320      	movmi	r3, #32
  203de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  203de4:	0711      	lsls	r1, r2, #28
  203de6:	bf44      	itt	mi
  203de8:	232b      	movmi	r3, #43	; 0x2b
  203dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  203dee:	f89a 3000 	ldrb.w	r3, [sl]
  203df2:	2b2a      	cmp	r3, #42	; 0x2a
  203df4:	d015      	beq.n	203e22 <_svfiprintf_r+0xf6>
  203df6:	9a07      	ldr	r2, [sp, #28]
  203df8:	4654      	mov	r4, sl
  203dfa:	2000      	movs	r0, #0
  203dfc:	f04f 0c0a 	mov.w	ip, #10
  203e00:	4621      	mov	r1, r4
  203e02:	f811 3b01 	ldrb.w	r3, [r1], #1
  203e06:	3b30      	subs	r3, #48	; 0x30
  203e08:	2b09      	cmp	r3, #9
  203e0a:	d94e      	bls.n	203eaa <_svfiprintf_r+0x17e>
  203e0c:	b1b0      	cbz	r0, 203e3c <_svfiprintf_r+0x110>
  203e0e:	9207      	str	r2, [sp, #28]
  203e10:	e014      	b.n	203e3c <_svfiprintf_r+0x110>
  203e12:	eba0 0308 	sub.w	r3, r0, r8
  203e16:	fa09 f303 	lsl.w	r3, r9, r3
  203e1a:	4313      	orrs	r3, r2
  203e1c:	9304      	str	r3, [sp, #16]
  203e1e:	46a2      	mov	sl, r4
  203e20:	e7d2      	b.n	203dc8 <_svfiprintf_r+0x9c>
  203e22:	9b03      	ldr	r3, [sp, #12]
  203e24:	1d19      	adds	r1, r3, #4
  203e26:	681b      	ldr	r3, [r3, #0]
  203e28:	9103      	str	r1, [sp, #12]
  203e2a:	2b00      	cmp	r3, #0
  203e2c:	bfbb      	ittet	lt
  203e2e:	425b      	neglt	r3, r3
  203e30:	f042 0202 	orrlt.w	r2, r2, #2
  203e34:	9307      	strge	r3, [sp, #28]
  203e36:	9307      	strlt	r3, [sp, #28]
  203e38:	bfb8      	it	lt
  203e3a:	9204      	strlt	r2, [sp, #16]
  203e3c:	7823      	ldrb	r3, [r4, #0]
  203e3e:	2b2e      	cmp	r3, #46	; 0x2e
  203e40:	d10c      	bne.n	203e5c <_svfiprintf_r+0x130>
  203e42:	7863      	ldrb	r3, [r4, #1]
  203e44:	2b2a      	cmp	r3, #42	; 0x2a
  203e46:	d135      	bne.n	203eb4 <_svfiprintf_r+0x188>
  203e48:	9b03      	ldr	r3, [sp, #12]
  203e4a:	1d1a      	adds	r2, r3, #4
  203e4c:	681b      	ldr	r3, [r3, #0]
  203e4e:	9203      	str	r2, [sp, #12]
  203e50:	2b00      	cmp	r3, #0
  203e52:	bfb8      	it	lt
  203e54:	f04f 33ff 	movlt.w	r3, #4294967295
  203e58:	3402      	adds	r4, #2
  203e5a:	9305      	str	r3, [sp, #20]
  203e5c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 203f1c <_svfiprintf_r+0x1f0>
  203e60:	7821      	ldrb	r1, [r4, #0]
  203e62:	2203      	movs	r2, #3
  203e64:	4650      	mov	r0, sl
  203e66:	f7fc fa53 	bl	200310 <memchr>
  203e6a:	b140      	cbz	r0, 203e7e <_svfiprintf_r+0x152>
  203e6c:	2340      	movs	r3, #64	; 0x40
  203e6e:	eba0 000a 	sub.w	r0, r0, sl
  203e72:	fa03 f000 	lsl.w	r0, r3, r0
  203e76:	9b04      	ldr	r3, [sp, #16]
  203e78:	4303      	orrs	r3, r0
  203e7a:	3401      	adds	r4, #1
  203e7c:	9304      	str	r3, [sp, #16]
  203e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
  203e82:	4827      	ldr	r0, [pc, #156]	; (203f20 <_svfiprintf_r+0x1f4>)
  203e84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  203e88:	2206      	movs	r2, #6
  203e8a:	f7fc fa41 	bl	200310 <memchr>
  203e8e:	2800      	cmp	r0, #0
  203e90:	d038      	beq.n	203f04 <_svfiprintf_r+0x1d8>
  203e92:	4b24      	ldr	r3, [pc, #144]	; (203f24 <_svfiprintf_r+0x1f8>)
  203e94:	bb1b      	cbnz	r3, 203ede <_svfiprintf_r+0x1b2>
  203e96:	9b03      	ldr	r3, [sp, #12]
  203e98:	3307      	adds	r3, #7
  203e9a:	f023 0307 	bic.w	r3, r3, #7
  203e9e:	3308      	adds	r3, #8
  203ea0:	9303      	str	r3, [sp, #12]
  203ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  203ea4:	4433      	add	r3, r6
  203ea6:	9309      	str	r3, [sp, #36]	; 0x24
  203ea8:	e767      	b.n	203d7a <_svfiprintf_r+0x4e>
  203eaa:	fb0c 3202 	mla	r2, ip, r2, r3
  203eae:	460c      	mov	r4, r1
  203eb0:	2001      	movs	r0, #1
  203eb2:	e7a5      	b.n	203e00 <_svfiprintf_r+0xd4>
  203eb4:	2300      	movs	r3, #0
  203eb6:	3401      	adds	r4, #1
  203eb8:	9305      	str	r3, [sp, #20]
  203eba:	4619      	mov	r1, r3
  203ebc:	f04f 0c0a 	mov.w	ip, #10
  203ec0:	4620      	mov	r0, r4
  203ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
  203ec6:	3a30      	subs	r2, #48	; 0x30
  203ec8:	2a09      	cmp	r2, #9
  203eca:	d903      	bls.n	203ed4 <_svfiprintf_r+0x1a8>
  203ecc:	2b00      	cmp	r3, #0
  203ece:	d0c5      	beq.n	203e5c <_svfiprintf_r+0x130>
  203ed0:	9105      	str	r1, [sp, #20]
  203ed2:	e7c3      	b.n	203e5c <_svfiprintf_r+0x130>
  203ed4:	fb0c 2101 	mla	r1, ip, r1, r2
  203ed8:	4604      	mov	r4, r0
  203eda:	2301      	movs	r3, #1
  203edc:	e7f0      	b.n	203ec0 <_svfiprintf_r+0x194>
  203ede:	ab03      	add	r3, sp, #12
  203ee0:	9300      	str	r3, [sp, #0]
  203ee2:	462a      	mov	r2, r5
  203ee4:	4b10      	ldr	r3, [pc, #64]	; (203f28 <_svfiprintf_r+0x1fc>)
  203ee6:	a904      	add	r1, sp, #16
  203ee8:	4638      	mov	r0, r7
  203eea:	f3af 8000 	nop.w
  203eee:	1c42      	adds	r2, r0, #1
  203ef0:	4606      	mov	r6, r0
  203ef2:	d1d6      	bne.n	203ea2 <_svfiprintf_r+0x176>
  203ef4:	89ab      	ldrh	r3, [r5, #12]
  203ef6:	065b      	lsls	r3, r3, #25
  203ef8:	f53f af2c 	bmi.w	203d54 <_svfiprintf_r+0x28>
  203efc:	9809      	ldr	r0, [sp, #36]	; 0x24
  203efe:	b01d      	add	sp, #116	; 0x74
  203f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  203f04:	ab03      	add	r3, sp, #12
  203f06:	9300      	str	r3, [sp, #0]
  203f08:	462a      	mov	r2, r5
  203f0a:	4b07      	ldr	r3, [pc, #28]	; (203f28 <_svfiprintf_r+0x1fc>)
  203f0c:	a904      	add	r1, sp, #16
  203f0e:	4638      	mov	r0, r7
  203f10:	f000 f87a 	bl	204008 <_printf_i>
  203f14:	e7eb      	b.n	203eee <_svfiprintf_r+0x1c2>
  203f16:	bf00      	nop
  203f18:	080047cc 	.word	0x080047cc
  203f1c:	080047d2 	.word	0x080047d2
  203f20:	080047d6 	.word	0x080047d6
  203f24:	00000000 	.word	0x00000000
  203f28:	00203c75 	.word	0x00203c75

00203f2c <_printf_common>:
  203f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  203f30:	4616      	mov	r6, r2
  203f32:	4699      	mov	r9, r3
  203f34:	688a      	ldr	r2, [r1, #8]
  203f36:	690b      	ldr	r3, [r1, #16]
  203f38:	f8dd 8020 	ldr.w	r8, [sp, #32]
  203f3c:	4293      	cmp	r3, r2
  203f3e:	bfb8      	it	lt
  203f40:	4613      	movlt	r3, r2
  203f42:	6033      	str	r3, [r6, #0]
  203f44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  203f48:	4607      	mov	r7, r0
  203f4a:	460c      	mov	r4, r1
  203f4c:	b10a      	cbz	r2, 203f52 <_printf_common+0x26>
  203f4e:	3301      	adds	r3, #1
  203f50:	6033      	str	r3, [r6, #0]
  203f52:	6823      	ldr	r3, [r4, #0]
  203f54:	0699      	lsls	r1, r3, #26
  203f56:	bf42      	ittt	mi
  203f58:	6833      	ldrmi	r3, [r6, #0]
  203f5a:	3302      	addmi	r3, #2
  203f5c:	6033      	strmi	r3, [r6, #0]
  203f5e:	6825      	ldr	r5, [r4, #0]
  203f60:	f015 0506 	ands.w	r5, r5, #6
  203f64:	d106      	bne.n	203f74 <_printf_common+0x48>
  203f66:	f104 0a19 	add.w	sl, r4, #25
  203f6a:	68e3      	ldr	r3, [r4, #12]
  203f6c:	6832      	ldr	r2, [r6, #0]
  203f6e:	1a9b      	subs	r3, r3, r2
  203f70:	42ab      	cmp	r3, r5
  203f72:	dc26      	bgt.n	203fc2 <_printf_common+0x96>
  203f74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
  203f78:	1e13      	subs	r3, r2, #0
  203f7a:	6822      	ldr	r2, [r4, #0]
  203f7c:	bf18      	it	ne
  203f7e:	2301      	movne	r3, #1
  203f80:	0692      	lsls	r2, r2, #26
  203f82:	d42b      	bmi.n	203fdc <_printf_common+0xb0>
  203f84:	f104 0243 	add.w	r2, r4, #67	; 0x43
  203f88:	4649      	mov	r1, r9
  203f8a:	4638      	mov	r0, r7
  203f8c:	47c0      	blx	r8
  203f8e:	3001      	adds	r0, #1
  203f90:	d01e      	beq.n	203fd0 <_printf_common+0xa4>
  203f92:	6823      	ldr	r3, [r4, #0]
  203f94:	68e5      	ldr	r5, [r4, #12]
  203f96:	6832      	ldr	r2, [r6, #0]
  203f98:	f003 0306 	and.w	r3, r3, #6
  203f9c:	2b04      	cmp	r3, #4
  203f9e:	bf08      	it	eq
  203fa0:	1aad      	subeq	r5, r5, r2
  203fa2:	68a3      	ldr	r3, [r4, #8]
  203fa4:	6922      	ldr	r2, [r4, #16]
  203fa6:	bf0c      	ite	eq
  203fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  203fac:	2500      	movne	r5, #0
  203fae:	4293      	cmp	r3, r2
  203fb0:	bfc4      	itt	gt
  203fb2:	1a9b      	subgt	r3, r3, r2
  203fb4:	18ed      	addgt	r5, r5, r3
  203fb6:	2600      	movs	r6, #0
  203fb8:	341a      	adds	r4, #26
  203fba:	42b5      	cmp	r5, r6
  203fbc:	d11a      	bne.n	203ff4 <_printf_common+0xc8>
  203fbe:	2000      	movs	r0, #0
  203fc0:	e008      	b.n	203fd4 <_printf_common+0xa8>
  203fc2:	2301      	movs	r3, #1
  203fc4:	4652      	mov	r2, sl
  203fc6:	4649      	mov	r1, r9
  203fc8:	4638      	mov	r0, r7
  203fca:	47c0      	blx	r8
  203fcc:	3001      	adds	r0, #1
  203fce:	d103      	bne.n	203fd8 <_printf_common+0xac>
  203fd0:	f04f 30ff 	mov.w	r0, #4294967295
  203fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  203fd8:	3501      	adds	r5, #1
  203fda:	e7c6      	b.n	203f6a <_printf_common+0x3e>
  203fdc:	18e1      	adds	r1, r4, r3
  203fde:	1c5a      	adds	r2, r3, #1
  203fe0:	2030      	movs	r0, #48	; 0x30
  203fe2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  203fe6:	4422      	add	r2, r4
  203fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  203fec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  203ff0:	3302      	adds	r3, #2
  203ff2:	e7c7      	b.n	203f84 <_printf_common+0x58>
  203ff4:	2301      	movs	r3, #1
  203ff6:	4622      	mov	r2, r4
  203ff8:	4649      	mov	r1, r9
  203ffa:	4638      	mov	r0, r7
  203ffc:	47c0      	blx	r8
  203ffe:	3001      	adds	r0, #1
  204000:	d0e6      	beq.n	203fd0 <_printf_common+0xa4>
  204002:	3601      	adds	r6, #1
  204004:	e7d9      	b.n	203fba <_printf_common+0x8e>
	...

00204008 <_printf_i>:
  204008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  20400c:	7e0f      	ldrb	r7, [r1, #24]
  20400e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  204010:	2f78      	cmp	r7, #120	; 0x78
  204012:	4691      	mov	r9, r2
  204014:	4680      	mov	r8, r0
  204016:	460c      	mov	r4, r1
  204018:	469a      	mov	sl, r3
  20401a:	f101 0243 	add.w	r2, r1, #67	; 0x43
  20401e:	d807      	bhi.n	204030 <_printf_i+0x28>
  204020:	2f62      	cmp	r7, #98	; 0x62
  204022:	d80a      	bhi.n	20403a <_printf_i+0x32>
  204024:	2f00      	cmp	r7, #0
  204026:	f000 80d8 	beq.w	2041da <_printf_i+0x1d2>
  20402a:	2f58      	cmp	r7, #88	; 0x58
  20402c:	f000 80a3 	beq.w	204176 <_printf_i+0x16e>
  204030:	f104 0542 	add.w	r5, r4, #66	; 0x42
  204034:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
  204038:	e03a      	b.n	2040b0 <_printf_i+0xa8>
  20403a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
  20403e:	2b15      	cmp	r3, #21
  204040:	d8f6      	bhi.n	204030 <_printf_i+0x28>
  204042:	a101      	add	r1, pc, #4	; (adr r1, 204048 <_printf_i+0x40>)
  204044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
  204048:	002040a1 	.word	0x002040a1
  20404c:	002040b5 	.word	0x002040b5
  204050:	00204031 	.word	0x00204031
  204054:	00204031 	.word	0x00204031
  204058:	00204031 	.word	0x00204031
  20405c:	00204031 	.word	0x00204031
  204060:	002040b5 	.word	0x002040b5
  204064:	00204031 	.word	0x00204031
  204068:	00204031 	.word	0x00204031
  20406c:	00204031 	.word	0x00204031
  204070:	00204031 	.word	0x00204031
  204074:	002041c1 	.word	0x002041c1
  204078:	002040e5 	.word	0x002040e5
  20407c:	002041a3 	.word	0x002041a3
  204080:	00204031 	.word	0x00204031
  204084:	00204031 	.word	0x00204031
  204088:	002041e3 	.word	0x002041e3
  20408c:	00204031 	.word	0x00204031
  204090:	002040e5 	.word	0x002040e5
  204094:	00204031 	.word	0x00204031
  204098:	00204031 	.word	0x00204031
  20409c:	002041ab 	.word	0x002041ab
  2040a0:	682b      	ldr	r3, [r5, #0]
  2040a2:	1d1a      	adds	r2, r3, #4
  2040a4:	681b      	ldr	r3, [r3, #0]
  2040a6:	602a      	str	r2, [r5, #0]
  2040a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
  2040ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  2040b0:	2301      	movs	r3, #1
  2040b2:	e0a3      	b.n	2041fc <_printf_i+0x1f4>
  2040b4:	6820      	ldr	r0, [r4, #0]
  2040b6:	6829      	ldr	r1, [r5, #0]
  2040b8:	0606      	lsls	r6, r0, #24
  2040ba:	f101 0304 	add.w	r3, r1, #4
  2040be:	d50a      	bpl.n	2040d6 <_printf_i+0xce>
  2040c0:	680e      	ldr	r6, [r1, #0]
  2040c2:	602b      	str	r3, [r5, #0]
  2040c4:	2e00      	cmp	r6, #0
  2040c6:	da03      	bge.n	2040d0 <_printf_i+0xc8>
  2040c8:	232d      	movs	r3, #45	; 0x2d
  2040ca:	4276      	negs	r6, r6
  2040cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  2040d0:	485e      	ldr	r0, [pc, #376]	; (20424c <_printf_i+0x244>)
  2040d2:	230a      	movs	r3, #10
  2040d4:	e019      	b.n	20410a <_printf_i+0x102>
  2040d6:	680e      	ldr	r6, [r1, #0]
  2040d8:	602b      	str	r3, [r5, #0]
  2040da:	f010 0f40 	tst.w	r0, #64	; 0x40
  2040de:	bf18      	it	ne
  2040e0:	b236      	sxthne	r6, r6
  2040e2:	e7ef      	b.n	2040c4 <_printf_i+0xbc>
  2040e4:	682b      	ldr	r3, [r5, #0]
  2040e6:	6820      	ldr	r0, [r4, #0]
  2040e8:	1d19      	adds	r1, r3, #4
  2040ea:	6029      	str	r1, [r5, #0]
  2040ec:	0601      	lsls	r1, r0, #24
  2040ee:	d501      	bpl.n	2040f4 <_printf_i+0xec>
  2040f0:	681e      	ldr	r6, [r3, #0]
  2040f2:	e002      	b.n	2040fa <_printf_i+0xf2>
  2040f4:	0646      	lsls	r6, r0, #25
  2040f6:	d5fb      	bpl.n	2040f0 <_printf_i+0xe8>
  2040f8:	881e      	ldrh	r6, [r3, #0]
  2040fa:	4854      	ldr	r0, [pc, #336]	; (20424c <_printf_i+0x244>)
  2040fc:	2f6f      	cmp	r7, #111	; 0x6f
  2040fe:	bf0c      	ite	eq
  204100:	2308      	moveq	r3, #8
  204102:	230a      	movne	r3, #10
  204104:	2100      	movs	r1, #0
  204106:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
  20410a:	6865      	ldr	r5, [r4, #4]
  20410c:	60a5      	str	r5, [r4, #8]
  20410e:	2d00      	cmp	r5, #0
  204110:	bfa2      	ittt	ge
  204112:	6821      	ldrge	r1, [r4, #0]
  204114:	f021 0104 	bicge.w	r1, r1, #4
  204118:	6021      	strge	r1, [r4, #0]
  20411a:	b90e      	cbnz	r6, 204120 <_printf_i+0x118>
  20411c:	2d00      	cmp	r5, #0
  20411e:	d04d      	beq.n	2041bc <_printf_i+0x1b4>
  204120:	4615      	mov	r5, r2
  204122:	fbb6 f1f3 	udiv	r1, r6, r3
  204126:	fb03 6711 	mls	r7, r3, r1, r6
  20412a:	5dc7      	ldrb	r7, [r0, r7]
  20412c:	f805 7d01 	strb.w	r7, [r5, #-1]!
  204130:	4637      	mov	r7, r6
  204132:	42bb      	cmp	r3, r7
  204134:	460e      	mov	r6, r1
  204136:	d9f4      	bls.n	204122 <_printf_i+0x11a>
  204138:	2b08      	cmp	r3, #8
  20413a:	d10b      	bne.n	204154 <_printf_i+0x14c>
  20413c:	6823      	ldr	r3, [r4, #0]
  20413e:	07de      	lsls	r6, r3, #31
  204140:	d508      	bpl.n	204154 <_printf_i+0x14c>
  204142:	6923      	ldr	r3, [r4, #16]
  204144:	6861      	ldr	r1, [r4, #4]
  204146:	4299      	cmp	r1, r3
  204148:	bfde      	ittt	le
  20414a:	2330      	movle	r3, #48	; 0x30
  20414c:	f805 3c01 	strble.w	r3, [r5, #-1]
  204150:	f105 35ff 	addle.w	r5, r5, #4294967295
  204154:	1b52      	subs	r2, r2, r5
  204156:	6122      	str	r2, [r4, #16]
  204158:	f8cd a000 	str.w	sl, [sp]
  20415c:	464b      	mov	r3, r9
  20415e:	aa03      	add	r2, sp, #12
  204160:	4621      	mov	r1, r4
  204162:	4640      	mov	r0, r8
  204164:	f7ff fee2 	bl	203f2c <_printf_common>
  204168:	3001      	adds	r0, #1
  20416a:	d14c      	bne.n	204206 <_printf_i+0x1fe>
  20416c:	f04f 30ff 	mov.w	r0, #4294967295
  204170:	b004      	add	sp, #16
  204172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  204176:	4835      	ldr	r0, [pc, #212]	; (20424c <_printf_i+0x244>)
  204178:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
  20417c:	6829      	ldr	r1, [r5, #0]
  20417e:	6823      	ldr	r3, [r4, #0]
  204180:	f851 6b04 	ldr.w	r6, [r1], #4
  204184:	6029      	str	r1, [r5, #0]
  204186:	061d      	lsls	r5, r3, #24
  204188:	d514      	bpl.n	2041b4 <_printf_i+0x1ac>
  20418a:	07df      	lsls	r7, r3, #31
  20418c:	bf44      	itt	mi
  20418e:	f043 0320 	orrmi.w	r3, r3, #32
  204192:	6023      	strmi	r3, [r4, #0]
  204194:	b91e      	cbnz	r6, 20419e <_printf_i+0x196>
  204196:	6823      	ldr	r3, [r4, #0]
  204198:	f023 0320 	bic.w	r3, r3, #32
  20419c:	6023      	str	r3, [r4, #0]
  20419e:	2310      	movs	r3, #16
  2041a0:	e7b0      	b.n	204104 <_printf_i+0xfc>
  2041a2:	6823      	ldr	r3, [r4, #0]
  2041a4:	f043 0320 	orr.w	r3, r3, #32
  2041a8:	6023      	str	r3, [r4, #0]
  2041aa:	2378      	movs	r3, #120	; 0x78
  2041ac:	4828      	ldr	r0, [pc, #160]	; (204250 <_printf_i+0x248>)
  2041ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  2041b2:	e7e3      	b.n	20417c <_printf_i+0x174>
  2041b4:	0659      	lsls	r1, r3, #25
  2041b6:	bf48      	it	mi
  2041b8:	b2b6      	uxthmi	r6, r6
  2041ba:	e7e6      	b.n	20418a <_printf_i+0x182>
  2041bc:	4615      	mov	r5, r2
  2041be:	e7bb      	b.n	204138 <_printf_i+0x130>
  2041c0:	682b      	ldr	r3, [r5, #0]
  2041c2:	6826      	ldr	r6, [r4, #0]
  2041c4:	6961      	ldr	r1, [r4, #20]
  2041c6:	1d18      	adds	r0, r3, #4
  2041c8:	6028      	str	r0, [r5, #0]
  2041ca:	0635      	lsls	r5, r6, #24
  2041cc:	681b      	ldr	r3, [r3, #0]
  2041ce:	d501      	bpl.n	2041d4 <_printf_i+0x1cc>
  2041d0:	6019      	str	r1, [r3, #0]
  2041d2:	e002      	b.n	2041da <_printf_i+0x1d2>
  2041d4:	0670      	lsls	r0, r6, #25
  2041d6:	d5fb      	bpl.n	2041d0 <_printf_i+0x1c8>
  2041d8:	8019      	strh	r1, [r3, #0]
  2041da:	2300      	movs	r3, #0
  2041dc:	6123      	str	r3, [r4, #16]
  2041de:	4615      	mov	r5, r2
  2041e0:	e7ba      	b.n	204158 <_printf_i+0x150>
  2041e2:	682b      	ldr	r3, [r5, #0]
  2041e4:	1d1a      	adds	r2, r3, #4
  2041e6:	602a      	str	r2, [r5, #0]
  2041e8:	681d      	ldr	r5, [r3, #0]
  2041ea:	6862      	ldr	r2, [r4, #4]
  2041ec:	2100      	movs	r1, #0
  2041ee:	4628      	mov	r0, r5
  2041f0:	f7fc f88e 	bl	200310 <memchr>
  2041f4:	b108      	cbz	r0, 2041fa <_printf_i+0x1f2>
  2041f6:	1b40      	subs	r0, r0, r5
  2041f8:	6060      	str	r0, [r4, #4]
  2041fa:	6863      	ldr	r3, [r4, #4]
  2041fc:	6123      	str	r3, [r4, #16]
  2041fe:	2300      	movs	r3, #0
  204200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  204204:	e7a8      	b.n	204158 <_printf_i+0x150>
  204206:	6923      	ldr	r3, [r4, #16]
  204208:	462a      	mov	r2, r5
  20420a:	4649      	mov	r1, r9
  20420c:	4640      	mov	r0, r8
  20420e:	47d0      	blx	sl
  204210:	3001      	adds	r0, #1
  204212:	d0ab      	beq.n	20416c <_printf_i+0x164>
  204214:	6823      	ldr	r3, [r4, #0]
  204216:	079b      	lsls	r3, r3, #30
  204218:	d413      	bmi.n	204242 <_printf_i+0x23a>
  20421a:	68e0      	ldr	r0, [r4, #12]
  20421c:	9b03      	ldr	r3, [sp, #12]
  20421e:	4298      	cmp	r0, r3
  204220:	bfb8      	it	lt
  204222:	4618      	movlt	r0, r3
  204224:	e7a4      	b.n	204170 <_printf_i+0x168>
  204226:	2301      	movs	r3, #1
  204228:	4632      	mov	r2, r6
  20422a:	4649      	mov	r1, r9
  20422c:	4640      	mov	r0, r8
  20422e:	47d0      	blx	sl
  204230:	3001      	adds	r0, #1
  204232:	d09b      	beq.n	20416c <_printf_i+0x164>
  204234:	3501      	adds	r5, #1
  204236:	68e3      	ldr	r3, [r4, #12]
  204238:	9903      	ldr	r1, [sp, #12]
  20423a:	1a5b      	subs	r3, r3, r1
  20423c:	42ab      	cmp	r3, r5
  20423e:	dcf2      	bgt.n	204226 <_printf_i+0x21e>
  204240:	e7eb      	b.n	20421a <_printf_i+0x212>
  204242:	2500      	movs	r5, #0
  204244:	f104 0619 	add.w	r6, r4, #25
  204248:	e7f5      	b.n	204236 <_printf_i+0x22e>
  20424a:	bf00      	nop
  20424c:	080047dd 	.word	0x080047dd
  204250:	080047ee 	.word	0x080047ee

00204254 <__retarget_lock_acquire_recursive>:
  204254:	4770      	bx	lr

00204256 <__retarget_lock_release_recursive>:
  204256:	4770      	bx	lr

00204258 <memmove>:
  204258:	4288      	cmp	r0, r1
  20425a:	b510      	push	{r4, lr}
  20425c:	eb01 0402 	add.w	r4, r1, r2
  204260:	d902      	bls.n	204268 <memmove+0x10>
  204262:	4284      	cmp	r4, r0
  204264:	4623      	mov	r3, r4
  204266:	d807      	bhi.n	204278 <memmove+0x20>
  204268:	1e43      	subs	r3, r0, #1
  20426a:	42a1      	cmp	r1, r4
  20426c:	d008      	beq.n	204280 <memmove+0x28>
  20426e:	f811 2b01 	ldrb.w	r2, [r1], #1
  204272:	f803 2f01 	strb.w	r2, [r3, #1]!
  204276:	e7f8      	b.n	20426a <memmove+0x12>
  204278:	4402      	add	r2, r0
  20427a:	4601      	mov	r1, r0
  20427c:	428a      	cmp	r2, r1
  20427e:	d100      	bne.n	204282 <memmove+0x2a>
  204280:	bd10      	pop	{r4, pc}
  204282:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  204286:	f802 4d01 	strb.w	r4, [r2, #-1]!
  20428a:	e7f7      	b.n	20427c <memmove+0x24>

0020428c <_realloc_r>:
  20428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  20428e:	4607      	mov	r7, r0
  204290:	4614      	mov	r4, r2
  204292:	460e      	mov	r6, r1
  204294:	b921      	cbnz	r1, 2042a0 <_realloc_r+0x14>
  204296:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  20429a:	4611      	mov	r1, r2
  20429c:	f7ff bc54 	b.w	203b48 <_malloc_r>
  2042a0:	b922      	cbnz	r2, 2042ac <_realloc_r+0x20>
  2042a2:	f7ff fc07 	bl	203ab4 <_free_r>
  2042a6:	4625      	mov	r5, r4
  2042a8:	4628      	mov	r0, r5
  2042aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2042ac:	f000 f814 	bl	2042d8 <_malloc_usable_size_r>
  2042b0:	42a0      	cmp	r0, r4
  2042b2:	d20f      	bcs.n	2042d4 <_realloc_r+0x48>
  2042b4:	4621      	mov	r1, r4
  2042b6:	4638      	mov	r0, r7
  2042b8:	f7ff fc46 	bl	203b48 <_malloc_r>
  2042bc:	4605      	mov	r5, r0
  2042be:	2800      	cmp	r0, #0
  2042c0:	d0f2      	beq.n	2042a8 <_realloc_r+0x1c>
  2042c2:	4631      	mov	r1, r6
  2042c4:	4622      	mov	r2, r4
  2042c6:	f7ff fbdf 	bl	203a88 <memcpy>
  2042ca:	4631      	mov	r1, r6
  2042cc:	4638      	mov	r0, r7
  2042ce:	f7ff fbf1 	bl	203ab4 <_free_r>
  2042d2:	e7e9      	b.n	2042a8 <_realloc_r+0x1c>
  2042d4:	4635      	mov	r5, r6
  2042d6:	e7e7      	b.n	2042a8 <_realloc_r+0x1c>

002042d8 <_malloc_usable_size_r>:
  2042d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
  2042dc:	1f18      	subs	r0, r3, #4
  2042de:	2b00      	cmp	r3, #0
  2042e0:	bfbc      	itt	lt
  2042e2:	580b      	ldrlt	r3, [r1, r0]
  2042e4:	18c0      	addlt	r0, r0, r3
  2042e6:	4770      	bx	lr

002042e8 <_sbrk>:
  2042e8:	4a04      	ldr	r2, [pc, #16]	; (2042fc <_sbrk+0x14>)
  2042ea:	4905      	ldr	r1, [pc, #20]	; (204300 <_sbrk+0x18>)
  2042ec:	6813      	ldr	r3, [r2, #0]
  2042ee:	2b00      	cmp	r3, #0
  2042f0:	bf08      	it	eq
  2042f2:	460b      	moveq	r3, r1
  2042f4:	4418      	add	r0, r3
  2042f6:	6010      	str	r0, [r2, #0]
  2042f8:	4618      	mov	r0, r3
  2042fa:	4770      	bx	lr
  2042fc:	200017b0 	.word	0x200017b0
  204300:	200017b4 	.word	0x200017b4
