<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › ath › ath9k › eeprom_4k.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>eeprom_4k.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2008-2011 Atheros Communications Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span>
<span class="cm"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span>
<span class="cm"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/unaligned.h&gt;</span>
<span class="cp">#include &quot;hw.h&quot;</span>
<span class="cp">#include &quot;ar9002_phy.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_4k_get_eeprom_ver</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_4k_get_eeprom_rev</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define SIZE_EEPROM_4K (sizeof(struct ar5416_eeprom_4k) / sizeof(u16))</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">__ath9k_hw_4k_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eep_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">eep_start_loc</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">SIZE_EEPROM_4K</span><span class="p">;</span> <span class="n">addr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_nvram_read</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">eep_start_loc</span><span class="p">,</span> <span class="n">eep_data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
				<span class="s">&quot;Unable to read eeprom region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">eep_data</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">__ath9k_hw_usb_4k_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eep_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>

	<span class="n">ath9k_hw_usb_gen_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">eep_data</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="n">SIZE_EEPROM_4K</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ath9k_hw_4k_fill_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_use_flash</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;Reading from EEPROM, not flash</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">bus_ops</span><span class="o">-&gt;</span><span class="n">ath_bus_type</span> <span class="o">==</span> <span class="n">ATH_USB</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">__ath9k_hw_usb_4k_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">__ath9k_hw_4k_fill_eeprom</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_ATH9K_DEBUGFS) || defined(CONFIG_ATH9K_HTC_DEBUGFS)</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_dump_4k_modal_eeprom</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">modal_eep_4k_header</span> <span class="o">*</span><span class="n">modal_hdr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Ant. Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Ant. Common Control&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Ant. Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Switch Settle&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">switchSettling</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 TxRxAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 RxTxMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;ADC Desired size&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">adcDesiredSize</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;PGA Desired size&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pgaDesiredSize</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xlna Gain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xlnaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txEndToXpaOff&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txEndToRxOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txEndToRxOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToXpaOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;CCA Threshold)&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 NF Threshold&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;xpdGain&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpdGain</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;External PD&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpd</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 I Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 Q Coefficient&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;pdGainOverlap&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">pdGainOverlap</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;O/D Bias Version&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;CCK OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_0</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;BPSK OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;QPSK OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_2</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;16QAM OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_3</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;64QAM OutputBias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ob_4</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;CCK Driver1_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db1_0</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;BPSK Driver1_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db1_1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;QPSK Driver1_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db1_2</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;16QAM Driver1_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db1_3</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;64QAM Driver1_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db1_4</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;CCK Driver2_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db2_0</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;BPSK Driver2_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db2_1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;QPSK Driver2_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db2_2</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;16QAM Driver2_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db2_3</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;64QAM Driver2_Bias&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">db2_4</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;xPA Bias Level&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xpaBiasLvl</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToDataStart&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToDataStart</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;txFrameToPaOn&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">txFrameToPaOn</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;HT40 Power Inc.&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">ht40PowerIncForPdadc</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 bswAtten&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 bswMargin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;HT40 Switch Settle&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">swSettleHt40</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xatten2Db&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Chain0 xatten2Margin&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Ant. Diversity ctl1&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antdiv_ctl1</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Ant. Diversity ctl2&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">antdiv_ctl2</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;TX Diversity&quot;</span><span class="p">,</span> <span class="n">modal_hdr</span><span class="o">-&gt;</span><span class="n">tx_diversity</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_4k_dump_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dump_base_hdr</span><span class="p">,</span>
				       <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">base_eep_header_4k</span> <span class="o">*</span><span class="n">pBase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dump_base_hdr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span>
				<span class="s">&quot;%20s :</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="s">&quot;2GHz modal Header&quot;</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">ath9k_dump_4k_modal_eeprom</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
						  <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Major Version&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Minor Version&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Checksum&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">checksum</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Length&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RegDomain1&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RegDomain2&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;TX Mask&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txMask</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;RX Mask&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rxMask</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Allow 5GHz&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span> <span class="n">AR5416_OPFLAGS_11A</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Allow 2GHz&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span> <span class="n">AR5416_OPFLAGS_11G</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 2GHz HT20&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_2G_HT20</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 2GHz HT40&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_2G_HT40</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 5Ghz HT20&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_5G_HT20</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Disable 5Ghz HT40&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span> <span class="o">&amp;</span>
					<span class="n">AR5416_OPFLAGS_N_5G_HT40</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Big Endian&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">eepMisc</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">));</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Major Ver&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Minor Ver&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;Cal Bin Build&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">binBuildNumber</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">PR_EEP</span><span class="p">(</span><span class="s">&quot;TX Gain type&quot;</span><span class="p">,</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txGainType</span><span class="p">);</span>

	<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span> <span class="s">&quot;%20s : %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="s">&quot;MacAddress&quot;</span><span class="p">,</span>
			<span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">size</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_4k_dump_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dump_base_hdr</span><span class="p">,</span>
				       <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>


<span class="cp">#undef SIZE_EEPROM_4K</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ath9k_hw_4k_check_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define EEPROM_4K_SIZE (sizeof(struct ar5416_eeprom_4k) / sizeof(u16))</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">eepdata</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="n">magic</span><span class="p">,</span> <span class="n">magic2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">el</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">need_swap</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">addr</span><span class="p">;</span>


	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_use_flash</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ath9k_hw_nvram_read</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">AR5416_EEPROM_MAGIC_OFFSET</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">magic</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="s">&quot;Reading Magic # failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;Read Magic = 0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">magic</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">magic</span> <span class="o">!=</span> <span class="n">AR5416_EEPROM_MAGIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">magic2</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">magic</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">magic2</span> <span class="o">==</span> <span class="n">AR5416_EEPROM_MAGIC</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">need_swap</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">eepdata</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">);</span>

				<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">EEPROM_4K_SIZE</span><span class="p">;</span> <span class="n">addr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">temp</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="o">*</span><span class="n">eepdata</span><span class="p">);</span>
					<span class="o">*</span><span class="n">eepdata</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
					<span class="n">eepdata</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span>
					<span class="s">&quot;Invalid EEPROM Magic. Endianness mismatch.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span> <span class="s">&quot;need_swap = %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">need_swap</span> <span class="o">?</span> <span class="s">&quot;True&quot;</span> <span class="o">:</span> <span class="s">&quot;False&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">need_swap</span><span class="p">)</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">.</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">el</span> <span class="o">&gt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span><span class="p">))</span>
		<span class="n">el</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">el</span> <span class="o">=</span> <span class="n">el</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">);</span>

	<span class="n">eepdata</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">el</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sum</span> <span class="o">^=</span> <span class="o">*</span><span class="n">eepdata</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">need_swap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">integer</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
			<span class="s">&quot;EEPROM Endianness is not native.. Changing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">checksum</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">checksum</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">rfSilent</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">rfSilent</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">blueToothOptions</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">blueToothOptions</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">deviceCap</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">deviceCap</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">integer</span> <span class="o">=</span> <span class="n">swab32</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">antCtrlCommon</span><span class="p">);</span>
		<span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">antCtrlCommon</span> <span class="o">=</span> <span class="n">integer</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP4K_MAX_CHAINS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">integer</span> <span class="o">=</span> <span class="n">swab32</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">integer</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR_EEPROM_MODAL_SPURS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">word</span> <span class="o">=</span> <span class="n">swab16</span><span class="p">(</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">spurChans</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">spurChan</span><span class="p">);</span>
			<span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">spurChans</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">spurChan</span> <span class="o">=</span> <span class="n">word</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sum</span> <span class="o">!=</span> <span class="mh">0xffff</span> <span class="o">||</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_ver</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">!=</span> <span class="n">AR5416_EEP_VER</span> <span class="o">||</span>
	    <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_rev</span><span class="p">(</span><span class="n">ah</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP_NO_BACK_VER</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath_err</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="s">&quot;Bad EEPROM checksum 0x%x or revision 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sum</span><span class="p">,</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">eep_ops</span><span class="o">-&gt;</span><span class="n">get_eeprom_ver</span><span class="p">(</span><span class="n">ah</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#undef EEPROM_4K_SIZE</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ath9k_hw_4k_get_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				  <span class="k">enum</span> <span class="n">eeprom_param</span> <span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">modal_eep_4k_header</span> <span class="o">*</span><span class="n">pModal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">base_eep_header_4k</span> <span class="o">*</span><span class="n">pBase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ver_minor</span><span class="p">;</span>

	<span class="n">ver_minor</span> <span class="o">=</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">param</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">EEP_NFTHRESH_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">noiseFloorThreshCh</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">EEP_MAC_LSW</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_MAC_MID</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_MAC_MSW</span>:
		<span class="k">return</span> <span class="n">get_unaligned_be16</span><span class="p">(</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">macAddr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">EEP_REG_0</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">regDmn</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">case</span> <span class="n">EEP_OP_CAP</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">deviceCap</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OP_MODE</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">opCapFlags</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RF_SILENT</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rfSilent</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_OB_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_DB_2</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_MINOR_REV</span>:
		<span class="k">return</span> <span class="n">ver_minor</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_TX_MASK</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txMask</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_RX_MASK</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">rxMask</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_FRAC_N_5G</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_PWR_TABLE_OFFSET</span>:
		<span class="k">return</span> <span class="n">AR5416_PWR_TABLE_OFFSET_DB</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_MODAL_VER</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_ANT_DIV_CTL1</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antdiv_ctl1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_TXGAIN_TYPE</span>:
		<span class="k">return</span> <span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txGainType</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EEP_ANTENNA_GAIN_2G</span>:
		<span class="k">return</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antennaGainCh</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_set_4k_power_cal_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_data_per_freq_4k</span> <span class="o">*</span><span class="n">pRawDataset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">pCalBChans</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pdGainOverlap_t2</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="n">AR5416_NUM_PDADC_VALUES</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">gainBoundaries</span><span class="p">[</span><span class="n">AR5416_PD_GAINS_IN_MASK</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">numPiers</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">numXpdGain</span><span class="p">,</span> <span class="n">xpdMask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">xpdGainValues</span><span class="p">[</span><span class="n">AR5416_EEP4K_NUM_PD_GAINS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">reg32</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span> <span class="n">regChainOffset</span><span class="p">;</span>

	<span class="n">xpdMask</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">xpdGain</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
	    <span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pdGainOverlap_t2</span> <span class="o">=</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">.</span><span class="n">pdGainOverlap</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pdGainOverlap_t2</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">MS</span><span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG5</span><span class="p">),</span>
					    <span class="n">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">pCalBChans</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calFreqPier2G</span><span class="p">;</span>
	<span class="n">numPiers</span> <span class="o">=</span> <span class="n">AR5416_EEP4K_NUM_2G_CAL_PIERS</span><span class="p">;</span>

	<span class="n">numXpdGain</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">AR5416_PD_GAINS_IN_MASK</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">xpdMask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">AR5416_PD_GAINS_IN_MASK</span> <span class="o">-</span> <span class="n">i</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">numXpdGain</span> <span class="o">&gt;=</span> <span class="n">AR5416_EEP4K_NUM_PD_GAINS</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">xpdGainValues</span><span class="p">[</span><span class="n">numXpdGain</span><span class="p">]</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">u16</span><span class="p">)(</span><span class="n">AR5416_PD_GAINS_IN_MASK</span> <span class="o">-</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">numXpdGain</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_NUM_PD_GAIN</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">numXpdGain</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_1</span><span class="p">,</span>
		      <span class="n">xpdGainValues</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_2</span><span class="p">,</span>
		      <span class="n">xpdGainValues</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG1_PD_GAIN_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP4K_MAX_CHAINS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regChainOffset</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mh">0x1000</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">txMask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pRawDataset</span> <span class="o">=</span> <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calPierData2G</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

			<span class="n">ath9k_hw_get_gain_boundaries_pdadcs</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
					    <span class="n">pRawDataset</span><span class="p">,</span> <span class="n">pCalBChans</span><span class="p">,</span>
					    <span class="n">numPiers</span><span class="p">,</span> <span class="n">pdGainOverlap_t2</span><span class="p">,</span>
					    <span class="n">gainBoundaries</span><span class="p">,</span>
					    <span class="n">pdadcValues</span><span class="p">,</span> <span class="n">numXpdGain</span><span class="p">);</span>

			<span class="n">ENABLE_REGWRITE_BUFFER</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TPCRG5</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">,</span>
				  <span class="n">SM</span><span class="p">(</span><span class="n">pdGainOverlap_t2</span><span class="p">,</span>
				     <span class="n">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</span><span class="p">)</span>
				  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">gainBoundaries</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				       <span class="n">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1</span><span class="p">)</span>
				  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">gainBoundaries</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
				       <span class="n">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2</span><span class="p">)</span>
				  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">gainBoundaries</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
				       <span class="n">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3</span><span class="p">)</span>
				  <span class="o">|</span> <span class="n">SM</span><span class="p">(</span><span class="n">gainBoundaries</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
			       <span class="n">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4</span><span class="p">));</span>

			<span class="n">regOffset</span> <span class="o">=</span> <span class="n">AR_PHY_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="mi">672</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">regChainOffset</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">reg32</span> <span class="o">=</span> <span class="n">get_unaligned_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">]);</span>
				<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span> <span class="n">reg32</span><span class="p">);</span>

				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
					<span class="s">&quot;PDADC (%d,%4x): %4.4x %8.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="n">regChainOffset</span><span class="p">,</span> <span class="n">regOffset</span><span class="p">,</span>
					<span class="n">reg32</span><span class="p">);</span>
				<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">EEPROM</span><span class="p">,</span>
					<span class="s">&quot;PDADC: Chain %d | &quot;</span>
					<span class="s">&quot;PDADC %3d Value %3d | &quot;</span>
					<span class="s">&quot;PDADC %3d Value %3d | &quot;</span>
					<span class="s">&quot;PDADC %3d Value %3d | &quot;</span>
					<span class="s">&quot;PDADC %3d Value %3d |</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">],</span>
					<span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">pdadcValues</span><span class="p">[</span><span class="mi">4</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]);</span>

				<span class="n">regOffset</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">REGWRITE_BUFFER_FLUSH</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_set_4k_power_per_rate_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
						 <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
						 <span class="kt">int16_t</span> <span class="o">*</span><span class="n">ratesArray</span><span class="p">,</span>
						 <span class="n">u16</span> <span class="n">cfgCtl</span><span class="p">,</span>
						 <span class="n">u16</span> <span class="n">antenna_reduction</span><span class="p">,</span>
						 <span class="n">u16</span> <span class="n">powerLimit</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define CMP_TEST_GRP \</span>
<span class="cp">	(((cfgCtl &amp; ~CTL_MODE_M)| (pCtlMode[ctlMode] &amp; CTL_MODE_M)) ==	\</span>
<span class="cp">	 pEepData-&gt;ctlIndex[i])						\</span>
<span class="cp">	|| (((cfgCtl &amp; ~CTL_MODE_M) | (pCtlMode[ctlMode] &amp; CTL_MODE_M)) == \</span>
<span class="cp">	    ((pEepData-&gt;ctlIndex[i] &amp; CTL_MODE_M) | SD_NO_CTL))</span>

	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">twiceMinEdgePower</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">twiceMaxEdgePower</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">scaledPower</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">minCtlPower</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">numCtlModes</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">pCtlMode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ctlMode</span><span class="p">,</span> <span class="n">freq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">chan_centers</span> <span class="n">centers</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_ctl_data_4k</span> <span class="o">*</span><span class="n">rep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cal_target_power_leg</span> <span class="n">targetPowerOfdm</span><span class="p">,</span> <span class="n">targetPowerCck</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">cal_target_power_leg</span> <span class="n">targetPowerOfdmExt</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span> <span class="p">},</span> <span class="n">targetPowerCckExt</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">cal_target_power_ht</span> <span class="n">targetPowerHt20</span><span class="p">,</span> <span class="n">targetPowerHt40</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">ctlModesFor11g</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">CTL_11B</span><span class="p">,</span> <span class="n">CTL_11G</span><span class="p">,</span> <span class="n">CTL_2GHT20</span><span class="p">,</span>
		<span class="n">CTL_11B_EXT</span><span class="p">,</span> <span class="n">CTL_11G_EXT</span><span class="p">,</span> <span class="n">CTL_2GHT40</span>
	<span class="p">};</span>

	<span class="n">ath9k_hw_get_channel_centers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">centers</span><span class="p">);</span>

	<span class="n">scaledPower</span> <span class="o">=</span> <span class="n">powerLimit</span> <span class="o">-</span> <span class="n">antenna_reduction</span><span class="p">;</span>
	<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11g</span><span class="p">)</span> <span class="o">-</span> <span class="n">SUB_NUM_CTL_MODES_AT_2G_40</span><span class="p">;</span>
	<span class="n">pCtlMode</span> <span class="o">=</span> <span class="n">ctlModesFor11g</span><span class="p">;</span>

	<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPowerCck</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_CCK_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerCck</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2G</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerOfdm</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
			<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2GHT20</span><span class="p">,</span>
			<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">targetPowerHt20</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">numCtlModes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ctlModesFor11g</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2GHT40</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_40_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerHt40</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPowerCck</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_CCK_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerCckExt</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="n">ath9k_hw_get_legacy_target_powers</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
				<span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">calTargetPower2G</span><span class="p">,</span>
				<span class="n">AR5416_NUM_2G_20_TARGET_POWERS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">targetPowerOfdmExt</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ctlMode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ctlMode</span> <span class="o">&lt;</span> <span class="n">numCtlModes</span><span class="p">;</span> <span class="n">ctlMode</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">isHt40CtlMode</span> <span class="o">=</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">==</span> <span class="n">CTL_5GHT40</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">==</span> <span class="n">CTL_2GHT40</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">isHt40CtlMode</span><span class="p">)</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">synth_center</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">EXT_ADDITIVE</span><span class="p">)</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">ext_center</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">centers</span><span class="p">.</span><span class="n">ctl_center</span><span class="p">;</span>

		<span class="n">twiceMaxEdgePower</span> <span class="o">=</span> <span class="n">MAX_RATE_POWER</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">AR5416_EEP4K_NUM_CTLS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			     <span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlIndex</span><span class="p">[</span><span class="n">i</span><span class="p">];</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">CMP_TEST_GRP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">ctlData</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

				<span class="n">twiceMinEdgePower</span> <span class="o">=</span> <span class="n">ath9k_hw_get_max_edge_power</span><span class="p">(</span>
					<span class="n">freq</span><span class="p">,</span>
					<span class="n">rep</span><span class="o">-&gt;</span><span class="n">ctlEdges</span><span class="p">[</span>
					<span class="n">ar5416_get_ntxchains</span><span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">txchainmask</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">],</span>
					<span class="n">IS_CHAN_2GHZ</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span>
					<span class="n">AR5416_EEP4K_NUM_BAND_EDGES</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">((</span><span class="n">cfgCtl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CTL_MODE_M</span><span class="p">)</span> <span class="o">==</span> <span class="n">SD_NO_CTL</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">twiceMaxEdgePower</span> <span class="o">=</span>
						<span class="n">min</span><span class="p">(</span><span class="n">twiceMaxEdgePower</span><span class="p">,</span>
						    <span class="n">twiceMinEdgePower</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">twiceMaxEdgePower</span> <span class="o">=</span> <span class="n">twiceMinEdgePower</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">minCtlPower</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">min</span><span class="p">(</span><span class="n">twiceMaxEdgePower</span><span class="p">,</span> <span class="n">scaledPower</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">pCtlMode</span><span class="p">[</span><span class="n">ctlMode</span><span class="p">])</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CTL_11B</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11G</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_2GHT20</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11B_EXT</span>:
			<span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_11G_EXT</span>:
			<span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CTL_2GHT40</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">min</span><span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					    <span class="n">minCtlPower</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate6mb</span><span class="p">]</span> <span class="o">=</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate9mb</span><span class="p">]</span> <span class="o">=</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate12mb</span><span class="p">]</span> <span class="o">=</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate18mb</span><span class="p">]</span> <span class="o">=</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate24mb</span><span class="p">]</span> <span class="o">=</span>
	<span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate36mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate48mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate54mb</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateXr</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdm</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_0</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt20</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate1l</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2l</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5l</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11s</span><span class="p">]</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11l</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCck</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_0</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="p">}</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupOfdm</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupCck</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerHt40</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtOfdm</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerOfdmExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtCck</span><span class="p">]</span> <span class="o">=</span> <span class="n">targetPowerCckExt</span><span class="p">.</span><span class="n">tPow2x</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="p">}</span>

<span class="cp">#undef CMP_TEST_GRP</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_4k_set_txpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				    <span class="n">u16</span> <span class="n">cfgCtl</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="n">twiceAntennaReduction</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="n">powerLimit</span><span class="p">,</span> <span class="n">bool</span> <span class="n">test</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ath_regulatory</span> <span class="o">*</span><span class="n">regulatory</span> <span class="o">=</span> <span class="n">ath9k_hw_regulatory</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">pEepData</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">modal_eep_4k_header</span> <span class="o">*</span><span class="n">pModal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">;</span>
	<span class="kt">int16_t</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">Ar5416RateSize</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ht40PowerIncForPdadc</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pEepData</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
	    <span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ht40PowerIncForPdadc</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ht40PowerIncForPdadc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ath9k_hw_set_4k_power_per_rate_table</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span>
					     <span class="o">&amp;</span><span class="n">ratesArray</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">cfgCtl</span><span class="p">,</span>
					     <span class="n">twiceAntennaReduction</span><span class="p">,</span>
					     <span class="n">powerLimit</span><span class="p">);</span>

	<span class="n">ath9k_hw_set_4k_power_cal_table</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>

	<span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">MAX_RATE_POWER</span><span class="p">)</span>
			<span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">MAX_RATE_POWER</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span><span class="p">)</span>
			<span class="n">regulatory</span><span class="o">-&gt;</span><span class="n">max_power_level</span> <span class="o">=</span> <span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test</span><span class="p">)</span>
	    <span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">Ar5416RateSize</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ratesArray</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">-=</span> <span class="n">AR5416_PWR_TABLE_OFFSET_DB</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">ENABLE_REGWRITE_BUFFER</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="cm">/* OFDM power per rate */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE1</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate18mb</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate12mb</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate9mb</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate6mb</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE2</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate54mb</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate48mb</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate36mb</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate24mb</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* CCK power per rate */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE3</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2s</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate2l</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateXr</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate1l</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE4</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11s</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate11l</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5s</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rate5_5l</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* HT20 power per rate */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE5</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_3</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_2</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_1</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_0</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE6</span><span class="p">,</span>
		  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_7</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_6</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_5</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
		  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt20_4</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* HT40 power per rate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE7</span><span class="p">,</span>
			  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_3</span><span class="p">]</span> <span class="o">+</span>
				       <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">24</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_2</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_1</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_0</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE8</span><span class="p">,</span>
			  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_7</span><span class="p">]</span> <span class="o">+</span>
				       <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">24</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_6</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_5</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateHt40_4</span><span class="p">]</span> <span class="o">+</span>
					 <span class="n">ht40PowerIncForPdadc</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_POWER_TX_RATE9</span><span class="p">,</span>
			  <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtOfdm</span><span class="p">],</span> <span class="mi">24</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateExtCck</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupOfdm</span><span class="p">],</span> <span class="mi">8</span><span class="p">)</span>
			  <span class="o">|</span> <span class="n">ATH9K_POW_SM</span><span class="p">(</span><span class="n">ratesArray</span><span class="p">[</span><span class="n">rateDupCck</span><span class="p">],</span> <span class="mi">0</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">REGWRITE_BUFFER_FLUSH</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_4k_set_gain</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">modal_eep_4k_header</span> <span class="o">*</span><span class="n">pModal</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">eep</span><span class="p">,</span>
				 <span class="n">u8</span> <span class="n">txRxAttenLocal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SWITCH_CHAIN_0</span><span class="p">,</span>
		  <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlChain</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TIMING_CTRL4</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		  <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TIMING_CTRL4</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&amp;</span>
		   <span class="o">~</span><span class="p">(</span><span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</span> <span class="o">|</span>
		     <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</span><span class="p">))</span> <span class="o">|</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">iqCalICh</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</span><span class="p">)</span> <span class="o">|</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">iqCalQCh</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
	    <span class="n">AR5416_EEP_MINOR_VER_3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txRxAttenLocal</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txRxAttenCh</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_DB</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_DB</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

		<span class="cm">/* Set the block 1 value to block 0 value */</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswMargin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN1_DB</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bswAtten</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Margin</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_GAIN_2GHZ</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
			      <span class="n">AR_PHY_GAIN_2GHZ_XATTEN2_DB</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">xatten2Db</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_ATTEN</span><span class="p">,</span> <span class="n">txRxAttenLocal</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_MARGIN</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_ATTEN</span><span class="p">,</span> <span class="n">txRxAttenLocal</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RXGAIN</span> <span class="o">+</span> <span class="mh">0x1000</span><span class="p">,</span>
		      <span class="n">AR9280_PHY_RXGAIN_TXRX_MARGIN</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">rxTxMarginCh</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read EEPROM header info and program the device for correct operation</span>
<span class="cm"> * given the channel value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath9k_hw_4k_set_board_values</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ath9k_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">modal_eep_4k_header</span> <span class="o">*</span><span class="n">pModal</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ar5416_eeprom_4k</span> <span class="o">*</span><span class="n">eep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">.</span><span class="n">map4k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">base_eep_header_4k</span> <span class="o">*</span><span class="n">pBase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txRxAttenLocal</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ob</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="n">db1</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="n">db2</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ant_div_control1</span><span class="p">,</span> <span class="n">ant_div_control2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bb_desired_scale</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regVal</span><span class="p">;</span>

	<span class="n">pModal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">modalHeader</span><span class="p">;</span>
	<span class="n">txRxAttenLocal</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SWITCH_COM</span><span class="p">,</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antCtrlCommon</span><span class="p">);</span>

	<span class="cm">/* Single chain for 4K EEPROM*/</span>
	<span class="n">ath9k_hw_4k_set_gain</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">pModal</span><span class="p">,</span> <span class="n">eep</span><span class="p">,</span> <span class="n">txRxAttenLocal</span><span class="p">);</span>

	<span class="cm">/* Initialize Ant Diversity settings from EEPROM */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ant_div_control1</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antdiv_ctl1</span><span class="p">;</span>
		<span class="n">ant_div_control2</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">antdiv_ctl2</span><span class="p">;</span>

		<span class="n">regVal</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_MULTICHAIN_GAIN_CTL</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">AR_PHY_9285_ANT_DIV_CTL_ALL</span><span class="p">));</span>

		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">(</span><span class="n">ant_div_control1</span><span class="p">,</span>
			     <span class="n">AR_PHY_9285_ANT_DIV_CTL</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">(</span><span class="n">ant_div_control2</span><span class="p">,</span>
			     <span class="n">AR_PHY_9285_ANT_DIV_ALT_LNACONF</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">((</span><span class="n">ant_div_control2</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span>
			     <span class="n">AR_PHY_9285_ANT_DIV_MAIN_LNACONF</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">((</span><span class="n">ant_div_control1</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">),</span>
			     <span class="n">AR_PHY_9285_ANT_DIV_ALT_GAINTB</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">((</span><span class="n">ant_div_control1</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span>
			     <span class="n">AR_PHY_9285_ANT_DIV_MAIN_GAINTB</span><span class="p">);</span>


		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_MULTICHAIN_GAIN_CTL</span><span class="p">,</span> <span class="n">regVal</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_MULTICHAIN_GAIN_CTL</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCK_DETECT</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">|=</span> <span class="n">SM</span><span class="p">((</span><span class="n">ant_div_control1</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">),</span>
			     <span class="n">AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV</span><span class="p">);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCK_DETECT</span><span class="p">,</span> <span class="n">regVal</span><span class="p">);</span>
		<span class="n">regVal</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCK_DETECT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_0</span><span class="p">;</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_1</span><span class="p">;</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_2</span><span class="p">;</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_3</span><span class="p">;</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_4</span><span class="p">;</span>

		<span class="n">db1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_0</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_1</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_2</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_3</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_4</span><span class="p">;</span>

		<span class="n">db2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_0</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_1</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_2</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_3</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_0</span><span class="p">;</span>
		<span class="n">ob</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ob</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">ob</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">ob</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_1</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_0</span><span class="p">;</span>
		<span class="n">db1</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">db1</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">db1</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">db1</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_1</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_0</span><span class="p">;</span>
		<span class="n">db2</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">db2</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">db2</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">db2</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db2_1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ob</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">ob_0</span><span class="p">;</span>
			<span class="n">db1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_0</span><span class="p">;</span>
			<span class="n">db2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">db1_0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9271</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_cck</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_cck_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_psk</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_psk_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_qam</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_OB_qam_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_DB_1</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G3_DB_1_S</span><span class="p">,</span>
					  <span class="n">db1</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G4_DB_2</span><span class="p">,</span>
					  <span class="n">AR9271_AN_RF2G4_DB_2_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_0</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_0_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_1</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_1_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_2</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_2_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_3_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_OB_4_S</span><span class="p">,</span>
					  <span class="n">ob</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>

		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_0</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_0_S</span><span class="p">,</span>
					  <span class="n">db1</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_1</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_1_S</span><span class="p">,</span>
					  <span class="n">db1</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_2</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G3_DB1_2_S</span><span class="p">,</span>
					  <span class="n">db1</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB1_3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB1_3_S</span><span class="p">,</span>
					  <span class="n">db1</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB1_4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB1_4_S</span><span class="p">,</span> <span class="n">db1</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>

		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_0</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_0_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_1</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_1_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_2</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_2_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_3</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_3_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="n">ath9k_hw_analog_shift_rmw</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_4</span><span class="p">,</span>
					  <span class="n">AR9285_AN_RF2G4_DB2_4_S</span><span class="p">,</span>
					  <span class="n">db2</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
	<span class="p">}</span>


	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING_SWITCH</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">switchSettling</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_DESIRED_SZ</span><span class="p">,</span> <span class="n">AR_PHY_DESIRED_SZ_ADC</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">adcDesiredSize</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4</span><span class="p">,</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4_TX_END_XPAA_OFF</span><span class="p">)</span> <span class="o">|</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToXpaOff</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4_TX_END_XPAB_OFF</span><span class="p">)</span> <span class="o">|</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4_FRAME_XPAA_ON</span><span class="p">)</span>  <span class="o">|</span>
		  <span class="n">SM</span><span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToXpaOn</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL4_FRAME_XPAB_ON</span><span class="p">));</span>

	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL3</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_TO_A2_RX_ON</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToRxOn</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">AR_SREV_9271_10</span><span class="p">(</span><span class="n">ah</span><span class="p">))</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL3</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_TO_A2_RX_ON</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txEndToRxOn</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CCA</span><span class="p">,</span> <span class="n">AR9280_PHY_CCA_THRESH62</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>
	<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_EXT_CCA0</span><span class="p">,</span> <span class="n">AR_PHY_EXT_CCA0_THRESH62</span><span class="p">,</span>
		      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">thresh62</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
						<span class="n">AR5416_EEP_MINOR_VER_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL2</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_DATA_START</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToDataStart</span><span class="p">);</span>
		<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_RF_CTL2</span><span class="p">,</span> <span class="n">AR_PHY_TX_END_PA_ON</span><span class="p">,</span>
			      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">txFrameToPaOn</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">eep</span><span class="o">-&gt;</span><span class="n">baseEepHeader</span><span class="p">.</span><span class="n">version</span> <span class="o">&amp;</span> <span class="n">AR5416_EEP_VER_MINOR_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
						<span class="n">AR5416_EEP_MINOR_VER_3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_CHAN_HT40</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
			<span class="n">REG_RMW_FIELD</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_SETTLING</span><span class="p">,</span>
				      <span class="n">AR_PHY_SETTLING_SWITCH</span><span class="p">,</span>
				      <span class="n">pModal</span><span class="o">-&gt;</span><span class="n">swSettleHt40</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bb_desired_scale</span> <span class="o">=</span> <span class="p">(</span><span class="n">pModal</span><span class="o">-&gt;</span><span class="n">bb_scale_smrt_antenna</span> <span class="o">&amp;</span>
			<span class="n">EEP_4K_BB_DESIRED_SCALE_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pBase</span><span class="o">-&gt;</span><span class="n">txGainType</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">bb_desired_scale</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">clr</span><span class="p">;</span>

		<span class="n">mask</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">20</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span>
		<span class="n">pwrctrl</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="n">bb_desired_scale</span><span class="p">;</span>
		<span class="n">clr</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL8</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL10</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CH0_TX_PWRCTRL12</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>

		<span class="n">mask</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="n">pwrctrl</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="n">bb_desired_scale</span><span class="p">;</span>
		<span class="n">clr</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_TX_PWRCTRL9</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>

		<span class="n">mask</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="n">pwrctrl</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="n">bb_desired_scale</span><span class="p">;</span>
		<span class="n">clr</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">*</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CH0_TX_PWRCTRL11</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>
		<span class="n">REG_RMW</span><span class="p">(</span><span class="n">ah</span><span class="p">,</span> <span class="n">AR_PHY_CH0_TX_PWRCTRL13</span><span class="p">,</span> <span class="n">pwrctrl</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">ath9k_hw_4k_get_spur_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">ath_hw</span> <span class="o">*</span><span class="n">ah</span><span class="p">,</span> <span class="n">u16</span> <span class="n">i</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2GHz</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define EEP_MAP4K_SPURCHAN \</span>
<span class="cp">	(ah-&gt;eeprom.map4k.modalHeader.spurChans[i].spurChan)</span>
	<span class="k">struct</span> <span class="n">ath_common</span> <span class="o">*</span><span class="n">common</span> <span class="o">=</span> <span class="n">ath9k_hw_common</span><span class="p">(</span><span class="n">ah</span><span class="p">);</span>

	<span class="n">u16</span> <span class="n">spur_val</span> <span class="o">=</span> <span class="n">AR_NO_SPUR</span><span class="p">;</span>

	<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANI</span><span class="p">,</span> <span class="s">&quot;Getting spur idx:%d is2Ghz:%d val:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">i</span><span class="p">,</span> <span class="n">is2GHz</span><span class="p">,</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurchans</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">is2GHz</span><span class="p">]);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurmode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPUR_DISABLE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPUR_ENABLE_IOCTL</span>:
		<span class="n">spur_val</span> <span class="o">=</span> <span class="n">ah</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">spurchans</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">is2GHz</span><span class="p">];</span>
		<span class="n">ath_dbg</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="n">ANI</span><span class="p">,</span> <span class="s">&quot;Getting spur val from new loc. %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">spur_val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPUR_ENABLE_EEPROM</span>:
		<span class="n">spur_val</span> <span class="o">=</span> <span class="n">EEP_MAP4K_SPURCHAN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">spur_val</span><span class="p">;</span>

<span class="cp">#undef EEP_MAP4K_SPURCHAN</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">eeprom_ops</span> <span class="n">eep_4k_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">check_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_check_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_get_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_fill_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_eeprom</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_dump_eeprom</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom_ver</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_get_eeprom_ver</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_eeprom_rev</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_get_eeprom_rev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_board_values</span>	<span class="o">=</span> <span class="n">ath9k_hw_4k_set_board_values</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_txpower</span>		<span class="o">=</span> <span class="n">ath9k_hw_4k_set_txpower</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_spur_channel</span>	<span class="o">=</span> <span class="n">ath9k_hw_4k_get_spur_channel</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
