$date
	Sat May 14 12:18:15 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module file_register_testbench $end
$scope module dut $end
$var wire 32 ! write_data [31:0] $end
$var wire 5 " write_addr [4:0] $end
$var wire 32 # wreg_sel [31:0] $end
$var wire 32 $ we_sel [31:0] $end
$var wire 1 % we $end
$var wire 1 & rst_all $end
$var wire 1 ' reg_dst $end
$var wire 5 ( reg_addr [4:0] $end
$var wire 32 ) read1_data [31:0] $end
$var wire 5 * read1_addr [4:0] $end
$var wire 32 + read0_data [31:0] $end
$var wire 5 , read0_addr [4:0] $end
$var wire 1 - mem_to_reg $end
$var wire 32 . mem_data [31:0] $end
$var wire 5 / imm_addr [4:0] $end
$var wire 1 0 clk $end
$var wire 32 1 alu_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
10
b0 /
b0 .
0-
b0 ,
bx +
b0 *
bx )
b0 (
0'
1&
0%
b0 $
b1 #
b0 "
b0 !
$end
#1
b0 +
b0 )
0&
#2
1&
#3
00
#4
10
#5
b10 #
b1011010110111111010110011101101 !
b1 "
b10 $
00
1%
b1011010110111111010110011101101 .
b1 /
#6
10
#7
b1000000000000000000000 $
b1000000000000000000000 #
b11101010011101110000101001010111 !
b10101 "
00
b11101010011101110000101001010111 1
b10101 (
1-
1'
1%
#8
10
#9
b1011010110111111010110011101101 +
b0 $
00
b1 ,
0%
#10
10
#11
b11101010011101110000101001010111 )
00
b10101 *
#12
10
#13
