#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  7 20:19:26 2025
# Process ID: 23400
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29116 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP3\MLDSA\MLDSA.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage1.wcfg.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage4.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1505.777 ; gain = 234.785
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1506.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage1.wcfg.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage4.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage1.wcfg.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage4.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MLDSA_tb_behav -key {Behavioral:sim_1:Functional:MLDSA_tb} -tclbatch {MLDSA_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA_tb_behav.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage4.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage5.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage3.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage6.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage8.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage9.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage10.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/test_decoder.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage2.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage3.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage4_1.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage6.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage7.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage8.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage9.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage10.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage11.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage12.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage13.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage14.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage15.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage16.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage17.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage18.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_rejection.wcfg} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_SendOut.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA_tb_behav.wcfg
WARNING: Simulation object /MLDSA_tb/uut/controller_inst/data_in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_en was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_type was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage4.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack/data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack/addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack/en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack/we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/KEY_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/KEY_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/KEY_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/KEY_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/MLSDA_in_byte_num was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage5.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage3.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/curr_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/next_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/cnt was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage6.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage8.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/controller_inst/Econder_done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/controller_inst/Econder_done_tmp was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage9.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_q_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage10.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/tr_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_pack_q_a was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/test_decoder.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/decode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[22] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[21] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[20] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[19] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[18] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[17] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[16] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[15] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[14] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[13] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[12] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[11] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[10] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[9] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[8] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[7] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[6] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[5] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[4] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[3] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[2] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[1] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[0] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[45] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[44] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[43] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[42] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[41] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[40] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[39] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[38] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[37] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[36] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[35] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[34] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[33] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[32] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[31] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[30] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[29] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[28] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[27] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[26] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[25] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[24] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout[23] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/di_buffer was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/SIPO_IN was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/SIPO_IN_SHIFT was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/SIPO_OUT was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_out_in was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_out_in_shift was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_in_len was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_in_len_next was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_out_len was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sipo_out_len_next was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ETA was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/di_shift was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/OUTPUT_W was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/COEFF_W was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/W was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/DILITHIUM_Q was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/GAMMA1_2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/GAMMA1_35 was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage2.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/padder_cnt_clean was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/decode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/curr_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/next_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/cnt was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage3.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/padder_cnt_clean was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/decode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/dec_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s2_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage4_1.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_we_a was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage6.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/A_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage7.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage8.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r_in_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r_in_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r0_out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r0_out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage9.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/u_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/w1_pack_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/padder_cnt_clean was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage10.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tlide_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/padder_cnt_clean was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_q_a was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage11.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/curr_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/next_state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/cnt was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage12.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_0_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage13.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_1_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage14.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/z_mod_half_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/z_mod_half_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/z_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/z_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage15.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/seed_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/KKC/padder_cnt_clean was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r_in_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r_in_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r0_out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r0_out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/r0_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/r0_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage16.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/y_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_3_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_2_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_hat_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage17.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_6_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/in_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_out_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_addr_d was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/done was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_we_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/out_ready was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/ct0_mod_half_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/ct0_mod_half_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/ct0_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/ct0_a was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_Stage18.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/PWM_temp_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_5_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_a2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b0 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b1 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/in_b2 was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/PWM_/out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[5] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[4] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[3] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[2] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[1] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_a[0] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[5] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[4] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[3] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[2] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[1] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/t0_q_b[0] was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/Decomposer_/r1_out_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/hint_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/hint_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/reject_hint was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/rej was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_valid_ie was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_num was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_hint_cnt was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly1_ie was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly1_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly0_ie was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly0_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/omega was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/num_hints was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/k was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/hint_valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/hint_ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/hint_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/hint_needed was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/hint_addr was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/ctr was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/state was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_num was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/num_hints was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/makehint_/poly_hint_cnt was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_data_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_data_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_we_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_we_b was not found in the design.
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_rejection.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/SignGen_SendOut.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/c_tilde_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/temp_4_q_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/sec_lvl was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/encode_mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_i was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/di was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/valid_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ready_o was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/ENCODE_LVL was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/enc_/mode was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_addr_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_addr_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_en_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_en_b was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_q_a was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/s1_pack_q_b was not found in the design.
source MLDSA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.090 ; gain = 188.305
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MLDSA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.090 ; gain = 191.312
open_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage2.wcfg}
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
fout: 8c554f8b37a5a46ebd31ca449f30362bc0fb647d57b479c5ae9c0051d4f47bf4598e6e1b711cec92f5096b651e8b7c6f3f0086addba70ef465468653602d07691a7de575df6fd22de61e5f3fb130db2885ef8f0ef1ec5da20a5d125925857d8c468abe8b145e9b858f50511982c60fa2e9c1f345cf958529cb3f3466995502748c1188b705aa857c2cb3aa8a7fae2ae6f857bac6954b35ca856c5449af09bba59d5c819c9ea67e63a3a927390ea851e45ec4add407eb2b3b7084469a710d926d690163bcd574b755.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001a7de575df6fd22de61e5f3fb130db2885ef8f0ef1ec5da20a5d125925857d8c468abe8b145e9b858f50511982c60fa2e9c1f345cf958529cb3f3466995502748c1188b705aa857c2cb3aa8a7fae2ae6f857bac6954b35ca856c5449af09bba59d5c819c9ea67e63a3a927390ea851e45ec4add407eb2b3b7084469a710d926d690163bcd574b755.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 964246f233f7de1efcabdd4e202d8ad850d9efe96d88eb980ba818c752619d06efdbab23360c4be3bcad3d8fea085b278ae3be90eebfcfe6c355d731c04a18a6d3ea935c0e74fe4486c0541c52750a7a71ae3c08dbf1336b8bd990e7cf122bfb42c07c2a06a60d772e44129cfef17983886657d53c76a5216ea9db5a2402baa8aad90c07f47cb044252bd73719901ecaf077ce6516567759f413d2592bc2fccc6c9e3d347f2eb8aee3a53a2bcb14cf2263a62cab63db8ebb478c1f8abcf6cfefdc06bbb0dab4a9b3.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000d3ea935c0e74fe4486c0541c52750a7a71ae3c08dbf1336b8bd990e7cf122bfb42c07c2a06a60d772e44129cfef17983886657d53c76a5216ea9db5a2402baa8aad90c07f47cb044252bd73719901ecaf077ce6516567759f413d2592bc2fccc6c9e3d347f2eb8aee3a53a2bcb14cf2263a62cab63db8ebb478c1f8abcf6cfefdc06bbb0dab4a9b3.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 2584d0676afb237afa09acd614cd77ef9267e9c63e3264a934e83b86b1392eafab6b6846d41318b665c22aa4151838ad4197a18f5137dd692e728b9429dce69544e5103ee7daebca6cba2b1f455ca4059acef6cf791b6118addf64d949505c6f33d01d995ae39a13946e2c5aee6dacf4f28608d3a4bd54261e8ca1389a2f99d3659f719edf91136994c4811658d5e456aecc3bc6ad8c74ce3185bc5d7f2fa2b290d7cc9b025f518c245a4bc659d67c142feca79401e8f0c2d8d7ee46adb99f0c32e74dec18d53314.
sha_out: 000000000000000000000000000000000000000000000000000000000000000044e5103ee7daebca6cba2b1f455ca4059acef6cf791b6118addf64d949505c6f33d01d995ae39a13946e2c5aee6dacf4f28608d3a4bd54261e8ca1389a2f99d3659f719edf91136994c4811658d5e456aecc3bc6ad8c74ce3185bc5d7f2fa2b290d7cc9b025f518c245a4bc659d67c142feca79401e8f0c2d8d7ee46adb99f0c32e74dec18d53314.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.895 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.895 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.895 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.895 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: c83db7af9d68171126aa35c1905437fbd7ab1ffc449c538bc26fef01a1a236dac639d9c9b3a48c718f853d89451524e2585cd56ec01a76b1b17032786d26ca36aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 31cae4086a91299c6d1a32903d336955f27f3b96624438788bf3dab861097d262390acea9aa5fd1ca44ef2d7fe2c9eb386476d7aa2ce52c4d25dc548df85a099914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 20581e7fd9110c02a29dcf94e8442f7dbfd375a4d365ad27ec1e6400b4a06135eaefd7d589d2f97060710034227047da86dc3d0bd9fd0cfc4e0a01206b0b16cb34a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
sha_out: 000000000000000000000000000000000000000000000000000000000000000034a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 598de6f547b233aaae70828bd66a75a476c60fdcf1eb3a7f1d0052beeb1f4e8909dee8139cd70c4b0cfffcf569d3657f739708ae65d5bd884f32be142ff4a31a326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.895 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.895 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: c83db7af9d68171126aa35c1905437fbd7ab1ffc449c538bc26fef01a1a236dac639d9c9b3a48c718f853d89451524e2585cd56ec01a76b1b17032786d26ca36aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 31cae4086a91299c6d1a32903d336955f27f3b96624438788bf3dab861097d262390acea9aa5fd1ca44ef2d7fe2c9eb386476d7aa2ce52c4d25dc548df85a099914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 20581e7fd9110c02a29dcf94e8442f7dbfd375a4d365ad27ec1e6400b4a06135eaefd7d589d2f97060710034227047da86dc3d0bd9fd0cfc4e0a01206b0b16cb34a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
sha_out: 000000000000000000000000000000000000000000000000000000000000000034a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 598de6f547b233aaae70828bd66a75a476c60fdcf1eb3a7f1d0052beeb1f4e8909dee8139cd70c4b0cfffcf569d3657f739708ae65d5bd884f32be142ff4a31a326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage2.wcfg}
current_wave_config {KeyGen_Stage2.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/KeyGen_Stage2.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/in}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/in_ready}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/squeeze}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/mode}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/sha_hold}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/ack}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/out}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/out_ready}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/i}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/sel}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/round_out}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/round_out_A}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/round_out_B}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/rate}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/rc}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/update}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/accept}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/calc}} {{/MLDSA_tb/uut/data_path_inst/KK/f_permutation_/i_sti_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: c83db7af9d68171126aa35c1905437fbd7ab1ffc449c538bc26fef01a1a236dac639d9c9b3a48c718f853d89451524e2585cd56ec01a76b1b17032786d26ca36aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 31cae4086a91299c6d1a32903d336955f27f3b96624438788bf3dab861097d262390acea9aa5fd1ca44ef2d7fe2c9eb386476d7aa2ce52c4d25dc548df85a099914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 20581e7fd9110c02a29dcf94e8442f7dbfd375a4d365ad27ec1e6400b4a06135eaefd7d589d2f97060710034227047da86dc3d0bd9fd0cfc4e0a01206b0b16cb34a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
sha_out: 000000000000000000000000000000000000000000000000000000000000000034a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 598de6f547b233aaae70828bd66a75a476c60fdcf1eb3a7f1d0052beeb1f4e8909dee8139cd70c4b0cfffcf569d3657f739708ae65d5bd884f32be142ff4a31a326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.457 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.457 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9fb5d8ef997ec66114f9c0deeec63171653c3490f0124fa69a22ec90474c42260b91b65d1540e615db32f710b61389ce7bb0c698f54af620cebe198b95fd90387624952f8f26263360268c646c0943fde7a2b14cce8a6514a64b981d560cd9d76ea7f43b20f95faa7337490d9eac5b532e9ea45f282b7ea97084046956870a4d60e2dd71c0d30c5c3987da0bc0cf3bfeb26d69a97fa82096cd3f99f8d884ccdfa4044a1168bec38d7e9255f2f631c53f51350c81a6795d1852ed65cd862e270fa482b625e3843fa6.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007624952f8f26263360268c646c0943fde7a2b14cce8a6514a64b981d560cd9d76ea7f43b20f95faa7337490d9eac5b532e9ea45f282b7ea97084046956870a4d60e2dd71c0d30c5c3987da0bc0cf3bfeb26d69a97fa82096cd3f99f8d884ccdfa4044a1168bec38d7e9255f2f631c53f51350c81a6795d1852ed65cd862e270fa482b625e3843fa6.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 41246ca36089c780660b604d20bf163125d9c8a33ee669702b9c70028bcebdb8ac3a5c0c39b5e7dd3d18baac2e5bf896521e0caeb1f1230489a25553acad484a8858474a1648d3b5336cc3ac9a57370d7c05a8073d003d560dd8e20600c4631b432843c906900869fc2ff9f28de1695110e039916c92b645adebf2a6a7312731784a2f56a1783718be144e9ab4ef3f8b35e48344aca11a273e5b2ab296ad42de02428952bb86c4c0104f0d10ee02f942d1bb20790fc99eec13fea74f59da8e4062c9ddf65e250efe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000008858474a1648d3b5336cc3ac9a57370d7c05a8073d003d560dd8e20600c4631b432843c906900869fc2ff9f28de1695110e039916c92b645adebf2a6a7312731784a2f56a1783718be144e9ab4ef3f8b35e48344aca11a273e5b2ab296ad42de02428952bb86c4c0104f0d10ee02f942d1bb20790fc99eec13fea74f59da8e4062c9ddf65e250efe.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 9ff960247099718a67b021faa6c8469e833face73023c9c99e504cae788b90e23e09f1f61d570a244212c90d4cb53c8b7cb710a4c9dc7be7e7543b8eaa3a6e000c2223969786b4de5919947b3d826776aacfc335fbd58e8c27ef864f5c93332f74c68a549ab1372244da03cb69add1679be34876f76bcb06b2a7350245dbc73755b664235912d4a97c9c446f423edacc491dcd5b38aa34d917afd921d1b613b2c6314dcebd1c5b499aacdde943f702eab81a6eef96193edafe06caabfc86089c0b58cbe553407853.
sha_out: 00000000000000000000000000000000000000000000000000000000000000000c2223969786b4de5919947b3d826776aacfc335fbd58e8c27ef864f5c93332f74c68a549ab1372244da03cb69add1679be34876f76bcb06b2a7350245dbc73755b664235912d4a97c9c446f423edacc491dcd5b38aa34d917afd921d1b613b2c6314dcebd1c5b499aacdde943f702eab81a6eef96193edafe06caabfc86089c0b58cbe553407853.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 5d2e959108a1235ab00cd6b04270fad256abdc47c2b86452868018dee524e88302556f1708f4ba9173960414b10c2a2e2356b73b787e7eb901d68db84ce233b3147a407a74cadd4fa36c0e8400055e8179d76f193533b3187555249d15b1f0a569dc3507f921020441c0afd3e4740f5408f1b907587b4405b4fe133029b09656421845f32fa09efcde4b5f58e8c838786e60447e5875a584856ed4f93d48d682172347304a7a9f9080d26dcdb7fa1da824340e23fe6a49fc7f8019277b4df1ab90694ae12d2b6a95.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000147a407a74cadd4fa36c0e8400055e8179d76f193533b3187555249d15b1f0a569dc3507f921020441c0afd3e4740f5408f1b907587b4405b4fe133029b09656421845f32fa09efcde4b5f58e8c838786e60447e5875a584856ed4f93d48d682172347304a7a9f9080d26dcdb7fa1da824340e23fe6a49fc7f8019277b4df1ab90694ae12d2b6a95.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.984 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1962.984 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: c83db7af9d68171126aa35c1905437fbd7ab1ffc449c538bc26fef01a1a236dac639d9c9b3a48c718f853d89451524e2585cd56ec01a76b1b17032786d26ca36aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000aa91ce4d7170231be87ba8ea3855c09e3a303302c74179b32379d5e619a9159e9fb138ab1c10eb16ab56942fb38339d1eda64def0e6afee66af91807d2167bd78bb0cde0433ff55fe1211a6e14d3e9c431098ba37ec142b79423ba4eae19506aa6f28b3e12ea72bb719841f41435ac8015764049c1745d3cc5cde42d62ead8b4d66615fab9d12075.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 31cae4086a91299c6d1a32903d336955f27f3b96624438788bf3dab861097d262390acea9aa5fd1ca44ef2d7fe2c9eb386476d7aa2ce52c4d25dc548df85a099914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000914cc2b0e054e794502c57c5c6e6a5f739899c2a70529a2fee44a772cd0cd0d585e319efd0e94a44be60d22970160fd21af8eebbbf5cc8349c69dbb7d2db80fb6047d090edccabd13d770ff355f0bef1814c6c2d854656f45d1cf946338490b213ffd6144f069f8f40246b16d83f46ae25bb6c484557bff0a84ba670f214a67b8a8962e8ecda9fac.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 20581e7fd9110c02a29dcf94e8442f7dbfd375a4d365ad27ec1e6400b4a06135eaefd7d589d2f97060710034227047da86dc3d0bd9fd0cfc4e0a01206b0b16cb34a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
sha_out: 000000000000000000000000000000000000000000000000000000000000000034a4a73b0c5f45ad83837af0c093de73d9dddcc2ecc9b6dc74e55b760f91319c779769e719d008b601e2ad88780af42d202a02477aa5695704367081d9b5e232ae5b24b9bc98944c44921fbb7b5b07187bd0f6f3b36c49b1d8fe8fb28262146dde39509a5edfbad90a91c8947ebc92d6b5001228a888bd24e669cbfc79da353da5171b133e1d343d.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 598de6f547b233aaae70828bd66a75a476c60fdcf1eb3a7f1d0052beeb1f4e8909dee8139cd70c4b0cfffcf569d3657f739708ae65d5bd884f32be142ff4a31a326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000326ddafb84f15223610e2e68535bb6758cff6e8ab00ed01e4425ca450a867dc572102c7be6fb512f3439d4c43e55f8df5fdd4f5afbae46cbe12098865f8a798c0f11b6a227be4ca559c02afd1ab89bfb1f530efb888c1c101643e71750c2afb67bbdbffa7d7a2a4d64dc758dba00cd97460005c0b0edb49139f45d316a4b9fd855fd0456b24b3132.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1966.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1966.797 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1966.797 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9fb5d8ef997ec66114f9c0deeec63171653c3490f0124fa69a22ec90474c42260b91b65d1540e615db32f710b61389ce7bb0c698f54af620cebe198b95fd90387624952f8f26263360268c646c0943fde7a2b14cce8a6514a64b981d560cd9d76ea7f43b20f95faa7337490d9eac5b532e9ea45f282b7ea97084046956870a4d60e2dd71c0d30c5c3987da0bc0cf3bfeb26d69a97fa82096cd3f99f8d884ccdfa4044a1168bec38d7e9255f2f631c53f51350c81a6795d1852ed65cd862e270fa482b625e3843fa6.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007624952f8f26263360268c646c0943fde7a2b14cce8a6514a64b981d560cd9d76ea7f43b20f95faa7337490d9eac5b532e9ea45f282b7ea97084046956870a4d60e2dd71c0d30c5c3987da0bc0cf3bfeb26d69a97fa82096cd3f99f8d884ccdfa4044a1168bec38d7e9255f2f631c53f51350c81a6795d1852ed65cd862e270fa482b625e3843fa6.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 41246ca36089c780660b604d20bf163125d9c8a33ee669702b9c70028bcebdb8ac3a5c0c39b5e7dd3d18baac2e5bf896521e0caeb1f1230489a25553acad484a8858474a1648d3b5336cc3ac9a57370d7c05a8073d003d560dd8e20600c4631b432843c906900869fc2ff9f28de1695110e039916c92b645adebf2a6a7312731784a2f56a1783718be144e9ab4ef3f8b35e48344aca11a273e5b2ab296ad42de02428952bb86c4c0104f0d10ee02f942d1bb20790fc99eec13fea74f59da8e4062c9ddf65e250efe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000008858474a1648d3b5336cc3ac9a57370d7c05a8073d003d560dd8e20600c4631b432843c906900869fc2ff9f28de1695110e039916c92b645adebf2a6a7312731784a2f56a1783718be144e9ab4ef3f8b35e48344aca11a273e5b2ab296ad42de02428952bb86c4c0104f0d10ee02f942d1bb20790fc99eec13fea74f59da8e4062c9ddf65e250efe.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 9ff960247099718a67b021faa6c8469e833face73023c9c99e504cae788b90e23e09f1f61d570a244212c90d4cb53c8b7cb710a4c9dc7be7e7543b8eaa3a6e000c2223969786b4de5919947b3d826776aacfc335fbd58e8c27ef864f5c93332f74c68a549ab1372244da03cb69add1679be34876f76bcb06b2a7350245dbc73755b664235912d4a97c9c446f423edacc491dcd5b38aa34d917afd921d1b613b2c6314dcebd1c5b499aacdde943f702eab81a6eef96193edafe06caabfc86089c0b58cbe553407853.
sha_out: 00000000000000000000000000000000000000000000000000000000000000000c2223969786b4de5919947b3d826776aacfc335fbd58e8c27ef864f5c93332f74c68a549ab1372244da03cb69add1679be34876f76bcb06b2a7350245dbc73755b664235912d4a97c9c446f423edacc491dcd5b38aa34d917afd921d1b613b2c6314dcebd1c5b499aacdde943f702eab81a6eef96193edafe06caabfc86089c0b58cbe553407853.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 5d2e959108a1235ab00cd6b04270fad256abdc47c2b86452868018dee524e88302556f1708f4ba9173960414b10c2a2e2356b73b787e7eb901d68db84ce233b3147a407a74cadd4fa36c0e8400055e8179d76f193533b3187555249d15b1f0a569dc3507f921020441c0afd3e4740f5408f1b907587b4405b4fe133029b09656421845f32fa09efcde4b5f58e8c838786e60447e5875a584856ed4f93d48d682172347304a7a9f9080d26dcdb7fa1da824340e23fe6a49fc7f8019277b4df1ab90694ae12d2b6a95.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000147a407a74cadd4fa36c0e8400055e8179d76f193533b3187555249d15b1f0a569dc3507f921020441c0afd3e4740f5408f1b907587b4405b4fe133029b09656421845f32fa09efcde4b5f58e8c838786e60447e5875a584856ed4f93d48d682172347304a7a9f9080d26dcdb7fa1da824340e23fe6a49fc7f8019277b4df1ab90694ae12d2b6a95.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3039.629 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3039.629 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.629 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3039.629 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 8e8dbd1bdefe6d144672857fc8757152207d1bd05fced12b13f1d560f8eab7c022d3306767ac1db792cda1d9ca49d8f2b2f8835f3680f6f02d73f60e2ad26bb94017de41b7eccd2897a9c519718cf74119441e3093bb632710878a4fa7760f39e229557344d7390721a4c13e297f3191cb9dd23a326e7a6d3d41861df9d5c3177c7ac9d094567624ff00ee32d4edede75f57761330fee65838ab88164e8f7005181b93b4f0493527be5a5d57d79b2f67c48c7ef65c84eb1ffe4bf654959e8919f2adc70d5485e52a.
sha_out: 00000000000000000000000000000000000000000000000000000000000000004017de41b7eccd2897a9c519718cf74119441e3093bb632710878a4fa7760f39e229557344d7390721a4c13e297f3191cb9dd23a326e7a6d3d41861df9d5c3177c7ac9d094567624ff00ee32d4edede75f57761330fee65838ab88164e8f7005181b93b4f0493527be5a5d57d79b2f67c48c7ef65c84eb1ffe4bf654959e8919f2adc70d5485e52a.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: cbdddd3b7f48d643cc32046731b5265b772a25ca885bf55550501da949e414ec4c54e4bdb815e47ad4b817231e7676f13bef0548c2ed9a1f16d646c227be87748518b1989099e8ea5dde4d692e17046324f87156497a44f8a1695f21331ac4f44f3bcaf38bc745e392e1eba13121b8b13c641862f95be30b043b43a9055322f549ba0aff0352bd348c7afae7b092087d6d9100277e8606d44d5ec0ddde9e9dc835f4a1190cd646697c8612452a813fc663e61b69d322a39a49a8d1649ff770bfc00042964792ae88.
sha_out: 00000000000000000000000000000000000000000000000000000000000000008518b1989099e8ea5dde4d692e17046324f87156497a44f8a1695f21331ac4f44f3bcaf38bc745e392e1eba13121b8b13c641862f95be30b043b43a9055322f549ba0aff0352bd348c7afae7b092087d6d9100277e8606d44d5ec0ddde9e9dc835f4a1190cd646697c8612452a813fc663e61b69d322a39a49a8d1649ff770bfc00042964792ae88.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 1db05712c9db30b357aa7d3812fb9fc40350457ccbf5d9acc88d2a0cf81647ede8c5658c26a26cd1be8eb470a33682fcc140b9383c083f9da5c06403b49b92a04080b97b664171c22215abb7081355248131da5fe8064635603b15862c113c64b7b2094833af914c6e42de5e14e15cfd088deb06bdfc17325a14fa696c34a0adc6ea4ca002225b90fb2e3f8747a79646b83f3681dd8815bd2a2ea912a2c09c0181fc2d7b4b1770551b23daecf746168bb123217047fc6c892a1aaf13632cd586a940eb8aa21b4afe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000004080b97b664171c22215abb7081355248131da5fe8064635603b15862c113c64b7b2094833af914c6e42de5e14e15cfd088deb06bdfc17325a14fa696c34a0adc6ea4ca002225b90fb2e3f8747a79646b83f3681dd8815bd2a2ea912a2c09c0181fc2d7b4b1770551b23daecf746168bb123217047fc6c892a1aaf13632cd586a940eb8aa21b4afe.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 5153493239d988ad3acf79e390f694a7630c7f6f0c06bb0b37904d20d8d4264334a79ecb5ad805c9a256d530a1a56c85c49ade8a600e7ba092c4c2dbb40dd7dcfdee5936c3b52adf2d940b5c495511edbb64ff94a65b7577241712cfca2d013d8b73fb564093084a7a4b53c0753bbbc1c7bca448d7d0cdea7aba9e354e5e734809c951ba29be12b4169290a213a094d86ee060f63db0585d337d791bf2756fdc1b582f7d6f89d6e1e0f53bd82db1c7229b0e79ed0c43334e46f9a88db377229140f4a8bec2b01611.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000fdee5936c3b52adf2d940b5c495511edbb64ff94a65b7577241712cfca2d013d8b73fb564093084a7a4b53c0753bbbc1c7bca448d7d0cdea7aba9e354e5e734809c951ba29be12b4169290a213a094d86ee060f63db0585d337d791bf2756fdc1b582f7d6f89d6e1e0f53bd82db1c7229b0e79ed0c43334e46f9a88db377229140f4a8bec2b01611.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3039.629 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'AG_1_addr_en' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:329]
WARNING: [VRFC 10-8831] case statement must have case items [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:864]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.629 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_A.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_PWM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_2.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_3.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_4.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_5.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_6.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_7.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_8.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_9.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_L.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MLDSA_tb.uut.data_path_inst.DM_.temp_seed.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3039.629 ; gain = 0.000
run 20 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 71c7f27126d948bcce27f18bca75ef48fba49ba6243de1487b9f43b20abcd6b7e2d7c71becf71e30d9e0ab4358141edbc8260253bba13a5e96875535833648be1c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
sha_out: 00000000000000000000000000000000000000000000000000000000000000001c1a068b8714bbf3c2bfb641c5f54b913dc962af9fc45b3c772b76f466dd94e793c95d34f3d6aa15843cb2d7a120d1533d96ef927d4512f0f039a380d2fe03707e8a055d055693836b8082b9b7e4456fdd39e2de83c47f9562530edb91fac4885b08da562b8da2e2bbd181d820b0844223a92306ca99d4fbb09acc401dfb9ef19bc67193cc22adb8.
fout: 15625a46b1ff80aa3ad5b24e7bb2af9bed7b3abf6f3f0f1b296bd90f7e97d8e9593a341e436273b84b8af2008f934de7f8e757f7cf29d3f95d0efa3dbcfe071c080bffd6024deb4f41f8975d719d77df87079552f06ca8540d38326f9846a59aefcfcc2fdefa9061ba038aeb91902cdf7e6a6d7c3b66f1e66c0ac8cfdf86fe01ddf0957bf21ffb63ea7d8f4796f74036884dc47b14aa1185dce629d309ababd5d79424b97bdce288467d3c7c2ce99b8eb3fbc1b8d74b4943f461cd38f9e7e43f719b6f0664daeab6.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000080bffd6024deb4f41f8975d719d77df87079552f06ca8540d38326f9846a59aefcfcc2fdefa9061ba038aeb91902cdf7e6a6d7c3b66f1e66c0ac8cfdf86fe01ddf0957bf21ffb63ea7d8f4796f74036884dc47b14aa1185dce629d309ababd5d79424b97bdce288467d3c7c2ce99b8eb3fbc1b8d74b4943f461cd38f9e7e43f719b6f0664daeab6.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 5b332c0ae54f344e4c9e3c1cffdbe0bd479d4319d4fdd7ede1de61279d08916271b160d05554325693c6e8f0ab1a23ed28da6c2ceb84436312a1bd8e09a1d6d8b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b74c1079fa02cce6caba7a5a56224dca77b19c280c005b88d2f833ad610e402cd8e7ffaba223d6dfaeaa0db37c8ebde9e4148c4ac0e06e2e43fcff808e1472382537e36abdcaa933d1b55790ce7bfacb32ea60c8893201de0c68334baec551b8a83e140c8c63875b6e71cb2d2f9f62697ef21a07c302594e9e66dc9de2da08596833376042bd357b.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 15237b2390e8aa78fa87404451e0f94480496e7ee5e94bf500b962b971913584e605ff3c7c540ef60400b16219a9e8b97e9c7ca0525a6d76e5297997b9b37d3f37b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
sha_out: 000000000000000000000000000000000000000000000000000000000000000037b82b692538656cfe51211e87c17acc05f3bbbac7a6c75388d4a8519309af0422d70f438d3d841e3bbfd65fb7f93858ac0dbc203c07b29a303ee3fc8effda8f9df543356dae11123a71bbe2f82a9c9f3978ec18c0e8ccdb4b0d48b742a67eeeddb04d4006f0d362740179f6c567469ba030b303e3128fec3bc0e06060af7cb82e3804d653e28b41.
fout: 55693d85e8152051f7dcf6a154e4835e6e3d3a037dc225441a4fc420f4128a20bf286d96495bdc658c5f008a9880b5f8f16605c2a4fe5f0a133cd2a3527ad154596ce353085ee2a66533402dcf23e6f2125cb4c40e985e7f1512b6bbb723c885289d15586043cb40bbf89b0ab0c0c1c1440da6789bbbcaaac1081cbaae1d8fe46d66961487d6fb5b4df52c8954fdcad495a044500e7333dbf99dce990e838a300366231c871715ece983a135a18e9def4963f255bba01ca545bc064fdf867762fcb30d4738e57689.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000596ce353085ee2a66533402dcf23e6f2125cb4c40e985e7f1512b6bbb723c885289d15586043cb40bbf89b0ab0c0c1c1440da6789bbbcaaac1081cbaae1d8fe46d66961487d6fb5b4df52c8954fdcad495a044500e7333dbf99dce990e838a300366231c871715ece983a135a18e9def4963f255bba01ca545bc064fdf867762fcb30d4738e57689.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940a4970fd23a3bb940.
fout: 49e93f7d4272171236c5a57bd67d70b73d972ebcacca8662edf8551047c432473568de1203c1b7e3de2243d9303add1bcf45c592743c4301878584af1bf6e0a67bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
sha_out: 00000000000000000000000000000000000000000000000000000000000000007bff7430dd57e1508c31ad84b1dbf72b03499ef53746534657d54e32d00976bcaf27d00b87271e48bf740d4a382a582195b423f8f5babcc5796b0b12822fdc6024976b6ea311de0a294ce82c3344ed7ba4bf1624602cec634f406b05af2161542203d1a7dc90cb2fd50c449da42ac9704f34722bd12bfcb5df2728d814e2bb2474d9afaa6e5002fe.
fout: 3f505dd9b16b3cc9441e3ed14f003bb0181f529ac45919645a546f8541721b6498052100253b9788e10a54687916cc2dfea151351ab1d6e48d8c20538078185d23d6ee496bfc49421c37f3e5f8c54eccad9131348199ec63a4868c3c544f339adb6aa8e469ba923faf6c481cbe24600ba572e411fb2c3334faed927d963ff462f8fa0463a9a2cd97801641def4ad0f288336f7f6a81eb0534b1a8fa7783bd3da1c8846e5ddb846dea70c65336326fd795a51c8d66ad555f49c8a5a35c5ba30848f213a3a1c49e306.
sha_out: 000000000000000000000000000000000000000000000000000000000000000023d6ee496bfc49421c37f3e5f8c54eccad9131348199ec63a4868c3c544f339adb6aa8e469ba923faf6c481cbe24600ba572e411fb2c3334faed927d963ff462f8fa0463a9a2cd97801641def4ad0f288336f7f6a81eb0534b1a8fa7783bd3da1c8846e5ddb846dea70c65336326fd795a51c8d66ad555f49c8a5a35c5ba30848f213a3a1c49e306.
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
