This folder has the Verilog code  
For 5 stage Pipelined MIPS32 processor 
Referenced From the NPTEL course "Hardware modeling Using Verilog" by Dr.Indranil Sen IITKGP.
