// Seed: 2062536590
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  initial begin
    id_1 <= 1 & 1'b0;
  end
endmodule
