--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml control_i2c.twx control_i2c.ncd -o control_i2c.twr
control_i2c.pcf

Design file:              control_i2c.ncd
Physical constraint file: control_i2c.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 791 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.475ns.
--------------------------------------------------------------------------------

Paths for end point Mtridata_sda (SLICE_X7Y13.CE), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pas_scl (FF)
  Destination:          Mtridata_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.226 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pas_scl to Mtridata_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.XQ       Tcko                  0.521   pas_scl
                                                       pas_scl
    SLICE_X4Y12.G1       net (fanout=25)       1.387   pas_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_F
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X7Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X7Y8.X         Tbxx                  0.627   N40
                                                       Mtridata_sda_or0009116_SW3
    SLICE_X7Y9.F2        net (fanout=1)        0.087   N40
    SLICE_X7Y9.X         Tilo                  0.562   Mtridata_sda_not0001
                                                       Mtridata_sda_not00011
    SLICE_X7Y13.CE       net (fanout=1)        0.724   Mtridata_sda_not0001
    SLICE_X7Y13.CLK      Tceck                 0.155   Mtridata_sda
                                                       Mtridata_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (3.319ns logic, 3.118ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig_scl (FF)
  Destination:          Mtridata_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.226 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sig_scl to Mtridata_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.596   sig_scl
                                                       sig_scl
    SLICE_X4Y12.G3       net (fanout=25)       0.955   sig_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_F
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X7Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X7Y8.X         Tbxx                  0.627   N40
                                                       Mtridata_sda_or0009116_SW3
    SLICE_X7Y9.F2        net (fanout=1)        0.087   N40
    SLICE_X7Y9.X         Tilo                  0.562   Mtridata_sda_not0001
                                                       Mtridata_sda_not00011
    SLICE_X7Y13.CE       net (fanout=1)        0.724   Mtridata_sda_not0001
    SLICE_X7Y13.CLK      Tceck                 0.155   Mtridata_sda
                                                       Mtridata_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (3.394ns logic, 2.686ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig_scl (FF)
  Destination:          Mtridata_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.226 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sig_scl to Mtridata_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.596   sig_scl
                                                       sig_scl
    SLICE_X4Y12.F3       net (fanout=25)       0.954   sig_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_G
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X7Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X7Y8.X         Tbxx                  0.627   N40
                                                       Mtridata_sda_or0009116_SW3
    SLICE_X7Y9.F2        net (fanout=1)        0.087   N40
    SLICE_X7Y9.X         Tilo                  0.562   Mtridata_sda_not0001
                                                       Mtridata_sda_not00011
    SLICE_X7Y13.CE       net (fanout=1)        0.724   Mtridata_sda_not0001
    SLICE_X7Y13.CLK      Tceck                 0.155   Mtridata_sda
                                                       Mtridata_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (3.394ns logic, 2.685ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point Mtrien_sda (SLICE_X7Y7.CE), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pas_scl (FF)
  Destination:          Mtrien_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.365ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.235 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pas_scl to Mtrien_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.XQ       Tcko                  0.521   pas_scl
                                                       pas_scl
    SLICE_X4Y12.G1       net (fanout=25)       1.387   pas_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_F
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X6Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X6Y8.X         Tbxx                  0.705   N37
                                                       Mtridata_sda_or0009116_SW1
    SLICE_X6Y9.F1        net (fanout=1)        0.115   N37
    SLICE_X6Y9.X         Tilo                  0.601   Mtrien_sda_not0001
                                                       Mtrien_sda_not0001
    SLICE_X7Y7.CE        net (fanout=1)        0.507   Mtrien_sda_not0001
    SLICE_X7Y7.CLK       Tceck                 0.155   Mtrien_sda
                                                       Mtrien_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.365ns (3.436ns logic, 2.929ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig_scl (FF)
  Destination:          Mtrien_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.235 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sig_scl to Mtrien_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.596   sig_scl
                                                       sig_scl
    SLICE_X4Y12.G3       net (fanout=25)       0.955   sig_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_F
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X6Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X6Y8.X         Tbxx                  0.705   N37
                                                       Mtridata_sda_or0009116_SW1
    SLICE_X6Y9.F1        net (fanout=1)        0.115   N37
    SLICE_X6Y9.X         Tilo                  0.601   Mtrien_sda_not0001
                                                       Mtrien_sda_not0001
    SLICE_X7Y7.CE        net (fanout=1)        0.507   Mtrien_sda_not0001
    SLICE_X7Y7.CLK       Tceck                 0.155   Mtrien_sda
                                                       Mtrien_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (3.511ns logic, 2.497ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig_scl (FF)
  Destination:          Mtrien_sda (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.235 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sig_scl to Mtrien_sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.596   sig_scl
                                                       sig_scl
    SLICE_X4Y12.F3       net (fanout=25)       0.954   sig_scl
    SLICE_X4Y12.X        Tif5x                 0.853   N34
                                                       Mtridata_sda_or000930_SW1_G
                                                       Mtridata_sda_or000930_SW1
    SLICE_X4Y13.F1       net (fanout=1)        0.115   N34
    SLICE_X4Y13.X        Tilo                  0.601   Mtridata_sda_or000944
                                                       Mtridata_sda_or000944
    SLICE_X6Y8.BX        net (fanout=4)        0.805   Mtridata_sda_or000944
    SLICE_X6Y8.X         Tbxx                  0.705   N37
                                                       Mtridata_sda_or0009116_SW1
    SLICE_X6Y9.F1        net (fanout=1)        0.115   N37
    SLICE_X6Y9.X         Tilo                  0.601   Mtrien_sda_not0001
                                                       Mtrien_sda_not0001
    SLICE_X7Y7.CE        net (fanout=1)        0.507   Mtrien_sda_not0001
    SLICE_X7Y7.CLK       Tceck                 0.155   Mtrien_sda
                                                       Mtrien_sda
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (3.511ns logic, 2.496ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point cont_2 (SLICE_X12Y10.F4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd9 (FF)
  Destination:          cont_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.217 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd9 to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.XQ       Tcko                  0.521   estado_FSM_FFd9
                                                       estado_FSM_FFd9
    SLICE_X11Y9.G3       net (fanout=19)       1.409   estado_FSM_FFd9
    SLICE_X11Y9.Y        Tilo                  0.561   cont_mux0001<0>222
                                                       cont_mux0001<0>210
    SLICE_X13Y9.G2       net (fanout=2)        0.386   cont_mux0001<0>210
    SLICE_X13Y9.Y        Tilo                  0.561   N19
                                                       cont_mux0001<0>224
    SLICE_X12Y10.G3      net (fanout=5)        0.804   N7
    SLICE_X12Y10.Y       Tilo                  0.616   cont<2>
                                                       cont_mux0001<2>_SW0
    SLICE_X12Y10.F4      net (fanout=1)        0.035   cont_mux0001<2>_SW0/O
    SLICE_X12Y10.CLK     Tfck                  0.656   cont<2>
                                                       cont_mux0001<2>
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (2.915ns logic, 2.634ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig_scl (FF)
  Destination:          cont_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.217 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sig_scl to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.596   sig_scl
                                                       sig_scl
    SLICE_X11Y9.G4       net (fanout=25)       0.703   sig_scl
    SLICE_X11Y9.Y        Tilo                  0.561   cont_mux0001<0>222
                                                       cont_mux0001<0>210
    SLICE_X13Y9.G2       net (fanout=2)        0.386   cont_mux0001<0>210
    SLICE_X13Y9.Y        Tilo                  0.561   N19
                                                       cont_mux0001<0>224
    SLICE_X12Y10.G3      net (fanout=5)        0.804   N7
    SLICE_X12Y10.Y       Tilo                  0.616   cont<2>
                                                       cont_mux0001<2>_SW0
    SLICE_X12Y10.F4      net (fanout=1)        0.035   cont_mux0001<2>_SW0/O
    SLICE_X12Y10.CLK     Tfck                  0.656   cont<2>
                                                       cont_mux0001<2>
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.990ns logic, 1.928ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pas_scl (FF)
  Destination:          cont_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.912ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.217 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pas_scl to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.XQ       Tcko                  0.521   pas_scl
                                                       pas_scl
    SLICE_X11Y9.F4       net (fanout=25)       0.835   pas_scl
    SLICE_X11Y9.X        Tilo                  0.562   cont_mux0001<0>222
                                                       cont_mux0001<0>222
    SLICE_X13Y9.G4       net (fanout=2)        0.322   cont_mux0001<0>222
    SLICE_X13Y9.Y        Tilo                  0.561   N19
                                                       cont_mux0001<0>224
    SLICE_X12Y10.G3      net (fanout=5)        0.804   N7
    SLICE_X12Y10.Y       Tilo                  0.616   cont<2>
                                                       cont_mux0001<2>_SW0
    SLICE_X12Y10.F4      net (fanout=1)        0.035   cont_mux0001<2>_SW0/O
    SLICE_X12Y10.CLK     Tfck                  0.656   cont<2>
                                                       cont_mux0001<2>
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (2.916ns logic, 1.996ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datos_2_1 (SLICE_X1Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cargador_2_1 (FF)
  Destination:          datos_2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cargador_2_1 to datos_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y23.YQ       Tcko                  0.419   cargador_2<1>
                                                       cargador_2_1
    SLICE_X1Y22.BX       net (fanout=1)        0.287   cargador_2<1>
    SLICE_X1Y22.CLK      Tckdi       (-Th)    -0.062   datos_2_1
                                                       datos_2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point datos_1_3 (SLICE_X0Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cargador_1_3 (FF)
  Destination:          datos_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cargador_1_3 to datos_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.YQ       Tcko                  0.419   cargador_1<3>
                                                       cargador_1_3
    SLICE_X0Y15.BX       net (fanout=1)        0.287   cargador_1<3>
    SLICE_X0Y15.CLK      Tckdi       (-Th)    -0.102   datos_1_3
                                                       datos_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.521ns logic, 0.287ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point conteo_0 (SLICE_X11Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_0 (FF)
  Destination:          conteo_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_0 to conteo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.XQ      Tcko                  0.396   conteo<0>
                                                       conteo_0
    SLICE_X11Y10.BX      net (fanout=6)        0.350   conteo<0>
    SLICE_X11Y10.CLK     Tckdi       (-Th)    -0.082   conteo<0>
                                                       conteo_0
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.478ns logic, 0.350ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: cont<0>/CLK
  Logical resource: cont_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cont<0>/CLK
  Logical resource: cont_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: pas_scl/CLK
  Logical resource: pas_scl/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.475|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 791 paths, 0 nets, and 557 connections

Design statistics:
   Minimum period:   6.475ns{1}   (Maximum frequency: 154.440MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 22 08:36:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



