{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436454186240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436454186256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 12:03:05 2015 " "Processing started: Thu Jul 09 12:03:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436454186256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436454186256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stageF -c stageF " "Command: quartus_map --read_settings_files=on --write_settings_files=off stageF -c stageF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436454186256 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436454186803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/textmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/textmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmips-SYN " "Found design unit 1: textmips-SYN" {  } { { "../textMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/textMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187631 ""} { "Info" "ISGN_ENTITY_NAME" "1 textMIPS " "Found entity 1: textMIPS" {  } { { "../textMIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/textMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436454187631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Somador " "Found design unit 1: somador-Somador" {  } { { "../Somador/somador.vhd" "" { Text "E:/ProjetoFinalDisciplina/Somador/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187662 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador/somador.vhd" "" { Text "E:/ProjetoFinalDisciplina/Somador/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436454187662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-PC " "Found design unit 1: pc-PC" {  } { { "../PC/pc.vhd" "" { Text "E:/ProjetoFinalDisciplina/PC/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187693 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../PC/pc.vhd" "" { Text "E:/ProjetoFinalDisciplina/PC/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436454187693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageF-behavioral " "Found design unit 1: stageF-behavioral" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187709 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageF " "Found entity 1: stageF" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436454187709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_stagef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_stagef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_stageF-TB " "Found design unit 1: tb_stageF-TB" {  } { { "tb_stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/tb_stageF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187740 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_stageF " "Found entity 1: tb_stageF" {  } { { "tb_stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/tb_stageF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436454187740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436454187740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stageF " "Elaborating entity \"stageF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436454187834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_data stageF.vhd(53) " "VHDL Signal Declaration warning at stageF.vhd(53): used implicit default value for signal \"mem_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436454187834 "|stageF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4Sig stageF.vhd(70) " "VHDL Process Statement warning at stageF.vhd(70): signal \"PCPlus4Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCBranchF stageF.vhd(71) " "VHDL Process Statement warning at stageF.vhd(71): signal \"PCBranchF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCJumpF stageF.vhd(72) " "VHDL Process Statement warning at stageF.vhd(72): signal \"PCJumpF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCsig stageF.vhd(67) " "VHDL Process Statement warning at stageF.vhd(67): inferring latch(es) for signal or variable \"PCsig\", which holds its previous value in one or more paths through the process" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4Sig stageF.vhd(79) " "VHDL Process Statement warning at stageF.vhd(79): signal \"PCPlus4Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[0\] stageF.vhd(67) " "Inferred latch for \"PCsig\[0\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[1\] stageF.vhd(67) " "Inferred latch for \"PCsig\[1\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[2\] stageF.vhd(67) " "Inferred latch for \"PCsig\[2\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[3\] stageF.vhd(67) " "Inferred latch for \"PCsig\[3\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[4\] stageF.vhd(67) " "Inferred latch for \"PCsig\[4\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[5\] stageF.vhd(67) " "Inferred latch for \"PCsig\[5\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[6\] stageF.vhd(67) " "Inferred latch for \"PCsig\[6\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[7\] stageF.vhd(67) " "Inferred latch for \"PCsig\[7\]\" at stageF.vhd(67)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 "|stageF"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[7\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[7\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "stageF.vhd(58) " "Constant driver at stageF.vhd(58)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[6\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[6\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[5\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[5\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[4\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[4\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[3\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[3\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[2\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[2\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[1\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[1\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCF\[0\] stageF.vhd(65) " "Can't resolve multiple constant drivers for net \"PCF\[0\]\" at stageF.vhd(65)" {  } { { "stageF.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageF/stageF.vhd" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1436454187849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 10 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436454188068 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 09 12:03:08 2015 " "Processing ended: Thu Jul 09 12:03:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436454188068 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436454188068 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436454188068 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436454188068 ""}
