INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/github-files/FFVDD_SEM5/Arbiter/Arbiter.srcs/sources_1/new/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/github-files/FFVDD_SEM5/Arbiter/Arbiter.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
