0.7
2020.2
Jun 10 2021
20:04:57
F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v,1658815758,verilog,,F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v,,Action_RAM_imp_1YLN0P3;PL_RAM_imp_MR7DWM;glbl;intellight;intellight_CU_0_0;intellight_MII_0_0;intellight_QA_0_0;intellight_RAM0_0;intellight_RAM1_0;intellight_RAM1_1;intellight_RAM2_0;intellight_RAM2_1;intellight_RAM3_0;intellight_SD_0_0;intellight_axi_bram_ctrl_0_0;intellight_axi_bram_ctrl_1_0;intellight_axi_bram_ctrl_1_1;intellight_axi_bram_ctrl_2_0;intellight_axi_intc_0_0;intellight_axi_smc_0;intellight_intellight_0_0;intellight_processing_system7_0_0;intellight_rst_clk_100M_0;intellight_wrapper;simulate_Action_RAM3_2;simulate_Action_RAM3_2_blk_mem_gen_generic_cstr;simulate_Action_RAM3_2_blk_mem_gen_prim_width;simulate_Action_RAM3_2_blk_mem_gen_prim_width__parameterized0;simulate_Action_RAM3_2_blk_mem_gen_prim_width__parameterized1;simulate_Action_RAM3_2_blk_mem_gen_prim_width__parameterized2;simulate_Action_RAM3_2_blk_mem_gen_prim_wrapper;simulate_Action_RAM3_2_blk_mem_gen_prim_wrapper__parameterized0;simulate_Action_RAM3_2_blk_mem_gen_prim_wrapper__parameterized1;simulate_Action_RAM3_2_blk_mem_gen_prim_wrapper__parameterized2;simulate_Action_RAM3_2_blk_mem_gen_top;simulate_Action_RAM3_2_blk_mem_gen_v8_4_4;simulate_Action_RAM3_2_blk_mem_gen_v8_4_4_synth;simulate_PG_0_2;simulate_PG_0_2_PG;simulate_RAM3_2;simulate_RAM3_2_blk_mem_gen_generic_cstr;simulate_RAM3_2_blk_mem_gen_prim_width;simulate_RAM3_2_blk_mem_gen_prim_width__parameterized0;simulate_RAM3_2_blk_mem_gen_prim_width__parameterized1;simulate_RAM3_2_blk_mem_gen_prim_width__parameterized2;simulate_RAM3_2_blk_mem_gen_prim_wrapper;simulate_RAM3_2_blk_mem_gen_prim_wrapper__parameterized0;simulate_RAM3_2_blk_mem_gen_prim_wrapper__parameterized1;simulate_RAM3_2_blk_mem_gen_prim_wrapper__parameterized2;simulate_RAM3_2_blk_mem_gen_top;simulate_RAM3_2_blk_mem_gen_v8_4_4;simulate_RAM3_2_blk_mem_gen_v8_4_4_synth;simulate_RD_0_2;simulate_RD_0_2_RD;simulate_RD_0_2_reg_32bit;simulate_RD_0_2_reg_32bit_0,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;smartconnect_v1_0;xilinx_vip,../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/22b9/hdl/verilog;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/80cc/hdl/verilog;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/ec67/hdl;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v,1658712639,verilog,,,,simulate_tb,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;smartconnect_v1_0;xilinx_vip,../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/22b9/hdl/verilog;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/80cc/hdl/verilog;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/ec67/hdl;../../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
