// Seed: 125556621
module module_0 (
    input id_0,
    output reg id_1
);
  logic id_2;
  reg   id_3 = id_3;
  type_11(
      id_2, 1
  );
  reg id_4, id_5, id_6, id_7;
  always @(posedge id_0 or id_7) begin
    id_7 <= 1 ? 1'h0 : "";
    id_1 <= id_6;
    #1;
    id_7 <= 1 & 1;
    id_1 <= 1;
    id_4 <= id_6;
    id_1 <= id_0;
    if (1) id_3 <= id_5;
  end
  assign id_6 = id_7;
endmodule
