
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 05:40:27 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 05:40:57 2023
viaInitial ends at Thu Mar 23 05:40:57 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=81.0M, fe_cpu=0.38min, fe_real=0.52min, fe_mem=787.2M) ***
#% Begin Load netlist data ... (date=03/23 05:40:58, mem=519.7M)
*** Begin netlist parsing (mem=787.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 787.172M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=787.2M) ***
#% End Load netlist data ... (date=03/23 05:40:58, total cpu=0:00:00.3, real=0:00:00.0, peak res=548.9M, current mem=548.9M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 39654 stdCell insts.

*** Memory Usage v#1 (Current mem = 832.086M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:24.4, real=0:00:33.0, peak res=792.5M, current mem=792.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=836.4M, current mem=836.4M)
Current (total cpu=0:00:24.6, real=0:00:33.0, peak res=836.4M, current mem=836.4M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1418.36 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1440.44)
Total number of fetched objects 41949
End delay calculation. (MEM=1887.97 CPU=0:00:04.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1804.89 CPU=0:00:06.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:03.0 totSessionCpu=0:00:37.1 mem=1772.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.667  | -1.667  |  0.233  | -0.177  |
|           TNS (ns):|-117.468 |-113.741 |  0.000  | -25.046 |
|    Violating Paths:|   796   |   620   |    0    |   303   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.998%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 13.35 sec
Total Real time: 6.0 sec
Total Memory Usage: 1434.371094 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
39654 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
39654 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 05:41:06, mem=1052.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1434.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 05:41:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.5M, current mem=1054.5M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 05:41:06, mem=1054.5M)

Initialize fgc environment(mem: 1434.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1434.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1434.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1434.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1434.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 5 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 5, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 5 CPU(s).
Multi-CPU acceleration using 5 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 5 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 5, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 5 CPU(s).
Multi-CPU acceleration using 5 CPU(s).
Multi-CPU acceleration using 5 CPU(s).
Multi-CPU acceleration using 5 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 05:41:07, total cpu=0:00:00.8, real=0:00:01.0, peak res=1055.0M, current mem=1055.0M)
<CMD> sroute
#% Begin sroute (date=03/23 05:41:07, mem=1055.0M)
*** Begin SPECIAL ROUTE on Thu Mar 23 05:41:08 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2578.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 202 used
Read in 202 components
  202 core components: 202 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 404 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 608
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 304
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2587.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 912 wires.
ViaGen created 18848 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       912      |       NA       |
|  VIA1  |      6688      |        0       |
|  VIA2  |      6080      |        0       |
|  VIA3  |      6080      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 05:41:09, total cpu=0:00:01.6, real=0:00:01.0, peak res=1069.7M, current mem=1069.7M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1470.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1470.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 05:41:10, mem=1109.3M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 223.900    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 224.700    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 225.500    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 226.300    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 227.100    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 227.900    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 228.700    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 229.500    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 230.300    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 231.100    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 231.900    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 232.700    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 233.500    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 234.300    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 235.100    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 235.900    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 236.700    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 237.500    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 238.300    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 239.100    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 239.900    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 240.700    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 241.500    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 242.300    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 243.100    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 243.900    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 244.700    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 245.500    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 246.300    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 247.100    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 247.900    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 248.700    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 249.500    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 250.300    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 251.100    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 251.900    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 252.700    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 253.500    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 254.300    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 255.100    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 255.900    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 256.700    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 257.500    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 258.300    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 259.100    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 259.900    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 260.700    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 261.500    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 262.300    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 263.100    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 263.900    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 264.700    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 265.500    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 266.300    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 267.100    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 267.900    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 268.700    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 269.500    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 270.300    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 271.100    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 271.900    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 272.700    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 273.500    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 274.300    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 275.100    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 275.900    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 276.700    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 277.500    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 278.300    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 279.100    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 279.900    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 280.700    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 281.500    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 282.300    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 283.100    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 283.900    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 284.700    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 285.500    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 286.300    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 287.100    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 287.900    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 288.700    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 289.500    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 290.300    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 291.100    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 291.900    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 292.700    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 293.500    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 294.300    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 295.100    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 295.900    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 296.700    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 297.500    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 298.300    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 299.100    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 299.900    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 300.700    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 301.500    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 302.300    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 303.100    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 303.900    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 304.700    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 305.500    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 306.300    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 307.100    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 307.900    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 308.700    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 309.500    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 310.300    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 311.100    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 311.900    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 312.700    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 313.500    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 314.300    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 315.100    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 315.900    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 316.700    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 317.500    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 318.300    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 319.100    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 319.900    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 320.700    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 321.500    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 322.300    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 323.100    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 323.900    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 324.700    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 325.500    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 326.300    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 327.100    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 327.900    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 328.700    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 329.500    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 330.300    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 331.100    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 331.900    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 332.700    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 333.500    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 334.300    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 335.100    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 335.900    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 336.700    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 337.500    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 338.300    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 339.100    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 339.900    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 340.700    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 341.500    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 342.300    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 343.100    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 343.900    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 344.700    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 345.500    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 346.300    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 347.100    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 347.900    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 348.700    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 349.500    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 350.300    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 351.100    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 351.900    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 352.700    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 353.500    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 354.300    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 355.100    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 355.900    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 356.700    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 357.500    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 358.300    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 359.100    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 359.900    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 360.700    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 361.500    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 362.300    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 363.100    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 363.900    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 203.900    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 204.700    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 206.300    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 207.100    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 207.900    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 208.700    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 209.500    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 210.300    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 211.100    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 211.900    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 212.700    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 213.500    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 214.300    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 215.100    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 215.900    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 216.700    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 217.500    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 218.300    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 219.100    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 219.900    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 220.700    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 221.500    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 222.300    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 223.100    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 205.500    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 05:41:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 05:41:10, mem=1110.4M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 05:41:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1110.6M, current mem=1110.6M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 05:41:11, mem=1110.8M)
% Begin Save ccopt configuration ... (date=03/23 05:41:11, mem=1113.8M)
% End Save ccopt configuration ... (date=03/23 05:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1114.7M, current mem=1114.7M)
% Begin Save netlist data ... (date=03/23 05:41:11, mem=1114.7M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 05:41:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=1118.7M, current mem=1118.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 05:41:11, mem=1119.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 05:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.7M, current mem=1119.7M)
% Begin Save clock tree data ... (date=03/23 05:41:11, mem=1129.9M)
% End Save clock tree data ... (date=03/23 05:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.9M, current mem=1129.9M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1564.8M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1564.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1548.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 05:41:12, mem=1133.0M)
% End Save power constraints data ... (date=03/23 05:41:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.1M, current mem=1133.1M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/23 05:41:14, total cpu=0:00:02.2, real=0:00:03.0, peak res=1134.8M, current mem=1134.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 824 instances (buffers/inverters) removed
*       :     10 instances of type 'INVD8' removed
*       :     34 instances of type 'INVD6' removed
*       :     30 instances of type 'INVD4' removed
*       :     28 instances of type 'INVD3' removed
*       :     53 instances of type 'INVD2' removed
*       :    201 instances of type 'INVD1' removed
*       :    134 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :     14 instances of type 'CKND4' removed
*       :      9 instances of type 'CKND3' removed
*       :     68 instances of type 'CKND2' removed
*       :      6 instances of type 'CKND16' removed
*       :      8 instances of type 'CKND12' removed
*       :     41 instances of type 'CKBD4' removed
*       :      2 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD12' removed
*       :     69 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD8' removed
*       :      6 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     70 instances of type 'BUFFD2' removed
*       :      9 instances of type 'BUFFD16' removed
*       :     14 instances of type 'BUFFD1' removed
*       :      8 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT)
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 10%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 20%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 30%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 40%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 50%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 60%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 70%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 80%
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT): 90%

Finished Levelizing
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT)

Starting Activity Propagation
2023-Mar-23 05:41:19 (2023-Mar-23 12:41:19 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 05:41:20 (2023-Mar-23 12:41:20 GMT): 10%
2023-Mar-23 05:41:20 (2023-Mar-23 12:41:20 GMT): 20%

Finished Activity Propagation
2023-Mar-23 05:41:21 (2023-Mar-23 12:41:21 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 30233 (74.0%) nets
3		: 5433 (13.3%) nets
4     -	14	: 4476 (11.0%) nets
15    -	39	: 561 (1.4%) nets
40    -	79	: 60 (0.1%) nets
80    -	159	: 79 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=38925 (0 fixed + 38925 movable) #buf cell=0 #inv cell=4665 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=40846 #term=129825 #term/net=3.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 38925 single + 0 double + 0 multi
Total standard cell length = 82.2468 (mm), area = 0.1480 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 411234 sites (148044 um^2) / alloc_area 824291 sites (296745 um^2).
Pin Density = 0.1564.
            = total # of pins 129825 / total area 830220.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.427e+05 (9.89e+04 1.44e+05)
              Est.  stn bbox = 2.752e+05 (1.22e+05 1.53e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1701.6M
Iteration  2: Total net bbox = 2.427e+05 (9.89e+04 1.44e+05)
              Est.  stn bbox = 2.752e+05 (1.22e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1701.6M
*** Finished SKP initialization (cpu=0:00:14.3, real=0:00:10.0)***
Iteration  3: Total net bbox = 1.819e+05 (7.21e+04 1.10e+05)
              Est.  stn bbox = 2.267e+05 (9.84e+04 1.28e+05)
              cpu = 0:00:28.4 real = 0:00:15.0 mem = 2505.3M
Iteration  4: Total net bbox = 3.227e+05 (1.17e+05 2.05e+05)
              Est.  stn bbox = 4.073e+05 (1.49e+05 2.58e+05)
              cpu = 0:01:25 real = 0:00:24.0 mem = 2598.4M
Iteration  5: Total net bbox = 3.227e+05 (1.17e+05 2.05e+05)
              Est.  stn bbox = 4.073e+05 (1.49e+05 2.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2598.4M
Iteration  6: Total net bbox = 3.908e+05 (1.85e+05 2.06e+05)
              Est.  stn bbox = 5.286e+05 (2.57e+05 2.72e+05)
              cpu = 0:00:49.7 real = 0:00:16.0 mem = 2618.4M
Iteration  7: Total net bbox = 4.143e+05 (2.05e+05 2.09e+05)
              Est.  stn bbox = 5.512e+05 (2.76e+05 2.75e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 2264.5M
Iteration  8: Total net bbox = 4.143e+05 (2.05e+05 2.09e+05)
              Est.  stn bbox = 5.512e+05 (2.76e+05 2.75e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2264.5M
Iteration  9: Total net bbox = 4.563e+05 (2.28e+05 2.28e+05)
              Est.  stn bbox = 6.059e+05 (3.05e+05 3.00e+05)
              cpu = 0:00:50.3 real = 0:00:15.0 mem = 2246.5M
Iteration 10: Total net bbox = 4.563e+05 (2.28e+05 2.28e+05)
              Est.  stn bbox = 6.059e+05 (3.05e+05 3.00e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2246.5M
Iteration 11: Total net bbox = 4.662e+05 (2.32e+05 2.34e+05)
              Est.  stn bbox = 6.187e+05 (3.11e+05 3.08e+05)
              cpu = 0:00:46.2 real = 0:00:15.0 mem = 2248.5M
Iteration 12: Total net bbox = 4.662e+05 (2.32e+05 2.34e+05)
              Est.  stn bbox = 6.187e+05 (3.11e+05 3.08e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.5M
Iteration 13: Total net bbox = 4.949e+05 (2.47e+05 2.48e+05)
              Est.  stn bbox = 6.408e+05 (3.23e+05 3.18e+05)
              cpu = 0:02:45 real = 0:00:47.0 mem = 2258.9M
Iteration 14: Total net bbox = 4.949e+05 (2.47e+05 2.48e+05)
              Est.  stn bbox = 6.408e+05 (3.23e+05 3.18e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2258.9M
Iteration 15: Total net bbox = 4.949e+05 (2.47e+05 2.48e+05)
              Est.  stn bbox = 6.408e+05 (3.23e+05 3.18e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2258.9M
Finished Global Placement (cpu=0:07:10, real=0:02:17, mem=2258.9M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:05 mem=1922.8M) ***
Total net bbox length = 4.949e+05 (2.470e+05 2.479e+05) (ext = 3.235e+04)
Move report: Detail placement moves 38925 insts, mean move: 1.14 um, max move: 38.66 um
	Max move on inst (gclk_inst1/U2): (127.65, 180.98) --> (89.00, 181.00)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:05.0 MEM: 1922.8MB
Summary Report:
Instances move: 38925 (out of 38925 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 38.66 um (Instance: gclk_inst1/U2) (127.648, 180.983) -> (89, 181)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.729e+05 (2.212e+05 2.517e+05) (ext = 3.226e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:05.0 MEM: 1922.8MB
*** Finished refinePlace (0:08:15 mem=1922.8M) ***
*** Finished Initial Placement (cpu=0:07:21, real=0:02:23, mem=1919.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1919.52 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1919.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.850090e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       133( 0.14%)         9( 0.01%)   ( 0.15%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              143( 0.02%)         9( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1919.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.573607e+05um, number of vias: 190202
[NR-eGR]     M3  (3H) length: 2.635530e+05um, number of vias: 5434
[NR-eGR]     M4  (4V) length: 5.948311e+04um, number of vias: 1216
[NR-eGR]     M5  (5H) length: 2.133340e+04um, number of vias: 456
[NR-eGR]     M6  (6V) length: 7.247290e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 1.016000e+02um, number of vias: 2
[NR-eGR]     M8  (8V) length: 4.600000e+02um, number of vias: 0
[NR-eGR] Total length: 6.095391e+05um, number of vias: 326832
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.306130e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.47 seconds, mem = 1797.5M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:33, real = 0: 2:31, mem = 1788.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1297.1M, totSessionCpu=0:08:18 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:03, mem = 1640.8M, totSessionCpu=0:08:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2105.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2129.41 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2129.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40846  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40846 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40846 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.916456e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       140( 0.14%)        19( 0.02%)         3( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              148( 0.02%)        19( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129520
[NR-eGR]     M2  (2V) length: 2.592162e+05um, number of vias: 189994
[NR-eGR]     M3  (3H) length: 2.647070e+05um, number of vias: 5782
[NR-eGR]     M4  (4V) length: 6.214197e+04um, number of vias: 1268
[NR-eGR]     M5  (5H) length: 2.261580e+04um, number of vias: 433
[NR-eGR]     M6  (6V) length: 6.506545e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 2.794000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 8.048000e+02um, number of vias: 0
[NR-eGR] Total length: 6.162717e+05um, number of vias: 327005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.542630e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 1.38 sec, Curr Mem: 2133.46 MB )
Extraction called for design 'dualcore' of instances=38925 and nets=40961 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2124.457M)
** Profile ** Start :  cpu=0:00:00.0, mem=2124.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2127.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2233.36)
Total number of fetched objects 41220
End delay calculation. (MEM=2577.2 CPU=0:00:05.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2577.2 CPU=0:00:07.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:02.0 totSessionCpu=0:08:40 mem=2545.2M)
** Profile ** Overall slacks :  cpu=0:00:10.4, mem=2553.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2575.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.034  |
|           TNS (ns):| -1638.4 |
|    Violating Paths:|  4657   |
|          All Paths:|  11008  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    210 (210)     |   -0.250   |    260 (260)     |
|   max_tran     |    219 (8050)    |   -3.794   |    219 (8050)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.533%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2575.7M
**optDesign ... cpu = 0:00:23, real = 0:00:09, mem = 1798.3M, totSessionCpu=0:08:41 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2266.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2266.2M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1820.60MB/3515.07MB/1820.60MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1820.61MB/3515.07MB/1820.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1820.62MB/3515.07MB/1820.62MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT)
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 10%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 20%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 30%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 40%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 50%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 60%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 70%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 80%
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 90%

Finished Levelizing
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT)

Starting Activity Propagation
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT)
2023-Mar-23 05:43:57 (2023-Mar-23 12:43:57 GMT): 10%
2023-Mar-23 05:43:58 (2023-Mar-23 12:43:58 GMT): 20%

Finished Activity Propagation
2023-Mar-23 05:43:58 (2023-Mar-23 12:43:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1821.57MB/3516.07MB/1821.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 05:43:58 (2023-Mar-23 12:43:58 GMT)
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 10%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 20%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 30%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 40%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 50%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 60%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 70%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 80%
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT): 90%

Finished Calculating power
2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=1823.71MB/3586.08MB/1823.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1823.71MB/3586.08MB/1823.77MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=1823.77MB/3586.08MB/1823.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1823.78MB/3586.08MB/1823.79MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 05:44:00 (2023-Mar-23 12:44:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       43.62752077 	   61.1461%
Total Switching Power:      26.51725955 	   37.1652%
Total Leakage Power:         1.20485514 	    1.6887%
Total Power:                71.34963525
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.43       3.413      0.5782       27.42       38.43
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.261e-05
Combinational                      19.12        23.1      0.6131       42.83       60.03
Clock (Combinational)            0.00262           0   1.615e-05    0.002636    0.003695
Clock (Sequential)                  1.08           0     0.01351       1.093       1.532
-----------------------------------------------------------------------------------------
Total                              43.63       26.52       1.205       71.35         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      43.63       26.52       1.205       71.35         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5206           0    0.006642      0.5272       0.739
clk1                              0.5617           0    0.006885      0.5685      0.7968
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096       1.536
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8199 (XNR2D1):          0.05672
*              Highest Leakage Power:     normalizer_inst/U9723 (ND3D8):        0.0003028
*                Total Cap:      1.88105e-10 F
*                Total instances in design: 38925
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1834.34MB/3598.33MB/1834.44MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.333 ns

 1497 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0         13          0         13
 Combinational            0       1480          4       1484

 1497 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:15.3 real=0:00:08.0 mem=2661.7M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:58.4/0:03:35.7 (2.5), mem = 2661.7M
(I,S,L,T): WC_VIEW: 42.3034, 24.0698, 1.10795, 67.4811

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2869.7M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2869.7M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2869.7M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2869.7M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2869.7M)
CPU of: netlist preparation :0:00:00.1 (mem :2869.7M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2869.7M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 42.3034, 24.0698, 1.10795, 67.4811
*** AreaOpt [finish] : cpu/real = 0:00:05.3/0:00:04.8 (1.1), totSession cpu/real = 0:09:03.7/0:03:40.5 (2.5), mem = 2661.7M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:04.9/0:03:41.2 (2.5), mem = 2414.7M
(I,S,L,T): WC_VIEW: 42.3034, 24.0698, 1.10795, 67.4811
(I,S,L,T): WC_VIEW: 42.3034, 24.0698, 1.10795, 67.4811
*** DrvOpt [finish] : cpu/real = 0:00:05.3/0:00:04.4 (1.2), totSession cpu/real = 0:09:10.2/0:03:45.6 (2.4), mem = 2414.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:10.3/0:03:45.7 (2.4), mem = 2414.7M
(I,S,L,T): WC_VIEW: 42.3034, 24.0698, 1.10795, 67.4811
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   295|  9899|    -3.94|   265|   265|    -0.25|     0|     0|     0|     0|    -9.33| -1759.48|       0|       0|       0|  48.25|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.50|  -679.26|     138|       0|     198|  48.40| 0:00:03.0|  2974.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.50|  -679.26|       0|       0|       0|  48.40| 0:00:00.0|  2974.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.2 real=0:00:03.0 mem=2974.9M) ***

(I,S,L,T): WC_VIEW: 41.2094, 24.0273, 1.11412, 66.3508
*** DrvOpt [finish] : cpu/real = 0:00:13.5/0:00:06.4 (2.1), totSession cpu/real = 0:09:23.7/0:03:52.2 (2.4), mem = 2767.0M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:06, real = 0:00:35, mem = 1921.1M, totSessionCpu=0:09:24 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:24.3/0:03:52.8 (2.4), mem = 2461.5M
(I,S,L,T): WC_VIEW: 41.2094, 24.0273, 1.11412, 66.3508
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.504  TNS Slack -679.259 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.504|-679.259|    48.40%|   0:00:00.0| 2694.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -5.082|-394.830|    48.79%|   0:00:06.0| 3093.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.956|-368.152|    48.91%|   0:00:02.0| 3134.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.956|-368.152|    48.91%|   0:00:01.0| 3134.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.464|-158.568|    49.15%|   0:00:04.0| 3134.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.107|-133.951|    49.28%|   0:00:04.0| 3227.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -4.038|-128.591|    49.33%|   0:00:02.0| 3227.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -4.038|-128.591|    49.33%|   0:00:00.0| 3227.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.970|-116.830|    49.40%|   0:00:01.0| 3227.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.737|-112.748|    49.45%|   0:00:02.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.637|-109.935|    49.49%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.637|-109.935|    49.49%|   0:00:00.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.588|-106.604|    49.53%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.446|-102.652|    49.57%|   0:00:02.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.417|-101.358|    49.59%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.417|-101.358|    49.59%|   0:00:00.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.366| -99.447|    49.63%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.313| -97.360|    49.67%|   0:00:02.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.306| -96.697|    49.68%|   0:00:00.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.306| -96.697|    49.68%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.269| -95.574|    49.71%|   0:00:00.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.227| -94.310|    49.73%|   0:00:02.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.205| -93.904|    49.75%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.205| -93.904|    49.75%|   0:00:00.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.178| -92.539|    49.77%|   0:00:01.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.164| -92.421|    49.77%|   0:00:03.0| 3246.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:37 real=0:00:38.0 mem=3246.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:37 real=0:00:38.0 mem=3246.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -3.164  TNS Slack -92.421 
(I,S,L,T): WC_VIEW: 42.0829, 25.1273, 1.19529, 68.4056
*** SetupOpt [finish] : cpu/real = 0:02:47.2/0:00:47.8 (3.5), totSession cpu/real = 0:12:11.5/0:04:40.6 (2.6), mem = 3037.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -3.164
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2622.18 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2622.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41704  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41663 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41663 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.881770e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       174( 0.18%)        17( 0.02%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              184( 0.03%)        17( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 2631.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.2, real=0:00:04.0)***
Iteration  7: Total net bbox = 4.022e+05 (1.93e+05 2.10e+05)
              Est.  stn bbox = 5.240e+05 (2.55e+05 2.69e+05)
              cpu = 0:00:33.0 real = 0:00:11.0 mem = 3329.3M
Iteration  8: Total net bbox = 4.360e+05 (2.13e+05 2.23e+05)
              Est.  stn bbox = 5.668e+05 (2.81e+05 2.85e+05)
              cpu = 0:01:17 real = 0:00:24.0 mem = 3317.2M
Iteration  9: Total net bbox = 4.476e+05 (2.19e+05 2.28e+05)
              Est.  stn bbox = 5.806e+05 (2.88e+05 2.92e+05)
              cpu = 0:01:46 real = 0:00:30.0 mem = 3319.7M
Iteration 10: Total net bbox = 4.673e+05 (2.29e+05 2.38e+05)
              Est.  stn bbox = 5.988e+05 (2.98e+05 3.01e+05)
              cpu = 0:01:06 real = 0:00:19.0 mem = 3227.4M
Iteration 11: Total net bbox = 4.848e+05 (2.36e+05 2.49e+05)
              Est.  stn bbox = 6.148e+05 (3.04e+05 3.11e+05)
              cpu = 0:00:24.6 real = 0:00:08.0 mem = 3230.7M
Move report: Timing Driven Placement moves 39783 insts, mean move: 16.64 um, max move: 225.66 um
	Max move on inst (gclk_inst2/U2): (288.80, 195.40) --> (111.30, 243.57)

Finished Incremental Placement (cpu=0:05:34, real=0:01:44, mem=2971.4M)
*** Starting refinePlace (0:17:50 mem=2974.7M) ***
Total net bbox length = 4.951e+05 (2.469e+05 2.482e+05) (ext = 2.486e+04)
Move report: Detail placement moves 39783 insts, mean move: 0.95 um, max move: 25.99 um
	Max move on inst (normalizer_inst/clk_gate_sum_reg/latch): (350.21, 271.38) --> (324.60, 271.00)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:03.0 MEM: 2974.7MB
Summary Report:
Instances move: 39783 (out of 39783 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 25.99 um (Instance: normalizer_inst/clk_gate_sum_reg/latch) (350.208, 271.382) -> (324.6, 271)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.747e+05 (2.206e+05 2.541e+05) (ext = 2.489e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:03.0 MEM: 2974.7MB
*** Finished refinePlace (0:17:58 mem=2974.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2982.69 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2982.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41704  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41704 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41704 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.561694e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       190( 0.20%)        28( 0.03%)   ( 0.22%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              204( 0.03%)        28( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.99 seconds, mem = 2982.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131236
[NR-eGR]     M2  (2V) length: 2.389356e+05um, number of vias: 189108
[NR-eGR]     M3  (3H) length: 2.451429e+05um, number of vias: 7085
[NR-eGR]     M4  (4V) length: 6.302251e+04um, number of vias: 1559
[NR-eGR]     M5  (5H) length: 2.400670e+04um, number of vias: 634
[NR-eGR]     M6  (6V) length: 8.539325e+03um, number of vias: 18
[NR-eGR]     M7  (7H) length: 3.012000e+02um, number of vias: 21
[NR-eGR]     M8  (8V) length: 7.044000e+02um, number of vias: 0
[NR-eGR] Total length: 5.806527e+05um, number of vias: 329661
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.242650e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.55 seconds, mem = 2926.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:48, real=0:01:52)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2587.3M)
Extraction called for design 'dualcore' of instances=39783 and nets=41822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2587.332M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:45, real = 0:03:20, mem = 1806.0M, totSessionCpu=0:18:03 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2491.68)
Total number of fetched objects 42078
End delay calculation. (MEM=2827.52 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2827.52 CPU=0:00:08.4 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -3.078
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:21.0/0:06:42.5 (2.7), mem = 2795.5M
(I,S,L,T): WC_VIEW: 42.0276, 24.1574, 1.19529, 67.3803
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.078 TNS Slack -90.905 Density 49.77
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.025| -0.130|
|reg2cgate | 0.007|  0.000|
|reg2reg   |-3.078|-90.776|
|HEPG      |-3.078|-90.776|
|All Paths |-3.078|-90.905|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.078|   -3.078| -90.776|  -90.905|    49.77%|   0:00:01.0| 3038.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.002|   -3.002| -89.860|  -89.990|    49.77%|   0:00:01.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.984|   -2.984| -89.491|  -89.621|    49.77%|   0:00:00.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.974|   -2.974| -89.026|  -89.156|    49.77%|   0:00:00.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.967|   -2.967| -88.833|  -88.963|    49.78%|   0:00:01.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.961|   -2.961| -88.658|  -88.788|    49.78%|   0:00:00.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.952|   -2.952| -88.484|  -88.613|    49.78%|   0:00:00.0| 3046.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.944|   -2.944| -88.282|  -88.411|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.938|   -2.938| -87.960|  -88.089|    49.79%|   0:00:01.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.934|   -2.934| -87.818|  -87.948|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.926|   -2.926| -87.723|  -87.853|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.921|   -2.921| -87.597|  -87.727|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.918|   -2.918| -87.551|  -87.681|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.906|   -2.906| -87.145|  -87.275|    49.79%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.896|   -2.896| -86.899|  -87.029|    49.80%|   0:00:01.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.882|   -2.882| -86.802|  -86.932|    49.80%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.875|   -2.875| -86.422|  -86.552|    49.80%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.869|   -2.869| -86.163|  -86.293|    49.80%|   0:00:00.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.867|   -2.867| -86.068|  -86.198|    49.81%|   0:00:01.0| 3065.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.863|   -2.863| -85.944|  -86.073|    49.81%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.862|   -2.862| -85.901|  -86.031|    49.81%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.845|   -2.845| -85.736|  -85.866|    49.81%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.845|   -2.845| -85.689|  -85.818|    49.81%|   0:00:01.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.838|   -2.838| -85.412|  -85.542|    49.82%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.838|   -2.838| -85.139|  -85.269|    49.82%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.838|   -2.838| -85.120|  -85.249|    49.82%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.831|   -2.831| -84.963|  -85.092|    49.83%|   0:00:01.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.831|   -2.831| -84.882|  -85.011|    49.83%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.827|   -2.827| -84.777|  -84.907|    49.83%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.820|   -2.820| -84.713|  -84.843|    49.83%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.820|   -2.820| -84.674|  -84.803|    49.83%|   0:00:01.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.816|   -2.816| -84.517|  -84.647|    49.84%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.816|   -2.816| -84.428|  -84.558|    49.84%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.812|   -2.812| -84.310|  -84.440|    49.84%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.808|   -2.808| -84.259|  -84.389|    49.84%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.805|   -2.805| -84.207|  -84.337|    49.84%|   0:00:01.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.805|   -2.805| -84.174|  -84.303|    49.85%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.801|   -2.801| -84.128|  -84.257|    49.85%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.801|   -2.801| -84.069|  -84.198|    49.85%|   0:00:00.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.786|   -2.786| -83.963|  -84.093|    49.85%|   0:00:01.0| 3073.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.785|   -2.785| -83.854|  -83.984|    49.86%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.785|   -2.785| -83.830|  -83.960|    49.86%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.775|   -2.775| -83.475|  -83.604|    49.86%|   0:00:01.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.775|   -2.775| -83.427|  -83.556|    49.86%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.769|   -2.769| -83.251|  -83.381|    49.88%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.769|   -2.769| -83.213|  -83.342|    49.88%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.764|   -2.764| -83.201|  -83.331|    49.88%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.764|   -2.764| -83.170|  -83.300|    49.88%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.755|   -2.755| -82.952|  -83.082|    49.89%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.755|   -2.755| -82.910|  -83.039|    49.89%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.751|   -2.751| -82.704|  -82.834|    49.90%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.751|   -2.751| -82.662|  -82.791|    49.90%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.746|   -2.746| -82.511|  -82.640|    49.91%|   0:00:01.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.746|   -2.746| -82.447|  -82.576|    49.91%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.740|   -2.740| -82.402|  -82.531|    49.91%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.740|   -2.740| -82.383|  -82.512|    49.91%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.736|   -2.736| -82.205|  -82.334|    49.92%|   0:00:01.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.733|   -2.733| -82.108|  -82.238|    49.92%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.725|   -2.725| -82.019|  -82.148|    49.92%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.720|   -2.720| -81.981|  -82.111|    49.92%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.720|   -2.720| -81.981|  -82.111|    49.92%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.714|   -2.714| -81.923|  -82.052|    49.93%|   0:00:01.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.714|   -2.714| -81.888|  -82.017|    49.93%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.707|   -2.707| -81.649|  -81.778|    49.94%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.707|   -2.707| -81.627|  -81.756|    49.94%|   0:00:00.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.702|   -2.702| -81.450|  -81.580|    49.95%|   0:00:01.0| 3081.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.702|   -2.702| -81.411|  -81.541|    49.96%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.702|   -2.702| -81.403|  -81.533|    49.96%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.696|   -2.696| -81.275|  -81.404|    49.96%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.690|   -2.690| -81.265|  -81.394|    49.96%|   0:00:01.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.685|   -2.685| -81.125|  -81.254|    49.98%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.685|   -2.685| -81.109|  -81.239|    49.98%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.679|   -2.679| -80.971|  -81.100|    49.98%|   0:00:01.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.677|   -2.677| -80.911|  -81.040|    49.99%|   0:00:00.0| 3089.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.672|   -2.672| -80.665|  -80.795|    49.99%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.671|   -2.671| -80.677|  -80.806|    49.99%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.662|   -2.662| -80.461|  -80.591|    50.01%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.660|   -2.660| -80.429|  -80.559|    50.01%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.660|   -2.660| -80.414|  -80.544|    50.01%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.656|   -2.656| -80.183|  -80.312|    50.02%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.654|   -2.654| -80.146|  -80.275|    50.02%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.650|   -2.650| -79.892|  -80.022|    50.03%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.650|   -2.650| -79.888|  -80.017|    50.03%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.646|   -2.646| -79.776|  -79.906|    50.04%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.646|   -2.646| -79.774|  -79.904|    50.04%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.642|   -2.642| -79.559|  -79.688|    50.05%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.642|   -2.642| -79.519|  -79.649|    50.05%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.639|   -2.639| -79.401|  -79.531|    50.06%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.637|   -2.637| -79.365|  -79.494|    50.06%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.637|   -2.637| -79.364|  -79.494|    50.06%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.631|   -2.631| -79.214|  -79.344|    50.07%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.622|   -2.622| -79.080|  -79.210|    50.08%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.622|   -2.622| -79.079|  -79.208|    50.08%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.619|   -2.619| -78.882|  -79.012|    50.09%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.619|   -2.619| -78.878|  -79.007|    50.09%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.616|   -2.616| -78.794|  -78.923|    50.10%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.614|   -2.614| -78.788|  -78.918|    50.10%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.608|   -2.608| -78.656|  -78.786|    50.12%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.608|   -2.608| -78.643|  -78.773|    50.12%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.604|   -2.604| -78.554|  -78.684|    50.14%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.604|   -2.604| -78.552|  -78.682|    50.14%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.595|   -2.595| -78.422|  -78.551|    50.15%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.594|   -2.594| -78.411|  -78.541|    50.15%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.594|   -2.594| -78.411|  -78.540|    50.15%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.593|   -2.593| -78.242|  -78.371|    50.16%|   0:00:00.0| 3106.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.593|   -2.593| -78.224|  -78.354|    50.16%|   0:00:00.0| 3106.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.590|   -2.590| -78.090|  -78.219|    50.16%|   0:00:01.0| 3106.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.588|   -2.588| -77.980|  -78.110|    50.18%|   0:00:00.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.588|   -2.588| -77.974|  -78.103|    50.18%|   0:00:01.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.578|   -2.578| -77.717|  -77.846|    50.18%|   0:00:00.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.575|   -2.575| -77.667|  -77.797|    50.19%|   0:00:00.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.572|   -2.572| -77.599|  -77.728|    50.19%|   0:00:00.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.572|   -2.572| -77.548|  -77.677|    50.19%|   0:00:01.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.569|   -2.569| -77.489|  -77.618|    50.21%|   0:00:00.0| 3126.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.569|   -2.569| -77.480|  -77.609|    50.21%|   0:00:01.0| 3132.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.565|   -2.565| -77.415|  -77.545|    50.23%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.561|   -2.561| -77.413|  -77.543|    50.23%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.557|   -2.557| -77.410|  -77.540|    50.24%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.557|   -2.557| -77.396|  -77.526|    50.24%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.551|   -2.551| -77.271|  -77.401|    50.24%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.549|   -2.549| -77.251|  -77.381|    50.24%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.545|   -2.545| -77.158|  -77.288|    50.25%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.545|   -2.545| -77.142|  -77.271|    50.25%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.542|   -2.542| -77.082|  -77.212|    50.26%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.542|   -2.542| -77.082|  -77.211|    50.26%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.536|   -2.536| -76.942|  -77.072|    50.27%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.536|   -2.536| -76.919|  -77.049|    50.27%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.532|   -2.532| -76.860|  -76.989|    50.28%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.532|   -2.532| -76.856|  -76.985|    50.28%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.526|   -2.526| -76.751|  -76.881|    50.29%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.526|   -2.526| -76.744|  -76.873|    50.29%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.523|   -2.523| -76.642|  -76.771|    50.31%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.523|   -2.523| -76.638|  -76.768|    50.31%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.516|   -2.516| -76.583|  -76.712|    50.32%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.516|   -2.516| -76.570|  -76.700|    50.32%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.512|   -2.512| -76.463|  -76.593|    50.33%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.512|   -2.512| -76.461|  -76.590|    50.33%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.504|   -2.504| -76.161|  -76.290|    50.36%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.504|   -2.504| -76.113|  -76.242|    50.36%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.498|   -2.498| -75.870|  -76.000|    50.37%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.494|   -2.494| -75.776|  -75.905|    50.39%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.494|   -2.494| -75.746|  -75.875|    50.39%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.490|   -2.490| -75.617|  -75.747|    50.41%|   0:00:01.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.490|   -2.490| -75.613|  -75.743|    50.41%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.485|   -2.485| -75.485|  -75.614|    50.42%|   0:00:00.0| 3169.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.485|   -2.485| -75.478|  -75.607|    50.42%|   0:00:01.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.483|   -2.483| -75.470|  -75.600|    50.42%|   0:00:00.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.481|   -2.481| -75.469|  -75.599|    50.42%|   0:00:00.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.476|   -2.476| -75.306|  -75.435|    50.44%|   0:00:01.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.476|   -2.476| -75.202|  -75.332|    50.45%|   0:00:00.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.473|   -2.473| -75.155|  -75.285|    50.45%|   0:00:01.0| 3177.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.469|   -2.469| -75.047|  -75.176|    50.47%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.468|   -2.468| -75.005|  -75.135|    50.48%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.468|   -2.468| -74.978|  -75.107|    50.50%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.465|   -2.465| -74.943|  -75.072|    50.51%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.465|   -2.465| -74.927|  -75.056|    50.51%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.460|   -2.460| -74.669|  -74.798|    50.53%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.452|   -2.452| -74.495|  -74.624|    50.54%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.453|   -2.453| -74.492|  -74.622|    50.54%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.448|   -2.448| -74.354|  -74.484|    50.55%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.444|   -2.444| -74.034|  -74.163|    50.55%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.440|   -2.440| -73.915|  -74.044|    50.57%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.438|   -2.438| -73.817|  -73.947|    50.57%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.436|   -2.436| -73.767|  -73.897|    50.58%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.434|   -2.434| -73.737|  -73.866|    50.58%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.434|   -2.434| -73.730|  -73.860|    50.58%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.430|   -2.430| -73.625|  -73.755|    50.60%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.429|   -2.429| -73.593|  -73.723|    50.60%|   0:00:00.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.426|   -2.426| -73.533|  -73.663|    50.61%|   0:00:01.0| 3175.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.426|   -2.426| -73.443|  -73.572|    50.63%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.425|   -2.425| -73.292|  -73.422|    50.63%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.425|   -2.425| -73.288|  -73.418|    50.63%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.422|   -2.422| -73.245|  -73.375|    50.65%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.422|   -2.422| -73.226|  -73.356|    50.65%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.414|   -2.414| -73.159|  -73.288|    50.67%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.414|   -2.414| -73.151|  -73.281|    50.67%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.412|   -2.412| -72.999|  -73.128|    50.69%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.412|   -2.412| -72.962|  -73.091|    50.71%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.412|   -2.412| -72.941|  -73.071|    50.72%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.412|   -2.412| -72.937|  -73.066|    50.72%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.412|   -2.412| -72.902|  -73.031|    50.73%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.412|   -2.412| -72.816|  -72.946|    50.73%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.796|  -72.925|    50.73%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.775|  -72.905|    50.74%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.727|  -72.857|    50.75%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.718|  -72.848|    50.75%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.680|  -72.810|    50.76%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.680|  -72.810|    50.76%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.654|  -72.783|    50.78%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.646|  -72.776|    50.78%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.642|  -72.771|    50.79%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.625|  -72.754|    50.79%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.560|  -72.690|    50.80%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.551|  -72.680|    50.79%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.503|  -72.632|    50.80%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.468|  -72.598|    50.80%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.428|  -72.557|    50.81%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.416|  -72.546|    50.82%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412| -72.387|  -72.517|    50.83%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412| -72.373|  -72.503|    50.83%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.412|   -2.412| -72.366|  -72.496|    50.83%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.412|   -2.412| -72.357|  -72.487|    50.84%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.412|   -2.412| -72.345|  -72.474|    50.84%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.412|   -2.412| -72.309|  -72.439|    50.86%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.412|   -2.412| -72.309|  -72.438|    50.86%|   0:00:01.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.412|   -2.412| -72.305|  -72.435|    50.86%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.412|   -2.412| -72.305|  -72.435|    50.86%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.412|   -2.412| -72.272|  -72.402|    50.86%|   0:00:00.0| 3232.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.412|   -2.412| -72.289|  -72.419|    50.87%|   0:00:02.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.413|   -2.413| -72.280|  -72.409|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.413|   -2.413| -72.334|  -72.464|    50.88%|   0:00:02.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.413|   -2.413| -72.321|  -72.451|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.413|   -2.413| -72.320|  -72.450|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.413|   -2.413| -72.312|  -72.442|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.413|   -2.413| -72.312|  -72.442|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.413|   -2.413| -72.307|  -72.437|    50.88%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.413|   -2.413| -72.303|  -72.433|    50.88%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.413|   -2.413| -72.302|  -72.432|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.413|   -2.413| -72.293|  -72.423|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.413|   -2.413| -72.299|  -72.428|    50.89%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.413|   -2.413| -72.289|  -72.419|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.413|   -2.413| -72.275|  -72.405|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.413|   -2.413| -72.265|  -72.395|    50.89%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.413|   -2.413| -72.264|  -72.393|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.413|   -2.413| -72.258|  -72.387|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.413|   -2.413| -72.251|  -72.381|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.413|   -2.413| -72.233|  -72.363|    50.89%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.413|   -2.413| -72.221|  -72.350|    50.89%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.413|   -2.413| -72.197|  -72.327|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.413|   -2.413| -72.186|  -72.315|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.413|   -2.413| -72.176|  -72.306|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.413|   -2.413| -72.151|  -72.280|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.413|   -2.413| -72.113|  -72.243|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -2.413|   -2.413| -72.105|  -72.234|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -2.413|   -2.413| -72.093|  -72.223|    50.90%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -2.413|   -2.413| -72.080|  -72.210|    50.90%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.413|   -2.413| -72.075|  -72.205|    50.90%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.413|   -2.413| -72.072|  -72.202|    50.91%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.413|   -2.413| -72.065|  -72.195|    50.91%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.413|   -2.413| -72.052|  -72.182|    50.91%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.413|   -2.413| -72.051|  -72.181|    50.91%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.413|   -2.413| -71.948|  -72.077|    50.92%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.923|  -72.053|    50.92%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.901|  -72.031|    50.92%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.852|  -71.982|    50.92%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.795|  -71.924|    50.92%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.638|  -71.768|    50.92%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.632|  -71.761|    50.92%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.628|  -71.757|    50.92%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.413|   -2.413| -71.548|  -71.677|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.413|   -2.413| -71.524|  -71.654|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.413|   -2.413| -71.399|  -71.529|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.413|   -2.413| -71.393|  -71.523|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.413|   -2.413| -71.343|  -71.473|    50.93%|   0:00:01.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.413|   -2.413| -71.286|  -71.416|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.413|   -2.413| -71.095|  -71.224|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.413|   -2.413| -71.054|  -71.184|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.413|   -2.413| -71.012|  -71.141|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.413|   -2.413| -70.973|  -71.103|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.413|   -2.413| -70.899|  -71.029|    50.93%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.413|   -2.413| -70.816|  -70.946|    50.94%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.413|   -2.413| -70.726|  -70.855|    50.94%|   0:00:01.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -2.413|   -2.413| -70.665|  -70.795|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -2.413|   -2.413| -70.657|  -70.786|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -2.413|   -2.413| -70.655|  -70.785|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__10_/D             |
|  -2.413|   -2.413| -70.649|  -70.779|    50.95%|   0:00:01.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -2.413|   -2.413| -70.646|  -70.776|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -2.413|   -2.413| -70.602|  -70.732|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -2.413|   -2.413| -70.204|  -70.334|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -2.413|   -2.413| -70.152|  -70.281|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -2.413|   -2.413| -70.146|  -70.275|    50.95%|   0:00:00.0| 3248.8M|        NA|       NA| NA                                                 |
|  -2.413|   -2.413| -70.146|  -70.275|    50.95%|   0:00:00.0| 3248.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:56 real=0:01:22 mem=3248.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:56 real=0:01:22 mem=3248.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.025| -0.130|
|reg2cgate | 0.007|  0.000|
|reg2reg   |-2.413|-70.146|
|HEPG      |-2.413|-70.146|
|All Paths |-2.413|-70.275|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.413 TNS Slack -70.275 Density 50.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:28.5/0:08:15.7 (2.7), mem = 3248.8M
(I,S,L,T): WC_VIEW: 43.6516, 25.6134, 1.24195, 70.5069
Reclaim Optimization WNS Slack -2.413  TNS Slack -70.275 Density 50.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.95%|        -|  -2.413| -70.275|   0:00:00.0| 3248.8M|
|    50.90%|       68|  -2.413| -70.341|   0:00:01.0| 3248.8M|
|    50.51%|     1613|  -2.396| -70.194|   0:00:11.0| 3248.8M|
|    50.50%|       54|  -2.396| -70.165|   0:00:01.0| 3248.8M|
|    50.50%|        5|  -2.396| -70.165|   0:00:00.0| 3248.8M|
|    50.50%|        0|  -2.396| -70.165|   0:00:00.0| 3248.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.396  TNS Slack -70.165 Density 50.50
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.4) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 43.504, 25.3488, 1.22171, 70.0746
*** AreaOpt [finish] : cpu/real = 0:00:42.6/0:00:16.2 (2.6), totSession cpu/real = 0:23:11.1/0:08:31.9 (2.7), mem = 3248.8M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3139.80M, totSessionCpu=0:23:11).
** GigaOpt Optimizer WNS Slack -2.396 TNS Slack -70.165 Density 50.50
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.019| -0.069|
|reg2cgate | 0.007|  0.000|
|reg2reg   |-2.396|-70.096|
|HEPG      |-2.396|-70.096|
|All Paths |-2.396|-70.165|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:39 real=0:01:39 mem=3139.8M) ***

(I,S,L,T): WC_VIEW: 43.504, 25.3488, 1.22171, 70.0746
*** SetupOpt [finish] : cpu/real = 0:04:51.0/0:01:50.2 (2.6), totSession cpu/real = 0:23:12.0/0:08:32.7 (2.7), mem = 2931.8M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2657.71 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2657.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41936  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41936 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41936 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.596344e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       213( 0.22%)         3( 0.00%)         2( 0.00%)   ( 0.22%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              226( 0.03%)         3( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.86 seconds, mem = 2667.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:04.0)***
Iteration  7: Total net bbox = 4.096e+05 (1.97e+05 2.12e+05)
              Est.  stn bbox = 5.315e+05 (2.60e+05 2.72e+05)
              cpu = 0:00:36.8 real = 0:00:11.0 mem = 3414.3M
Iteration  8: Total net bbox = 4.383e+05 (2.15e+05 2.24e+05)
              Est.  stn bbox = 5.684e+05 (2.83e+05 2.86e+05)
              cpu = 0:01:24 real = 0:00:24.0 mem = 3400.3M
Iteration  9: Total net bbox = 4.533e+05 (2.23e+05 2.30e+05)
              Est.  stn bbox = 5.860e+05 (2.92e+05 2.94e+05)
              cpu = 0:02:10 real = 0:00:36.0 mem = 3403.0M
Iteration 10: Total net bbox = 4.703e+05 (2.32e+05 2.38e+05)
              Est.  stn bbox = 6.008e+05 (3.00e+05 3.01e+05)
              cpu = 0:01:10 real = 0:00:21.0 mem = 3312.9M
Iteration 11: Total net bbox = 4.877e+05 (2.38e+05 2.50e+05)
              Est.  stn bbox = 6.165e+05 (3.05e+05 3.11e+05)
              cpu = 0:00:26.3 real = 0:00:08.0 mem = 3316.6M
Move report: Timing Driven Placement moves 40018 insts, mean move: 9.21 um, max move: 146.32 um
	Max move on inst (normalizer_inst/FE_OCPC2774_sum_11): (376.20, 265.60) --> (421.33, 366.78)

Finished Incremental Placement (cpu=0:06:05, real=0:01:49, mem=3043.3M)
*** Starting refinePlace (0:29:20 mem=3046.5M) ***
Total net bbox length = 4.984e+05 (2.495e+05 2.489e+05) (ext = 2.466e+04)
Move report: Detail placement moves 40018 insts, mean move: 0.95 um, max move: 19.03 um
	Max move on inst (gclk_inst2/U2): (120.77, 242.87) --> (102.40, 242.20)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:04.0 MEM: 3046.5MB
Summary Report:
Instances move: 40018 (out of 40018 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 19.03 um (Instance: gclk_inst2/U2) (120.766, 242.866) -> (102.4, 242.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.781e+05 (2.230e+05 2.551e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 3046.5MB
*** Finished refinePlace (0:29:28 mem=3046.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3063.01 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3063.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41936  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41936 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41936 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.578740e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       217( 0.22%)        29( 0.03%)         6( 0.01%)   ( 0.26%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              239( 0.04%)        29( 0.00%)         6( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.93 seconds, mem = 3063.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131729
[NR-eGR]     M2  (2V) length: 2.399385e+05um, number of vias: 190067
[NR-eGR]     M3  (3H) length: 2.467275e+05um, number of vias: 7000
[NR-eGR]     M4  (4V) length: 6.536578e+04um, number of vias: 1492
[NR-eGR]     M5  (5H) length: 2.372400e+04um, number of vias: 548
[NR-eGR]     M6  (6V) length: 6.691030e+03um, number of vias: 13
[NR-eGR]     M7  (7H) length: 2.522000e+02um, number of vias: 20
[NR-eGR]     M8  (8V) length: 1.872000e+02um, number of vias: 0
[NR-eGR] Total length: 5.828862e+05um, number of vias: 330869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.178860e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 3010.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:18, real=0:01:56)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2670.7M)
Extraction called for design 'dualcore' of instances=40018 and nets=42054 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2670.652M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:14, real = 0:07:13, mem = 1849.0M, totSessionCpu=0:29:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2567.03)
Total number of fetched objects 42310
End delay calculation. (MEM=2941.02 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2941.02 CPU=0:00:07.8 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.536
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:46.8/0:10:35.1 (2.8), mem = 2941.0M
(I,S,L,T): WC_VIEW: 43.5003, 25.4284, 1.22171, 70.1504
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.536 TNS Slack -73.525 Density 50.50
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.042| -0.319|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.536|-73.190|
|HEPG      |-2.536|-73.207|
|All Paths |-2.536|-73.525|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.536|   -2.536| -73.207|  -73.525|    50.50%|   0:00:00.0| 3152.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.472|   -2.472| -72.888|  -73.207|    50.50%|   0:00:01.0| 3152.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.464|   -2.464| -72.589|  -72.908|    50.50%|   0:00:01.0| 3152.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.455|   -2.455| -72.452|  -72.771|    50.50%|   0:00:00.0| 3152.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.442|   -2.442| -72.427|  -72.745|    50.50%|   0:00:01.0| 3227.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.434|   -2.434| -72.137|  -72.456|    50.50%|   0:00:02.0| 3235.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.420|   -2.420| -71.999|  -72.318|    50.50%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.409|   -2.409| -71.891|  -72.210|    50.50%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.405|   -2.405| -71.772|  -72.090|    50.51%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.394|   -2.394| -71.725|  -72.044|    50.51%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.389|   -2.389| -71.636|  -71.955|    50.52%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.389|   -2.389| -71.608|  -71.927|    50.53%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.389|   -2.389| -71.604|  -71.923|    50.53%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.380|   -2.380| -71.439|  -71.758|    50.53%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.379|   -2.379| -71.454|  -71.773|    50.54%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.375|   -2.375| -71.341|  -71.659|    50.56%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.373|   -2.373| -71.289|  -71.608|    50.56%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.373|   -2.373| -71.261|  -71.580|    50.56%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.365|   -2.365| -70.999|  -71.317|    50.58%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.363|   -2.363| -70.988|  -71.307|    50.59%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.363|   -2.363| -70.986|  -71.305|    50.59%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.356|   -2.356| -70.777|  -71.096|    50.61%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.356|   -2.356| -70.735|  -71.054|    50.62%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.351|   -2.351| -70.619|  -70.938|    50.63%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.347|   -2.347| -70.486|  -70.805|    50.64%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.345|   -2.345| -70.429|  -70.748|    50.64%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.345|   -2.345| -70.428|  -70.746|    50.64%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.345|   -2.345| -70.251|  -70.569|    50.66%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.337|   -2.337| -70.220|  -70.539|    50.67%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.330|   -2.330| -70.043|  -70.362|    50.69%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.329|   -2.329| -70.030|  -70.348|    50.69%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.329|   -2.329| -69.917|  -70.235|    50.71%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.331|   -2.331| -69.887|  -70.205|    50.72%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.321|   -2.321| -69.830|  -70.149|    50.72%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.321|   -2.321| -69.826|  -70.145|    50.72%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.319|   -2.319| -69.616|  -69.935|    50.74%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.319|   -2.319| -69.615|  -69.933|    50.74%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.312|   -2.312| -69.507|  -69.825|    50.75%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.312|   -2.312| -69.502|  -69.821|    50.75%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.305|   -2.305| -69.363|  -69.682|    50.77%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.303|   -2.303| -69.323|  -69.642|    50.77%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.297|   -2.297| -69.144|  -69.463|    50.81%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.297|   -2.297| -69.136|  -69.455|    50.81%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.296|   -2.296| -68.973|  -69.291|    50.83%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.296|   -2.296| -68.961|  -69.280|    50.83%|   0:00:01.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.293|   -2.293| -68.920|  -69.239|    50.84%|   0:00:00.0| 3254.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.287|   -2.287| -68.813|  -69.132|    50.85%|   0:00:03.0| 3353.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.287|   -2.287| -68.809|  -69.128|    50.85%|   0:00:01.0| 3353.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.287|   -2.287| -68.668|  -68.987|    50.88%|   0:00:06.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.284|   -2.284| -68.590|  -68.909|    50.88%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.276|   -2.276| -68.561|  -68.880|    50.89%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.277|   -2.277| -68.503|  -68.821|    50.89%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.276|   -2.276| -68.446|  -68.765|    50.91%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.274|   -2.274| -68.369|  -68.688|    50.92%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.274|   -2.274| -68.369|  -68.688|    50.92%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.272|   -2.272| -68.295|  -68.614|    50.93%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.269|   -2.269| -68.252|  -68.571|    50.93%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.269|   -2.269| -68.251|  -68.570|    50.93%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.266|   -2.266| -68.170|  -68.489|    50.94%|   0:00:03.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.264|   -2.264| -68.082|  -68.400|    50.95%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.264|   -2.264| -68.063|  -68.382|    50.95%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.261|   -2.261| -67.953|  -68.271|    50.96%|   0:00:06.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.261|   -2.261| -67.950|  -68.268|    50.96%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.258|   -2.258| -67.887|  -68.206|    50.97%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.255|   -2.255| -67.828|  -68.147|    50.97%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.251|   -2.251| -67.769|  -68.088|    50.99%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.251|   -2.251| -67.758|  -68.076|    50.99%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.250|   -2.250| -67.701|  -68.020|    51.00%|   0:00:02.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.246|   -2.246| -67.587|  -67.905|    51.01%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.244|   -2.244| -67.542|  -67.861|    51.01%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.244|   -2.244| -67.481|  -67.800|    51.03%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.243|   -2.243| -67.475|  -67.794|    51.04%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.240|   -2.240| -67.407|  -67.726|    51.04%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.237|   -2.237| -67.327|  -67.646|    51.06%|   0:00:02.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.235|   -2.235| -67.286|  -67.605|    51.07%|   0:00:00.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.234|   -2.234| -67.220|  -67.538|    51.07%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.231|   -2.231| -67.166|  -67.484|    51.08%|   0:00:01.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.227|   -2.227| -67.111|  -67.430|    51.08%|   0:00:04.0| 3595.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.226|   -2.226| -67.077|  -67.396|    51.08%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.225|   -2.225| -66.943|  -67.262|    51.08%|   0:00:07.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.225|   -2.225| -66.934|  -67.253|    51.08%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.225|   -2.225| -66.921|  -67.240|    51.09%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.223|   -2.223| -66.916|  -67.234|    51.09%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.222|   -2.222| -66.887|  -67.206|    51.09%|   0:00:06.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.222|   -2.222| -66.862|  -67.180|    51.09%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.220|   -2.220| -66.803|  -67.122|    51.10%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.217|   -2.217| -66.779|  -67.098|    51.10%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.217|   -2.217| -66.756|  -67.075|    51.10%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.214|   -2.214| -66.714|  -67.032|    51.11%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.214|   -2.214| -66.698|  -67.016|    51.11%|   0:00:04.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.214|   -2.214| -66.663|  -66.981|    51.13%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.209|   -2.209| -66.527|  -66.845|    51.13%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.208|   -2.208| -66.526|  -66.845|    51.14%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.207|   -2.207| -66.512|  -66.831|    51.14%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.207|   -2.207| -66.492|  -66.811|    51.14%|   0:00:04.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.206|   -2.206| -66.347|  -66.666|    51.16%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.204|   -2.204| -66.332|  -66.651|    51.16%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.203|   -2.203| -66.323|  -66.642|    51.16%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.203|   -2.203| -66.306|  -66.625|    51.16%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.201|   -2.201| -66.267|  -66.585|    51.17%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.201|   -2.201| -66.245|  -66.564|    51.17%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.200|   -2.200| -66.241|  -66.559|    51.18%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.199|   -2.199| -66.235|  -66.553|    51.18%|   0:00:04.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.199|   -2.199| -66.234|  -66.552|    51.18%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.199|   -2.199| -66.180|  -66.499|    51.19%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.197|   -2.197| -66.129|  -66.448|    51.20%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.195|   -2.195| -66.114|  -66.432|    51.20%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.195|   -2.195| -66.112|  -66.431|    51.21%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.194|   -2.194| -66.008|  -66.327|    51.21%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.193|   -2.193| -65.987|  -66.306|    51.21%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.192|   -2.192| -65.953|  -66.272|    51.22%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.191|   -2.191| -65.930|  -66.249|    51.23%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.187|   -2.187| -65.884|  -66.202|    51.23%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.185|   -2.185| -65.875|  -66.194|    51.23%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.184|   -2.184| -65.832|  -66.151|    51.27%|   0:00:04.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.184|   -2.184| -65.813|  -66.132|    51.27%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.183|   -2.183| -65.720|  -66.039|    51.30%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.180|   -2.180| -65.701|  -66.020|    51.31%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.179|   -2.179| -65.698|  -66.017|    51.31%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.179|   -2.179| -65.672|  -65.990|    51.34%|   0:00:05.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -65.598|  -65.917|    51.35%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.176|   -2.176| -65.579|  -65.898|    51.37%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.176|   -2.176| -65.572|  -65.891|    51.37%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.175|   -2.175| -65.545|  -65.864|    51.37%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.174|   -2.174| -65.523|  -65.842|    51.37%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.173|   -2.173| -65.491|  -65.810|    51.39%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.173|   -2.173| -65.487|  -65.806|    51.40%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.171|   -2.171| -65.414|  -65.733|    51.41%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.171|   -2.171| -65.413|  -65.732|    51.41%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.168|   -2.168| -65.354|  -65.672|    51.42%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.167|   -2.167| -65.349|  -65.667|    51.43%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.167|   -2.167| -65.292|  -65.610|    51.43%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.166|   -2.166| -65.238|  -65.557|    51.44%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.165|   -2.165| -65.229|  -65.548|    51.45%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.165|   -2.165| -65.210|  -65.529|    51.45%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164|   -2.164| -65.196|  -65.515|    51.45%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.162|   -2.162| -65.127|  -65.446|    51.46%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.160|   -2.160| -65.050|  -65.368|    51.46%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.157|   -2.157| -64.969|  -65.288|    51.47%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.155|   -2.155| -64.964|  -65.283|    51.47%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.155|   -2.155| -64.929|  -65.248|    51.47%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.155|   -2.155| -64.928|  -65.247|    51.47%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.152|   -2.152| -64.835|  -65.154|    51.48%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.152|   -2.152| -64.823|  -65.142|    51.48%|   0:00:03.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.151|   -2.151| -64.740|  -65.059|    51.49%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.149|   -2.149| -64.725|  -65.044|    51.51%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.149|   -2.149| -64.715|  -65.034|    51.50%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.149|   -2.149| -64.711|  -65.030|    51.51%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.148|   -2.148| -64.715|  -65.034|    51.52%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.147|   -2.147| -64.679|  -64.998|    51.52%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.147|   -2.147| -64.678|  -64.996|    51.52%|   0:00:02.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.146|   -2.146| -64.647|  -64.965|    51.53%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.146|   -2.146| -64.646|  -64.965|    51.53%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.145|   -2.145| -64.641|  -64.960|    51.53%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.145|   -2.145| -64.641|  -64.960|    51.53%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.144|   -2.144| -64.655|  -64.973|    51.54%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.144|   -2.144| -64.654|  -64.972|    51.54%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.144|   -2.144| -64.629|  -64.948|    51.55%|   0:00:01.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.144|   -2.144| -64.597|  -64.916|    51.55%|   0:00:00.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.151|   -2.151| -64.749|  -65.068|    51.74%|   0:00:09.0| 3604.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:11 real=0:03:16 mem=3604.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.042|   -2.151|  -0.319|  -65.068|    51.74%|   0:00:00.0| 3604.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.005|   -2.151|   0.000|  -64.749|    51.75%|   0:00:01.0| 3604.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_52_/D           |
|   0.014|   -2.151|   0.000|  -64.749|    51.75%|   0:00:00.0| 3604.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_22_/D           |
|   0.021|   -2.151|   0.000|  -64.749|    51.75%|   0:00:00.0| 3604.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_54_/D           |
|   0.021|   -2.151|   0.000|  -64.749|    51.75%|   0:00:00.0| 3604.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_54_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=3604.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:14 real=0:03:17 mem=3604.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.151|-64.732|
|HEPG      |-2.151|-64.749|
|All Paths |-2.151|-64.749|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.151 TNS Slack -64.749 Density 51.75
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:13.6/0:14:04.6 (3.2), mem = 3604.6M
(I,S,L,T): WC_VIEW: 45.0925, 26.9485, 1.26922, 73.3102
Reclaim Optimization WNS Slack -2.151  TNS Slack -64.749 Density 51.75
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.75%|        -|  -2.151| -64.749|   0:00:01.0| 3604.6M|
|    51.73%|       26|  -2.151| -64.719|   0:00:01.0| 3604.6M|
|    51.46%|     1126|  -2.143| -64.574|   0:00:11.0| 3604.6M|
|    51.45%|       16|  -2.143| -64.574|   0:00:00.0| 3604.6M|
|    51.45%|        1|  -2.143| -64.574|   0:00:01.0| 3604.6M|
|    51.45%|        0|  -2.143| -64.574|   0:00:00.0| 3604.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.143  TNS Slack -64.574 Density 51.45
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 255 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.5) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 44.8088, 26.699, 1.25643, 72.7642
*** AreaOpt [finish] : cpu/real = 0:00:38.8/0:00:15.7 (2.5), totSession cpu/real = 0:45:52.4/0:14:20.3 (3.2), mem = 3604.6M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:16, mem=3392.57M, totSessionCpu=0:45:52).
*** Starting refinePlace (0:45:53 mem=3392.6M) ***
Total net bbox length = 4.825e+05 (2.258e+05 2.567e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3392.6MB
Move report: Detail placement moves 6600 insts, mean move: 0.59 um, max move: 4.80 um
	Max move on inst (normalizer_inst/FE_RC_58_0): (396.60, 283.60) --> (399.60, 285.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3400.6MB
Summary Report:
Instances move: 6600 (out of 40239 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 4.80 um (Instance: normalizer_inst/FE_RC_58_0) (396.6, 283.6) -> (399.6, 285.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.841e+05 (2.270e+05 2.571e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3400.6MB
*** Finished refinePlace (0:45:54 mem=3400.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3400.6M)


Density : 0.5145
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3400.6M) ***
** GigaOpt Optimizer WNS Slack -2.143 TNS Slack -64.574 Density 51.45
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.143|-64.557|
|HEPG      |-2.143|-64.574|
|All Paths |-2.143|-64.574|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.143|   -2.143| -64.574|  -64.574|    51.45%|   0:00:01.0| 3400.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -64.174|  -64.174|    51.58%|   0:00:33.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.125|   -2.125| -64.160|  -64.160|    51.58%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.125|   -2.125| -64.135|  -64.135|    51.58%|   0:00:06.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.124|   -2.124| -63.983|  -63.983|    51.65%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124| -63.973|  -63.973|    51.65%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.120|   -2.120| -63.875|  -63.875|    51.67%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.120|   -2.120| -63.874|  -63.874|    51.67%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.116|   -2.116| -63.764|  -63.764|    51.70%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.116|   -2.116| -63.762|  -63.762|    51.70%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.115|   -2.115| -63.740|  -63.740|    51.72%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.115|   -2.115| -63.722|  -63.722|    51.72%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -63.670|  -63.670|    51.73%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -63.662|  -63.662|    51.73%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.107|   -2.107| -63.539|  -63.539|    51.77%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.107|   -2.107| -63.503|  -63.503|    51.83%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.102|   -2.102| -63.477|  -63.477|    51.85%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.102|   -2.102| -63.489|  -63.489|    51.91%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.104|   -2.104| -63.359|  -63.359|    51.95%|   0:00:03.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.098|   -2.098| -63.290|  -63.290|    51.95%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.095|   -2.095| -63.221|  -63.221|    51.98%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.094|   -2.094| -63.213|  -63.213|    51.98%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.089|   -2.089| -63.086|  -63.086|    52.02%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.089|   -2.089| -63.086|  -63.086|    52.02%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.089|   -2.089| -62.978|  -62.978|    52.10%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.087|   -2.087| -62.921|  -62.921|    52.13%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.083|   -2.083| -62.839|  -62.839|    52.15%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.083|   -2.083| -62.800|  -62.800|    52.19%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.080|   -2.080| -62.759|  -62.759|    52.21%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.083|   -2.083| -62.724|  -62.724|    52.25%|   0:00:03.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.079|   -2.079| -62.688|  -62.688|    52.26%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.077|   -2.077| -62.707|  -62.707|    52.28%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.076|   -2.076| -62.663|  -62.663|    52.31%|   0:00:03.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.076|   -2.076| -62.642|  -62.642|    52.33%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.073|   -2.073| -62.600|  -62.600|    52.34%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -62.599|  -62.599|    52.34%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -62.580|  -62.580|    52.36%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.072|   -2.072| -62.641|  -62.641|    52.37%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.070|   -2.070| -62.587|  -62.587|    52.39%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.069|   -2.069| -62.567|  -62.567|    52.43%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.069|   -2.069| -62.548|  -62.548|    52.43%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.069|   -2.069| -62.527|  -62.527|    52.45%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.067|   -2.067| -62.500|  -62.500|    52.47%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.067|   -2.067| -62.492|  -62.492|    52.48%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.066|   -2.066| -62.460|  -62.460|    52.50%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.065|   -2.065| -62.522|  -62.522|    52.51%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.066|   -2.066| -62.494|  -62.494|    52.54%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.062|   -2.062| -62.457|  -62.457|    52.54%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.062|   -2.062| -62.429|  -62.429|    52.57%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.063|   -2.063| -62.425|  -62.425|    52.59%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.061|   -2.061| -62.417|  -62.417|    52.60%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.415|  -62.415|    52.59%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.401|  -62.401|    52.61%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.060|   -2.060| -62.392|  -62.392|    52.62%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.059|   -2.059| -62.375|  -62.375|    52.64%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.059|   -2.059| -62.374|  -62.374|    52.65%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.059|   -2.059| -62.374|  -62.374|    52.65%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.058|   -2.058| -62.342|  -62.342|    52.67%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -62.305|  -62.305|    52.69%|   0:00:01.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -62.298|  -62.298|    52.69%|   0:00:04.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.058|   -2.058| -62.284|  -62.284|    52.70%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.058|   -2.058| -62.283|  -62.283|    52.70%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.063|   -2.063| -62.529|  -62.529|    53.05%|   0:00:17.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.062|   -2.062| -62.467|  -62.467|    53.06%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.454|  -62.454|    53.07%|   0:00:02.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.061|   -2.061| -62.431|  -62.431|    53.07%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.431|  -62.431|    53.08%|   0:00:00.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.066|   -2.066| -62.569|  -62.569|    53.21%|   0:00:03.0| 3677.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:14 real=0:02:01 mem=3677.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -2.066|   0.000|  -62.569|    53.21%|   0:00:01.0| 3677.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_79_/D           |
|   0.005|   -2.066|   0.000|  -62.569|    53.22%|   0:00:00.0| 3677.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.011|   -2.066|   0.000|  -62.569|    53.22%|   0:00:00.0| 3677.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_78_/D           |
|   0.019|   -2.066|   0.000|  -62.569|    53.22%|   0:00:00.0| 3677.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_29_/D           |
|   0.019|   -2.066|   0.000|  -62.569|    53.22%|   0:00:00.0| 3677.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_29_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3677.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:16 real=0:02:02 mem=3677.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.066|-62.552|
|HEPG      |-2.066|-62.569|
|All Paths |-2.066|-62.569|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.066 TNS Slack -62.569 Density 53.22
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:56:11.6/0:16:24.5 (3.4), mem = 3677.1M
(I,S,L,T): WC_VIEW: 47.2183, 28.8988, 1.32483, 77.4419
Reclaim Optimization WNS Slack -2.066  TNS Slack -62.569 Density 53.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.22%|        -|  -2.066| -62.569|   0:00:00.0| 3677.1M|
|    53.21%|       17|  -2.066| -62.560|   0:00:01.0| 3677.1M|
|    52.90%|     1231|  -2.051| -62.280|   0:00:12.0| 3677.1M|
|    52.90%|        3|  -2.051| -62.280|   0:00:01.0| 3677.1M|
|    52.90%|        0|  -2.051| -62.280|   0:00:00.0| 3677.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.051  TNS Slack -62.280 Density 52.90
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 309 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.7) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 46.78, 28.4989, 1.31141, 76.5903
*** AreaOpt [finish] : cpu/real = 0:00:38.9/0:00:15.8 (2.5), totSession cpu/real = 0:56:50.6/0:16:40.3 (3.4), mem = 3677.1M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:16, mem=3502.11M, totSessionCpu=0:56:51).
*** Starting refinePlace (0:56:51 mem=3502.1M) ***
Total net bbox length = 4.859e+05 (2.284e+05 2.575e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 14995 insts, mean move: 8.49 um, max move: 92.80 um
	Max move on inst (normalizer_inst/FE_RC_429_0): (422.00, 433.00) --> (475.20, 472.60)
	Runtime: CPU: 0:00:18.1 REAL: 0:00:08.0 MEM: 3522.1MB
Move report: Detail placement moves 9553 insts, mean move: 0.46 um, max move: 3.40 um
	Max move on inst (normalizer_inst/U11094): (259.00, 366.40) --> (260.60, 364.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3522.1MB
Summary Report:
Instances move: 15771 (out of 40364 movable)
Instances flipped: 46
Mean displacement: 8.12 um
Max displacement: 92.80 um (Instance: normalizer_inst/FE_RC_429_0) (422, 433) -> (475.2, 472.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.960e+05 (2.356e+05 2.605e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:19.6 REAL: 0:00:09.0 MEM: 3522.1MB
*** Finished refinePlace (0:57:11 mem=3522.1M) ***
Finished re-routing un-routed nets (0:00:00.2 3522.1M)


Density : 0.5290
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.0 real=0:00:11.0 mem=3522.1M) ***
** GigaOpt Optimizer WNS Slack -2.234 TNS Slack -63.913 Density 52.90
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.234|-63.896|
|HEPG      |-2.234|-63.913|
|All Paths |-2.234|-63.913|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.234|   -2.234| -63.913|  -63.913|    52.90%|   0:00:01.0| 3522.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.090|   -2.090| -63.221|  -63.221|    52.90%|   0:00:15.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.090|   -2.090| -63.206|  -63.206|    52.90%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.083|   -2.083| -63.163|  -63.163|    52.92%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.082|   -2.082| -63.160|  -63.160|    52.92%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.082|   -2.082| -63.158|  -63.158|    52.92%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.080|   -2.080| -63.069|  -63.069|    52.94%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.080|   -2.080| -63.046|  -63.046|    52.94%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.075|   -2.075| -63.040|  -63.040|    52.95%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.073|   -2.073| -62.971|  -62.971|    53.00%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.070|   -2.070| -62.851|  -62.851|    53.03%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.070|   -2.070| -62.851|  -62.851|    53.03%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.070|   -2.070| -62.820|  -62.820|    53.05%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.068|   -2.068| -62.822|  -62.822|    53.08%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.068|   -2.068| -62.820|  -62.820|    53.09%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.064|   -2.064| -62.838|  -62.838|    53.11%|   0:00:00.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.064|   -2.064| -62.801|  -62.801|    53.11%|   0:00:01.0| 3560.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.703|  -62.703|    53.14%|   0:00:04.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -62.690|  -62.690|    53.14%|   0:00:00.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.061|   -2.061| -62.686|  -62.686|    53.14%|   0:00:00.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.060|   -2.060| -62.697|  -62.697|    53.19%|   0:00:01.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.058|   -2.058| -62.692|  -62.692|    53.19%|   0:00:00.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.058|   -2.058| -62.597|  -62.597|    53.23%|   0:00:05.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.057|   -2.057| -62.553|  -62.553|    53.25%|   0:00:01.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.057|   -2.057| -62.553|  -62.553|    53.25%|   0:00:00.0| 3614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.059|   -2.059| -62.499|  -62.499|    53.26%|   0:00:04.0| 3663.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.056|   -2.056| -62.474|  -62.474|    53.26%|   0:00:00.0| 3663.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.053|   -2.053| -62.465|  -62.465|    53.26%|   0:00:00.0| 3663.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.049|   -2.049| -62.390|  -62.390|    53.33%|   0:00:05.0| 3679.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -62.386|  -62.386|    53.33%|   0:00:00.0| 3679.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.047|   -2.047| -62.317|  -62.317|    53.36%|   0:00:01.0| 3679.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.045|   -2.045| -62.293|  -62.293|    53.38%|   0:00:03.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.044|   -2.044| -62.224|  -62.224|    53.42%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.044|   -2.044| -62.223|  -62.223|    53.42%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.042|   -2.042| -62.268|  -62.268|    53.43%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.039|   -2.039| -62.176|  -62.176|    53.46%|   0:00:05.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.039|   -2.039| -62.163|  -62.163|    53.46%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.039|   -2.039| -62.159|  -62.159|    53.53%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.037|   -2.037| -62.124|  -62.124|    53.53%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.037|   -2.037| -62.119|  -62.119|    53.53%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -62.081|  -62.081|    53.56%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -62.081|  -62.081|    53.56%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -62.048|  -62.048|    53.60%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.034|   -2.034| -62.102|  -62.102|    53.63%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.033|   -2.033| -62.077|  -62.077|    53.66%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.033|   -2.033| -62.077|  -62.077|    53.66%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.032|   -2.032| -62.010|  -62.010|    53.68%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.032|   -2.032| -62.009|  -62.009|    53.68%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.033|   -2.033| -61.953|  -61.953|    53.71%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.030|   -2.030| -61.914|  -61.914|    53.72%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.029|   -2.029| -61.895|  -61.895|    53.73%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.028|   -2.028| -61.894|  -61.894|    53.74%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.027|   -2.027| -61.916|  -61.916|    53.77%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.027|   -2.027| -61.898|  -61.898|    53.77%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.028|   -2.028| -61.892|  -61.892|    53.78%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.029|   -2.029| -61.888|  -61.888|    53.78%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.027|   -2.027| -61.897|  -61.897|    53.79%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.025|   -2.025| -61.899|  -61.899|    53.80%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.030|   -2.030| -61.984|  -61.984|    54.13%|   0:00:17.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.030|   -2.030| -61.925|  -61.925|    54.15%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.029|   -2.029| -61.896|  -61.896|    54.15%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -61.895|  -61.895|    54.15%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.026|   -2.026| -61.887|  -61.887|    54.15%|   0:00:04.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.026|   -2.026| -61.874|  -61.874|    54.16%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.025|   -2.025| -61.866|  -61.866|    54.17%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.024|   -2.024| -61.853|  -61.853|    54.18%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -61.850|  -61.850|    54.18%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -61.832|  -61.832|    54.20%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -61.834|  -61.834|    54.35%|   0:00:14.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.023|   -2.023| -61.814|  -61.814|    54.36%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.024|   -2.024| -61.779|  -61.779|    54.37%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -61.768|  -61.768|    54.37%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.021|   -2.021| -61.717|  -61.717|    54.39%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.020|   -2.020| -61.717|  -61.717|    54.39%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.020|   -2.020| -61.715|  -61.715|    54.39%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.020|   -2.020| -61.691|  -61.691|    54.40%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.020|   -2.020| -61.695|  -61.695|    54.40%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.019|   -2.019| -61.704|  -61.704|    54.58%|   0:00:09.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.019|   -2.019| -61.693|  -61.693|    54.57%|   0:00:04.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.019|   -2.019| -61.690|  -61.690|    54.57%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.017|   -2.017| -61.667|  -61.667|    54.59%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.017|   -2.017| -61.654|  -61.654|    54.59%|   0:00:03.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.020|   -2.020| -61.631|  -61.631|    54.60%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.016|   -2.016| -61.610|  -61.610|    54.61%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.016|   -2.016| -61.610|  -61.610|    54.61%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.014|   -2.014| -61.599|  -61.599|    54.64%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.014|   -2.014| -61.598|  -61.598|    54.64%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -61.550|  -61.550|    54.65%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -61.549|  -61.549|    54.65%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.012|   -2.012| -61.547|  -61.547|    54.67%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.011|   -2.011| -61.544|  -61.544|    54.67%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.012|   -2.012| -61.527|  -61.527|    54.70%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.010|   -2.010| -61.521|  -61.521|    54.72%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.009|   -2.009| -61.566|  -61.566|    54.76%|   0:00:04.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.012|   -2.012| -61.550|  -61.550|    54.86%|   0:00:05.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.009|   -2.009| -61.558|  -61.558|    54.86%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -61.532|  -61.532|    54.87%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -61.526|  -61.526|    54.87%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.005|   -2.005| -61.604|  -61.604|    54.93%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.005|   -2.005| -61.601|  -61.601|    54.93%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -61.602|  -61.602|    54.95%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.004|   -2.004| -61.593|  -61.593|    54.94%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.003|   -2.003| -61.560|  -61.560|    54.96%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -61.654|  -61.654|    55.25%|   0:00:09.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -61.638|  -61.638|    55.25%|   0:00:00.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -61.717|  -61.717|    55.32%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:18 real=0:03:03 mem=3842.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -2.007|   0.000|  -61.717|    55.32%|   0:00:00.0| 3842.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_22_/D               |
|   0.010|   -2.007|   0.000|  -61.717|    55.32%|   0:00:01.0| 3842.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.018|   -2.007|   0.000|  -61.717|    55.33%|   0:00:00.0| 3842.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_77_/D           |
|   0.018|   -2.007|   0.000|  -61.717|    55.33%|   0:00:00.0| 3842.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_77_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=3842.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:20 real=0:03:04 mem=3842.3M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.007|-61.700|
|HEPG      |-2.007|-61.717|
|All Paths |-2.007|-61.717|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.007 TNS Slack -61.717 Density 55.33
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:34.6/0:19:55.3 (3.6), mem = 3842.3M
(I,S,L,T): WC_VIEW: 50.2144, 31.3352, 1.4028, 82.9524
Reclaim Optimization WNS Slack -2.007  TNS Slack -61.717 Density 55.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.33%|        -|  -2.007| -61.717|   0:00:00.0| 3842.3M|
|    55.26%|      108|  -2.007| -61.508|   0:00:02.0| 3842.3M|
|    54.78%|     1713|  -1.982| -60.917|   0:00:14.0| 3842.3M|
|    54.78%|        9|  -1.982| -60.917|   0:00:00.0| 3842.3M|
|    54.78%|        0|  -1.982| -60.917|   0:00:00.0| 3842.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.982  TNS Slack -60.917 Density 54.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 468 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:49.3) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 49.4584, 30.7326, 1.38052, 81.5715
*** AreaOpt [finish] : cpu/real = 0:00:49.6/0:00:18.4 (2.7), totSession cpu/real = 1:12:24.2/0:20:13.7 (3.6), mem = 3842.3M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:19, mem=3631.33M, totSessionCpu=1:12:24).
*** Starting refinePlace (1:12:25 mem=3631.3M) ***
Total net bbox length = 5.012e+05 (2.382e+05 2.630e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 15192 insts, mean move: 11.16 um, max move: 70.40 um
	Max move on inst (normalizer_inst/FE_RC_657_0): (260.80, 371.80) --> (239.00, 420.40)
	Runtime: CPU: 0:00:17.7 REAL: 0:00:07.0 MEM: 3651.5MB
Move report: Detail placement moves 9612 insts, mean move: 0.48 um, max move: 5.40 um
	Max move on inst (normalizer_inst/U1833): (393.80, 274.60) --> (395.60, 278.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3651.5MB
Summary Report:
Instances move: 16135 (out of 41009 movable)
Instances flipped: 9
Mean displacement: 10.57 um
Max displacement: 70.00 um (Instance: normalizer_inst/FE_RC_657_0) (260.8, 371.8) -> (239.4, 420.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.110e+05 (2.444e+05 2.666e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:19.1 REAL: 0:00:07.0 MEM: 3651.5MB
*** Finished refinePlace (1:12:44 mem=3651.5M) ***
Finished re-routing un-routed nets (0:00:00.4 3651.5M)


Density : 0.5478
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.3 real=0:00:09.0 mem=3651.5M) ***
** GigaOpt Optimizer WNS Slack -2.174 TNS Slack -62.713 Density 54.78
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.174|-62.696|
|HEPG      |-2.174|-62.713|
|All Paths |-2.174|-62.713|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.174|   -2.174| -62.713|  -62.713|    54.78%|   0:00:00.0| 3651.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.041|   -2.041| -62.266|  -62.266|    54.79%|   0:00:10.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.041|   -2.041| -62.244|  -62.244|    54.79%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.033|   -2.033| -62.217|  -62.217|    54.80%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.033|   -2.033| -62.208|  -62.208|    54.79%|   0:00:02.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.030|   -2.030| -62.122|  -62.122|    54.81%|   0:00:01.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.030|   -2.030| -62.110|  -62.110|    54.81%|   0:00:01.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.030|   -2.030| -62.102|  -62.102|    54.84%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.024|   -2.024| -62.073|  -62.073|    54.84%|   0:00:01.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.024|   -2.024| -62.058|  -62.058|    54.84%|   0:00:02.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.028|   -2.028| -62.034|  -62.034|    54.85%|   0:00:01.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.028|   -2.028| -62.037|  -62.037|    54.86%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.024|   -2.024| -62.015|  -62.015|    54.86%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.036|   -2.036| -61.996|  -61.996|    55.02%|   0:00:05.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.025|   -2.025| -61.968|  -61.968|    55.03%|   0:00:00.0| 3708.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.024|   -2.024| -61.979|  -61.979|    55.03%|   0:00:04.0| 3702.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.023|   -2.023| -61.943|  -61.943|    55.03%|   0:00:02.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.019|   -2.019| -61.919|  -61.919|    55.04%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.019|   -2.019| -61.914|  -61.914|    55.03%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.013|   -2.013| -61.872|  -61.872|    55.05%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.013|   -2.013| -61.853|  -61.853|    55.04%|   0:00:03.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.012|   -2.012| -61.727|  -61.727|    55.07%|   0:00:00.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.009|   -2.009| -61.714|  -61.714|    55.07%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.007|   -2.007| -61.696|  -61.696|    55.07%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.007|   -2.007| -61.642|  -61.642|    55.11%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.004|   -2.004| -61.817|  -61.817|    55.13%|   0:00:00.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.003|   -2.003| -61.784|  -61.784|    55.13%|   0:00:02.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.004|   -2.004| -61.769|  -61.769|    55.17%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.000|   -2.000| -61.740|  -61.740|    55.19%|   0:00:00.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.000|   -2.000| -61.737|  -61.737|    55.19%|   0:00:03.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.998|   -1.998| -61.673|  -61.673|    55.24%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.997|   -1.997| -61.645|  -61.645|    55.26%|   0:00:02.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.995|   -1.995| -61.627|  -61.627|    55.27%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.995|   -1.995| -61.624|  -61.624|    55.27%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.992|   -1.992| -61.605|  -61.605|    55.30%|   0:00:00.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.992|   -1.992| -61.601|  -61.601|    55.30%|   0:00:03.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.992|   -1.992| -61.583|  -61.583|    55.37%|   0:00:02.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.992|   -1.992| -61.566|  -61.566|    55.39%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.992|   -1.992| -61.563|  -61.563|    55.39%|   0:00:00.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.000|   -2.000| -61.691|  -61.691|    55.96%|   0:00:11.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.000|   -2.000| -61.691|  -61.691|    55.96%|   0:00:01.0| 3861.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:58 real=0:01:07 mem=3861.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -2.000|   0.000|  -61.691|    55.96%|   0:00:00.0| 3861.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|   0.013|   -2.000|   0.000|  -61.691|    55.96%|   0:00:01.0| 3899.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.019|   -2.000|   0.000|  -61.691|    55.97%|   0:00:00.0| 3899.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.019|   -2.000|   0.000|  -61.691|    55.97%|   0:00:00.0| 3899.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3899.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:59 real=0:01:08 mem=3899.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-2.000|-61.674|
|HEPG      |-2.000|-61.691|
|All Paths |-2.000|-61.691|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.000 TNS Slack -61.691 Density 55.97
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:18:48.6/0:21:32.3 (3.7), mem = 3899.8M
(I,S,L,T): WC_VIEW: 51.1756, 32.4365, 1.42544, 85.0375
Reclaim Optimization WNS Slack -2.000  TNS Slack -61.691 Density 55.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.97%|        -|  -2.000| -61.691|   0:00:00.0| 3899.8M|
|    55.93%|       57|  -2.000| -61.567|   0:00:02.0| 3899.8M|
|    55.48%|     1661|  -1.978| -60.994|   0:00:13.0| 3899.8M|
|    55.48%|       12|  -1.978| -60.981|   0:00:01.0| 3899.8M|
|    55.48%|        0|  -1.978| -60.981|   0:00:00.0| 3899.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.978  TNS Slack -60.981 Density 55.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 503 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.2) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 50.4695, 31.8908, 1.40518, 83.7655
*** AreaOpt [finish] : cpu/real = 0:00:43.5/0:00:18.1 (2.4), totSession cpu/real = 1:19:32.1/0:21:50.4 (3.6), mem = 3899.8M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:18, mem=3708.78M, totSessionCpu=1:19:32).
*** Starting refinePlace (1:19:33 mem=3708.8M) ***
Total net bbox length = 5.125e+05 (2.451e+05 2.674e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3708.8MB
Move report: Detail placement moves 7758 insts, mean move: 0.61 um, max move: 4.80 um
	Max move on inst (normalizer_inst/U13063): (355.60, 485.20) --> (358.60, 483.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3716.9MB
Summary Report:
Instances move: 7758 (out of 41113 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 4.80 um (Instance: normalizer_inst/U13063) (355.6, 485.2) -> (358.6, 483.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.147e+05 (2.467e+05 2.680e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3716.9MB
*** Finished refinePlace (1:19:34 mem=3716.9M) ***
Finished re-routing un-routed nets (0:00:00.0 3716.9M)


Density : 0.5548
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3716.9M) ***
** GigaOpt Optimizer WNS Slack -1.980 TNS Slack -61.049 Density 55.48
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.980|-61.032|
|HEPG      |-1.980|-61.049|
|All Paths |-1.980|-61.049|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.980|   -1.980| -61.049|  -61.049|    55.48%|   0:00:00.0| 3716.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.982|   -1.982| -61.116|  -61.116|    55.95%|   0:00:40.0| 4141.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
|  -1.981|   -1.981| -61.075|  -61.075|    55.97%|   0:00:01.0| 4141.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
|  -1.982|   -1.982| -61.066|  -61.066|    55.98%|   0:00:00.0| 4141.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
|  -1.982|   -1.982| -61.064|  -61.064|    55.98%|   0:00:00.0| 4141.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.514999)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.950|   -1.950| -63.956|  -63.956|    55.98%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.942|   -1.942| -63.702|  -63.702|    55.98%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.934|   -1.934| -63.260|  -63.260|    55.98%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.928|   -1.928| -63.104|  -63.104|    55.98%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.924|   -1.924| -63.065|  -63.065|    55.98%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.923|   -1.923| -62.987|  -62.987|    55.97%|   0:00:06.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.922|   -1.922| -62.925|  -62.925|    55.97%|   0:00:04.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.916|   -1.916| -62.567|  -62.567|    55.98%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.913|   -1.913| -62.382|  -62.382|    55.98%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.913|   -1.913| -62.373|  -62.373|    55.98%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.912|   -1.912| -62.338|  -62.338|    55.99%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.908|   -1.908| -62.222|  -62.222|    56.00%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.906|   -1.906| -62.195|  -62.195|    56.00%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.905|   -1.905| -62.175|  -62.175|    56.00%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -62.110|  -62.110|    56.01%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.900|   -1.900| -62.082|  -62.082|    56.01%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.897|   -1.897| -62.069|  -62.069|    56.03%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.895|   -1.895| -61.944|  -61.944|    56.04%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.891|   -1.891| -61.893|  -61.893|    56.04%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -61.834|  -61.834|    56.03%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -61.827|  -61.827|    56.03%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.890|   -1.890| -61.717|  -61.717|    56.05%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.888|   -1.888| -61.605|  -61.605|    56.05%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.885|   -1.885| -61.575|  -61.575|    56.05%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.885|   -1.885| -61.572|  -61.572|    56.05%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.884|   -1.884| -61.443|  -61.443|    56.06%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.881|   -1.881| -61.344|  -61.344|    56.07%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.881|   -1.881| -61.343|  -61.343|    56.07%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.878|   -1.878| -61.279|  -61.279|    56.08%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.878|   -1.878| -61.257|  -61.257|    56.08%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.878|   -1.878| -61.201|  -61.201|    56.08%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -61.159|  -61.159|    56.10%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.874|   -1.874| -61.114|  -61.114|    56.10%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.875|   -1.875| -61.107|  -61.107|    56.11%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.874|   -1.874| -61.089|  -61.089|    56.12%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.874|   -1.874| -61.085|  -61.085|    56.15%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.874|   -1.874| -60.223|  -60.223|    56.18%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.859|   -1.859| -60.061|  -60.061|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.847|   -1.847| -59.924|  -59.924|    56.18%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.845|   -1.845| -59.572|  -59.572|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.842|   -1.842| -59.529|  -59.529|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.836|   -1.836| -59.359|  -59.359|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.830|   -1.830| -59.128|  -59.128|    56.18%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.826|   -1.826| -58.985|  -58.985|    56.18%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.825|   -1.825| -58.855|  -58.855|    56.19%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.823|   -1.823| -58.703|  -58.703|    56.19%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.821|   -1.821| -58.657|  -58.657|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.818|   -1.818| -58.538|  -58.538|    56.18%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.814|   -1.814| -58.440|  -58.440|    56.18%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.812|   -1.812| -58.376|  -58.376|    56.18%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.812|   -1.812| -58.374|  -58.374|    56.18%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.804|   -1.804| -58.011|  -58.011|    56.19%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.803|   -1.803| -57.950|  -57.950|    56.19%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.800|   -1.800| -57.836|  -57.836|    56.25%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.799|   -1.799| -57.786|  -57.786|    56.25%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.798|   -1.798| -57.781|  -57.781|    56.29%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.796|   -1.796| -57.757|  -57.757|    56.29%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.796|   -1.796| -57.725|  -57.725|    56.29%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.795|   -1.795| -57.658|  -57.658|    56.30%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.795|   -1.795| -57.625|  -57.625|    56.30%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.795|   -1.795| -57.590|  -57.590|    56.31%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -1.790| -57.535|  -57.535|    56.31%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -1.790| -57.518|  -57.518|    56.31%|   0:00:02.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -1.790| -57.475|  -57.475|    56.33%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.788|   -1.788| -57.396|  -57.396|    56.35%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.788|   -1.788| -57.396|  -57.396|    56.35%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.786|   -1.786| -57.324|  -57.324|    56.37%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.785|   -1.785| -57.329|  -57.329|    56.37%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -1.790| -57.406|  -57.406|    56.70%|   0:00:07.0| 4141.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.789|   -1.789| -57.388|  -57.388|    56.70%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.788|   -1.788| -57.391|  -57.391|    56.71%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.788|   -1.788| -57.350|  -57.350|    56.70%|   0:00:01.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.788|   -1.788| -57.350|  -57.350|    56.70%|   0:00:00.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.789|   -1.789| -57.385|  -57.385|    56.80%|   0:00:03.0| 4141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:45 real=0:01:58 mem=4141.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.789|   0.000|  -57.385|    56.80%|   0:00:00.0| 4141.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|   0.013|   -1.789|   0.000|  -57.385|    56.81%|   0:00:01.0| 4141.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_3_/D            |
|   0.019|   -1.789|   0.000|  -57.385|    56.81%|   0:00:00.0| 4141.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.019|   -1.789|   0.000|  -57.385|    56.81%|   0:00:00.0| 4141.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=4141.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:47 real=0:01:59 mem=4141.8M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.789|-57.368|
|HEPG      |-1.789|-57.385|
|All Paths |-1.789|-57.385|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.789 TNS Slack -57.385 Density 56.81
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:30:22.7/0:23:52.4 (3.8), mem = 4141.8M
(I,S,L,T): WC_VIEW: 52.2179, 33.5496, 1.45483, 87.2224
Reclaim Optimization WNS Slack -1.789  TNS Slack -57.385 Density 56.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.81%|        -|  -1.789| -57.385|   0:00:00.0| 4141.8M|
|    56.77%|       57|  -1.789| -57.270|   0:00:02.0| 4141.8M|
|    56.27%|     1802|  -1.773| -56.658|   0:00:11.0| 4141.8M|
|    56.26%|       10|  -1.773| -56.658|   0:00:00.0| 4141.8M|
|    56.26%|        0|  -1.773| -56.658|   0:00:01.0| 4141.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.773  TNS Slack -56.658 Density 56.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 547 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.0) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 51.4859, 32.9925, 1.43177, 85.9102
*** AreaOpt [finish] : cpu/real = 0:00:40.3/0:00:15.9 (2.5), totSession cpu/real = 1:31:03.0/0:24:08.3 (3.8), mem = 4141.8M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3844.80M, totSessionCpu=1:31:03).
*** Starting refinePlace (1:31:04 mem=3844.8M) ***
Total net bbox length = 5.196e+05 (2.489e+05 2.706e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 8880 insts, mean move: 8.72 um, max move: 117.80 um
	Max move on inst (normalizer_inst/FE_OCPC3037_sum_13): (370.00, 274.60) --> (372.60, 389.80)
	Runtime: CPU: 0:00:14.5 REAL: 0:00:06.0 MEM: 3862.7MB
Move report: Detail placement moves 9604 insts, mean move: 0.54 um, max move: 5.40 um
	Max move on inst (normalizer_inst/U11556): (286.40, 469.00) --> (290.00, 470.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3862.7MB
Summary Report:
Instances move: 13665 (out of 41433 movable)
Instances flipped: 10
Mean displacement: 5.91 um
Max displacement: 117.80 um (Instance: normalizer_inst/FE_OCPC3037_sum_13) (370, 274.6) -> (372.6, 389.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 5.246e+05 (2.514e+05 2.731e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:16.0 REAL: 0:00:08.0 MEM: 3862.7MB
*** Finished refinePlace (1:31:20 mem=3862.7M) ***
Finished re-routing un-routed nets (0:00:00.2 3862.8M)


Density : 0.5626
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.9 real=0:00:09.0 mem=3862.8M) ***
** GigaOpt Optimizer WNS Slack -1.827 TNS Slack -57.996 Density 56.26
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.827|-57.979|
|HEPG      |-1.827|-57.996|
|All Paths |-1.827|-57.996|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.827|   -1.827| -57.996|  -57.996|    56.26%|   0:00:00.0| 3862.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.780|   -1.780| -57.094|  -57.094|    56.26%|   0:00:27.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.777|   -1.777| -56.937|  -56.937|    56.31%|   0:00:01.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.777|   -1.777| -56.925|  -56.925|    56.31%|   0:00:04.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.726|  -56.726|    56.35%|   0:00:01.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.772|   -1.772| -56.698|  -56.698|    56.39%|   0:00:06.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.769|   -1.769| -56.603|  -56.603|    56.42%|   0:00:01.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.769|   -1.769| -56.602|  -56.602|    56.42%|   0:00:01.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -56.570|  -56.570|    56.45%|   0:00:02.0| 3939.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.766|   -1.766| -56.568|  -56.568|    56.46%|   0:00:06.0| 4028.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.765| -56.534|  -56.534|    56.46%|   0:00:00.0| 4028.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.763|   -1.763| -56.550|  -56.550|    56.52%|   0:00:06.0| 4066.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.762|   -1.762| -56.438|  -56.438|    56.57%|   0:00:02.0| 4066.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.762|   -1.762| -56.437|  -56.437|    56.57%|   0:00:00.0| 4066.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.761|   -1.761| -56.441|  -56.441|    56.60%|   0:00:03.0| 4066.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.762|   -1.762| -56.436|  -56.436|    56.62%|   0:00:01.0| 4066.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -56.605|  -56.605|    56.97%|   0:00:14.0| 4061.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.766|   -1.766| -56.592|  -56.592|    56.98%|   0:00:01.0| 4061.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -56.589|  -56.589|    56.98%|   0:00:01.0| 4061.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -56.589|  -56.589|    56.99%|   0:00:00.0| 4061.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -56.588|  -56.588|    56.98%|   0:00:00.0| 4061.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -56.613|  -56.613|    57.16%|   0:00:12.0| 4061.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.766|   -1.766| -56.613|  -56.613|    57.16%|   0:00:00.0| 4061.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:05 real=0:01:29 mem=4061.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.766|   0.000|  -56.613|    57.16%|   0:00:00.0| 4061.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|   0.013|   -1.766|   0.000|  -56.613|    57.17%|   0:00:01.0| 4061.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.019|   -1.766|   0.000|  -56.613|    57.17%|   0:00:00.0| 4061.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.019|   -1.766|   0.000|  -56.613|    57.17%|   0:00:00.0| 4061.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=4061.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:07 real=0:01:30 mem=4061.9M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.766|-56.596|
|HEPG      |-1.766|-56.613|
|All Paths |-1.766|-56.613|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.766 TNS Slack -56.613 Density 57.17
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:29.5/0:25:48.2 (3.8), mem = 4061.9M
(I,S,L,T): WC_VIEW: 52.6584, 34.1273, 1.46753, 88.2533
Reclaim Optimization WNS Slack -1.766  TNS Slack -56.613 Density 57.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.17%|        -|  -1.766| -56.613|   0:00:00.0| 4061.9M|
|    57.14%|       45|  -1.766| -56.617|   0:00:01.0| 4061.9M|
|    56.69%|     1719|  -1.749| -56.062|   0:00:13.0| 4061.9M|
|    56.69%|       11|  -1.749| -56.062|   0:00:00.0| 4061.9M|
|    56.69%|        0|  -1.749| -56.062|   0:00:00.0| 4061.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.749  TNS Slack -56.062 Density 56.69
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 555 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.0) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 52.0111, 33.5927, 1.44748, 87.0513
*** AreaOpt [finish] : cpu/real = 0:00:43.3/0:00:16.8 (2.6), totSession cpu/real = 1:39:12.8/0:26:05.0 (3.8), mem = 4061.9M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3898.87M, totSessionCpu=1:39:13).
*** Starting refinePlace (1:39:13 mem=3898.9M) ***
Total net bbox length = 5.259e+05 (2.521e+05 2.738e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3898.9MB
Move report: Detail placement moves 7586 insts, mean move: 0.57 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U2068): (397.60, 422.20) --> (400.40, 420.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3907.1MB
Summary Report:
Instances move: 7586 (out of 41428 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 4.60 um (Instance: normalizer_inst/U2068) (397.6, 422.2) -> (400.4, 420.4)
	Length: 29 sites, height: 1 rows, site name: core, cell type: NR3D4
Total net bbox length = 5.276e+05 (2.534e+05 2.743e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3907.1MB
*** Finished refinePlace (1:39:15 mem=3907.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3907.1M)


Density : 0.5669
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3907.1M) ***
** GigaOpt Optimizer WNS Slack -1.749 TNS Slack -56.072 Density 56.69
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.749|-56.055|
|HEPG      |-1.749|-56.072|
|All Paths |-1.749|-56.072|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.749|   -1.749| -56.072|  -56.072|    56.69%|   0:00:00.0| 3907.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.749|   -1.749| -55.988|  -55.988|    56.74%|   0:00:29.0| 4415.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.743|   -1.743| -55.900|  -55.900|    56.77%|   0:00:01.0| 4415.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.758|   -1.758| -56.213|  -56.213|    57.22%|   0:00:49.0| 4413.3M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.758|   -1.758| -56.139|  -56.139|    57.22%|   0:00:01.0| 4413.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.761|   -1.761| -56.207|  -56.207|    57.38%|   0:00:07.0| 4413.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:18 real=0:01:27 mem=4413.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.761|   0.000|  -56.207|    57.38%|   0:00:01.0| 4413.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|   0.012|   -1.761|   0.000|  -56.207|    57.39%|   0:00:00.0| 4413.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_29_/D               |
|   0.019|   -1.761|   0.000|  -56.207|    57.39%|   0:00:00.0| 4413.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.019|   -1.761|   0.000|  -56.207|    57.39%|   0:00:00.0| 4413.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=4413.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:20 real=0:01:28 mem=4413.3M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.761|-56.190|
|HEPG      |-1.761|-56.207|
|All Paths |-1.761|-56.207|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.761 TNS Slack -56.207 Density 57.39
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:48:36.4/0:27:35.5 (3.9), mem = 4413.3M
(I,S,L,T): WC_VIEW: 52.7702, 34.4976, 1.47198, 88.7398
Reclaim Optimization WNS Slack -1.761  TNS Slack -56.207 Density 57.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.39%|        -|  -1.761| -56.207|   0:00:00.0| 4413.3M|
|    57.37%|       29|  -1.760| -56.181|   0:00:02.0| 4413.3M|
|    56.94%|     1617|  -1.738| -55.727|   0:00:11.0| 4413.3M|
|    56.94%|        8|  -1.738| -55.727|   0:00:00.0| 4413.3M|
|    56.94%|        0|  -1.738| -55.727|   0:00:00.0| 4413.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.738  TNS Slack -55.727 Density 56.94
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 566 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.7) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 52.1645, 33.9943, 1.45312, 87.6118
*** AreaOpt [finish] : cpu/real = 0:00:42.0/0:00:16.2 (2.6), totSession cpu/real = 1:49:18.4/0:27:51.8 (3.9), mem = 4413.3M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:17, mem=4067.35M, totSessionCpu=1:49:18).
*** Starting refinePlace (1:49:19 mem=4067.4M) ***
Total net bbox length = 5.296e+05 (2.541e+05 2.754e+05) (ext = 2.467e+04)
Move report: Timing Driven Placement moves 8635 insts, mean move: 16.43 um, max move: 80.20 um
	Max move on inst (normalizer_inst/FE_RC_2012_0): (347.60, 424.00) --> (301.60, 458.20)
	Runtime: CPU: 0:00:16.4 REAL: 0:00:08.0 MEM: 4085.2MB
Move report: Detail placement moves 10009 insts, mean move: 1.03 um, max move: 12.40 um
	Max move on inst (normalizer_inst/FE_RC_1898_0): (500.40, 332.20) --> (512.80, 332.20)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:03.0 MEM: 4085.2MB
Summary Report:
Instances move: 13425 (out of 41649 movable)
Instances flipped: 3374
Mean displacement: 11.03 um
Max displacement: 83.00 um (Instance: normalizer_inst/FE_RC_2012_0) (347.6, 424) -> (298.8, 458.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 5.209e+05 (2.428e+05 2.781e+05) (ext = 2.467e+04)
Runtime: CPU: 0:00:23.0 REAL: 0:00:11.0 MEM: 4085.2MB
*** Finished refinePlace (1:49:42 mem=4085.2M) ***
Finished re-routing un-routed nets (0:00:00.3 4085.2M)


Density : 0.5694
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.7 real=0:00:13.0 mem=4085.2M) ***
** GigaOpt Optimizer WNS Slack -1.805 TNS Slack -56.486 Density 56.94
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.805|   -1.805| -56.486|  -56.486|    56.94%|   0:00:00.0| 4085.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.781|   -1.781| -56.606|  -56.606|    56.98%|   0:00:09.0| 4123.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.774|   -1.774| -56.575|  -56.575|    56.98%|   0:00:00.0| 4123.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.774|   -1.774| -56.478|  -56.478|    56.98%|   0:00:02.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -56.516|  -56.516|    56.99%|   0:00:02.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -56.502|  -56.502|    56.99%|   0:00:00.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.499|  -56.499|    57.00%|   0:00:01.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.492|  -56.492|    57.00%|   0:00:00.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.470|  -56.470|    57.00%|   0:00:00.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.460|  -56.460|    57.01%|   0:00:01.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.453|  -56.453|    57.01%|   0:00:00.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -56.453|  -56.453|    57.01%|   0:00:00.0| 4142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:16 real=0:00:15.0 mem=4142.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.771|   0.000|  -56.453|    57.01%|   0:00:01.0| 4142.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_22_/D               |
|   0.009|   -1.771|   0.000|  -56.453|    57.01%|   0:00:00.0| 4142.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_53_/D           |
|   0.017|   -1.771|   0.000|  -56.453|    57.01%|   0:00:00.0| 4142.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_46_/D           |
|   0.017|   -1.771|   0.000|  -56.453|    57.01%|   0:00:00.0| 4142.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_46_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=4142.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:00:16.0 mem=4142.5M) ***
*** Starting refinePlace (1:51:04 mem=4142.5M) ***
Total net bbox length = 5.219e+05 (2.433e+05 2.786e+05) (ext = 2.466e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4142.5MB
Summary Report:
Instances move: 0 (out of 41707 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.219e+05 (2.433e+05 2.786e+05) (ext = 2.466e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4142.5MB
*** Finished refinePlace (1:51:05 mem=4142.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4142.5M)


Density : 0.5701
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=4142.5M) ***
** GigaOpt Optimizer WNS Slack -1.771 TNS Slack -56.453 Density 57.01
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.771|-56.436|
|HEPG      |-1.771|-56.453|
|All Paths |-1.771|-56.453|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 578 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:21:08 real=0:17:38 mem=4142.5M) ***

(I,S,L,T): WC_VIEW: 52.2868, 34.0125, 1.45583, 87.7552
*** SetupOpt [finish] : cpu/real = 1:21:20.7/0:17:50.1 (4.6), totSession cpu/real = 1:51:07.5/0:28:25.2 (3.9), mem = 3934.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.771
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:08.1/0:28:25.8 (3.9), mem = 3553.5M
(I,S,L,T): WC_VIEW: 52.2868, 34.0125, 1.45583, 87.7552
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.771 TNS Slack -56.453 Density 57.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate |-0.014| -0.017|
|reg2reg   |-1.771|-56.436|
|HEPG      |-1.771|-56.453|
|All Paths |-1.771|-56.453|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.771|   -1.771| -56.453|  -56.453|    57.01%|   0:00:00.0| 3764.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.755|   -1.755| -56.073|  -56.073|    57.05%|   0:00:23.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -56.249|  -56.249|    57.08%|   0:00:05.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.751|   -1.751| -56.182|  -56.182|    57.07%|   0:00:03.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -56.129|  -56.129|    57.11%|   0:00:04.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -56.128|  -56.128|    57.10%|   0:00:02.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.748|   -1.748| -56.048|  -56.048|    57.12%|   0:00:01.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.744|   -1.744| -56.027|  -56.027|    57.16%|   0:00:05.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.744|   -1.744| -56.019|  -56.019|    57.15%|   0:00:02.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.745|   -1.745| -56.015|  -56.015|    57.18%|   0:00:01.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.744|   -1.744| -56.015|  -56.015|    57.18%|   0:00:00.0| 4222.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.745|   -1.745| -56.015|  -56.015|    57.19%|   0:00:04.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.745|   -1.745| -55.991|  -55.991|    57.19%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.745|   -1.745| -55.987|  -55.987|    57.20%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.745|   -1.745| -55.983|  -55.983|    57.20%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.745|   -1.745| -55.943|  -55.943|    57.21%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.745|   -1.745| -55.926|  -55.926|    57.21%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.745|   -1.745| -55.923|  -55.923|    57.21%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.745|   -1.745| -55.909|  -55.909|    57.21%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.890|  -55.890|    57.21%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.745|   -1.745| -55.829|  -55.829|    57.22%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.801|  -55.801|    57.22%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.791|  -55.791|    57.23%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.790|  -55.790|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.787|  -55.787|    57.23%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.745|   -1.745| -55.746|  -55.746|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.745|   -1.745| -55.717|  -55.717|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.745|   -1.745| -55.665|  -55.665|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.745|   -1.745| -55.619|  -55.619|    57.23%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.566|  -55.566|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.558|  -55.558|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.549|  -55.549|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.543|  -55.543|    57.23%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.498|  -55.498|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.494|  -55.494|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.476|  -55.476|    57.23%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.745|   -1.745| -55.422|  -55.422|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.745|   -1.745| -55.392|  -55.392|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.745|   -1.745| -55.358|  -55.358|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.745|   -1.745| -55.349|  -55.349|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.745|   -1.745| -55.311|  -55.311|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.745|   -1.745| -55.276|  -55.276|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.745|   -1.745| -55.235|  -55.235|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.745|   -1.745| -55.224|  -55.224|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.745|   -1.745| -55.215|  -55.215|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.745|   -1.745| -55.142|  -55.142|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.121|  -55.121|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.105|  -55.105|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.104|  -55.104|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.094|  -55.094|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.091|  -55.091|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.745|   -1.745| -55.059|  -55.059|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.745|   -1.745| -55.038|  -55.038|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.745|   -1.745| -55.034|  -55.034|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.745|   -1.745| -55.033|  -55.033|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.745|   -1.745| -55.033|  -55.033|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.745|   -1.745| -54.971|  -54.971|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.936|  -54.936|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.884|  -54.884|    57.24%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.864|  -54.864|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.855|  -54.855|    57.24%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.849|  -54.849|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.830|  -54.830|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.822|  -54.822|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.745|   -1.745| -54.787|  -54.787|    57.25%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.770|  -54.770|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.743|  -54.743|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.553|  -54.553|    57.25%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.512|  -54.512|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.461|  -54.461|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.455|  -54.455|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.745|   -1.745| -54.425|  -54.425|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.413|  -54.413|    57.25%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.394|  -54.394|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.353|  -54.353|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.350|  -54.350|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.346|  -54.346|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.343|  -54.343|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.745|   -1.745| -54.264|  -54.264|    57.25%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.745|   -1.745| -54.246|  -54.246|    57.25%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.745|   -1.745| -54.209|  -54.209|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.745|   -1.745| -54.205|  -54.205|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.745|   -1.745| -54.194|  -54.194|    57.26%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.745|   -1.745| -54.176|  -54.176|    57.26%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.745|   -1.745| -54.153|  -54.153|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.745|   -1.745| -54.150|  -54.150|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.745|   -1.745| -54.131|  -54.131|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.745|   -1.745| -54.109|  -54.109|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.745|   -1.745| -54.101|  -54.101|    57.26%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.745|   -1.745| -54.089|  -54.089|    57.26%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.745|   -1.745| -54.076|  -54.076|    57.27%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.745|   -1.745| -54.068|  -54.068|    57.27%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.745|   -1.745| -53.915|  -53.915|    57.27%|   0:00:02.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.745|   -1.745| -53.819|  -53.819|    57.27%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.745|   -1.745| -53.785|  -53.785|    57.27%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.745|   -1.745| -53.783|  -53.783|    57.27%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.745|   -1.745| -53.781|  -53.781|    57.27%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.745|   -1.745| -53.712|  -53.712|    57.27%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.697|  -53.697|    57.27%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.605|  -53.605|    57.27%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.473|  -53.473|    57.27%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.450|  -53.450|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.429|  -53.429|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.393|  -53.393|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.387|  -53.387|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.370|  -53.370|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.353|  -53.353|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.340|  -53.340|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.297|  -53.297|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.294|  -53.294|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.222|  -53.222|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.176|  -53.176|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.138|  -53.138|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.134|  -53.134|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.134|  -53.134|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.745|   -1.745| -53.129|  -53.129|    57.29%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.745|   -1.745| -53.112|  -53.112|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.745|   -1.745| -53.071|  -53.071|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -1.745|   -1.745| -53.060|  -53.060|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.745|   -1.745| -53.024|  -53.024|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.745|   -1.745| -52.976|  -52.976|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.745|   -1.745| -52.916|  -52.916|    57.28%|   0:00:02.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.745|   -1.745| -52.891|  -52.891|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.745|   -1.745| -52.853|  -52.853|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.745|   -1.745| -52.814|  -52.814|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.745|   -1.745| -52.770|  -52.770|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.745|   -1.745| -52.752|  -52.752|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.745|   -1.745| -52.727|  -52.727|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.745|   -1.745| -52.721|  -52.721|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.745|   -1.745| -52.714|  -52.714|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -1.745|   -1.745| -52.711|  -52.711|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.745|   -1.745| -52.680|  -52.680|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.745|   -1.745| -52.675|  -52.675|    57.28%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -1.745|   -1.745| -52.645|  -52.645|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -1.745|   -1.745| -52.631|  -52.631|    57.28%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -1.745|   -1.745| -52.618|  -52.618|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.745|   -1.745| -52.608|  -52.608|    57.29%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -1.745|   -1.745| -52.600|  -52.600|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__10_/D             |
|  -1.745|   -1.745| -52.584|  -52.584|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__10_/D             |
|  -1.745|   -1.745| -51.719|  -51.719|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.745|   -1.745| -51.208|  -51.208|    57.29%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.745|   -1.745| -50.677|  -50.677|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.745|   -1.745| -50.318|  -50.318|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.745|   -1.745| -49.895|  -49.895|    57.29%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.745|   -1.745| -49.671|  -49.671|    57.30%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.745|   -1.745| -49.657|  -49.657|    57.30%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.745|   -1.745| -49.651|  -49.651|    57.34%|   0:00:01.0| 4127.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.745|   -1.745| -49.651|  -49.651|    57.35%|   0:00:00.0| 4127.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:22 real=0:01:36 mem=4127.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:22 real=0:01:36 mem=4127.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.049|  0.000|
|reg2reg   |-1.745|-49.651|
|HEPG      |-1.745|-49.651|
|All Paths |-1.745|-49.651|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.745 TNS Slack -49.651 Density 57.35
*** Starting refinePlace (1:57:41 mem=4127.8M) ***
Total net bbox length = 5.244e+05 (2.449e+05 2.795e+05) (ext = 2.466e+04)
Move report: Timing Driven Placement moves 1732 insts, mean move: 5.59 um, max move: 30.00 um
	Max move on inst (normalizer_inst/FE_RC_2012_0): (298.80, 458.20) --> (301.80, 485.20)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:04.0 MEM: 4127.8MB
Move report: Detail placement moves 5899 insts, mean move: 0.99 um, max move: 16.20 um
	Max move on inst (normalizer_inst/FE_RC_2118_0): (406.00, 310.60) --> (422.20, 310.60)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:03.0 MEM: 4127.8MB
Summary Report:
Instances move: 6717 (out of 41745 movable)
Instances flipped: 497
Mean displacement: 2.23 um
Max displacement: 30.20 um (Instance: normalizer_inst/FE_RC_2012_0) (298.8, 458.2) -> (302, 485.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 5.240e+05 (2.438e+05 2.802e+05) (ext = 2.466e+04)
Runtime: CPU: 0:00:12.6 REAL: 0:00:07.0 MEM: 4127.8MB
*** Finished refinePlace (1:57:54 mem=4127.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4127.8M)


Density : 0.5735
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.3 real=0:00:08.0 mem=4127.8M) ***
** GigaOpt Optimizer WNS Slack -1.754 TNS Slack -49.693 Density 57.35
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.049|  0.000|
|reg2reg   |-1.754|-49.693|
|HEPG      |-1.754|-49.693|
|All Paths |-1.754|-49.693|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 643 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:37 real=0:01:46 mem=4127.8M) ***

(I,S,L,T): WC_VIEW: 52.743, 34.3446, 1.47235, 88.5599
*** SetupOpt [finish] : cpu/real = 0:06:47.9/0:01:55.5 (3.5), totSession cpu/real = 1:57:56.0/0:30:21.3 (3.9), mem = 3918.4M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:57.0/0:30:22.3 (3.9), mem = 3762.4M
(I,S,L,T): WC_VIEW: 52.743, 34.3446, 1.47235, 88.5599
Reclaim Optimization WNS Slack -1.754  TNS Slack -49.693 Density 57.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.35%|        -|  -1.754| -49.693|   0:00:00.0| 3762.4M|
|    57.35%|       82|  -1.754| -49.688|   0:00:01.0| 4067.6M|
|    57.30%|       78|  -1.754| -49.613|   0:00:02.0| 4067.6M|
|    56.83%|     1682|  -1.741| -49.990|   0:00:12.0| 4067.6M|
|    56.82%|       30|  -1.741| -49.983|   0:00:00.0| 4067.6M|
|    56.82%|        0|  -1.741| -49.983|   0:00:00.0| 4067.6M|
|    56.82%|        5|  -1.741| -49.983|   0:00:01.0| 4067.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.741  TNS Slack -49.983 Density 56.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:46.6) (real = 0:00:18.0) **
*** Starting refinePlace (1:58:44 mem=4067.6M) ***
Total net bbox length = 5.245e+05 (2.443e+05 2.802e+05) (ext = 2.466e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4067.6MB
Summary Report:
Instances move: 0 (out of 41667 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.245e+05 (2.443e+05 2.802e+05) (ext = 2.466e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4067.6MB
*** Finished refinePlace (1:58:46 mem=4067.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4067.6M)


Density : 0.5682
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=4067.6M) ***
(I,S,L,T): WC_VIEW: 52.0482, 33.7827, 1.44972, 87.2806
*** AreaOpt [finish] : cpu/real = 0:00:50.0/0:00:20.4 (2.5), totSession cpu/real = 1:58:47.0/0:30:42.6 (3.9), mem = 4067.6M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:20, mem=3554.63M, totSessionCpu=1:58:47).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:47.9/0:30:43.5 (3.9), mem = 3554.6M
(I,S,L,T): WC_VIEW: 52.0482, 33.7827, 1.44972, 87.2806
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    68|    -0.27|     3|     3|    -0.03|     0|     0|     0|     0|    -1.74|   -49.99|       0|       0|       0|  56.82|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.74|   -49.98|       0|       0|       4|  56.82| 0:00:00.0|  4067.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.74|   -49.98|       0|       0|       0|  56.82| 0:00:00.0|  4067.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=4067.9M) ***

*** Starting refinePlace (1:58:55 mem=4067.9M) ***
Total net bbox length = 5.245e+05 (2.443e+05 2.802e+05) (ext = 2.466e+04)
Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um
	Max move on inst (normalizer_inst/U6450): (384.40, 424.00) --> (384.80, 424.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4067.8MB
Summary Report:
Instances move: 1 (out of 41667 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: normalizer_inst/U6450) (384.4, 424) -> (384.8, 424)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 5.245e+05 (2.443e+05 2.802e+05) (ext = 2.466e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4067.8MB
*** Finished refinePlace (1:58:57 mem=4067.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4067.9M)


Density : 0.5682
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4067.9M) ***
(I,S,L,T): WC_VIEW: 51.9658, 33.7831, 1.44977, 87.1987
*** DrvOpt [finish] : cpu/real = 0:00:10.1/0:00:07.0 (1.5), totSession cpu/real = 1:58:58.1/0:30:50.5 (3.9), mem = 3859.9M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:50:42, real = 0:27:34, mem = 2671.9M, totSessionCpu=1:59:00 **
**optDesign ... cpu = 1:50:42, real = 0:27:34, mem = 2671.6M, totSessionCpu=1:59:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=3554.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=3554.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3635.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3635.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.741  | -1.741  |  0.019  |  0.004  |
|           TNS (ns):| -49.984 | -49.984 |  0.000  |  0.000  |
|    Violating Paths:|   55    |   55    |    0    |    0    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     46 (46)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.823%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3635.8M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2699.32MB/4884.11MB/3428.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2699.58MB/4884.11MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2699.58MB/4884.11MB/3428.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT)
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 10%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 20%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 30%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 40%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 50%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 60%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 70%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 80%
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT): 90%

Finished Levelizing
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT)

Starting Activity Propagation
2023-Mar-23 06:11:22 (2023-Mar-23 13:11:22 GMT)
2023-Mar-23 06:11:23 (2023-Mar-23 13:11:23 GMT): 10%
2023-Mar-23 06:11:23 (2023-Mar-23 13:11:23 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:11:24 (2023-Mar-23 13:11:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2700.94MB/4884.11MB/3428.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:11:24 (2023-Mar-23 13:11:24 GMT)
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 10%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 20%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 30%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 40%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 50%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 60%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 70%
2023-Mar-23 06:11:25 (2023-Mar-23 13:11:25 GMT): 80%
2023-Mar-23 06:11:26 (2023-Mar-23 13:11:26 GMT): 90%

Finished Calculating power
2023-Mar-23 06:11:26 (2023-Mar-23 13:11:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2704.91MB/4884.88MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2704.91MB/4884.88MB/3428.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2704.91MB/4884.88MB/3428.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2704.91MB/4884.88MB/3428.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:11:26 (2023-Mar-23 13:11:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.27404644 	   59.3128%
Total Switching Power:      33.63679937 	   38.9104%
Total Leakage Power:         1.53602812 	    1.7768%
Total Power:                86.44687377
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.47       2.736       0.581       26.78       30.98
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.517e-05
Combinational                      26.72        30.9      0.9414       58.57       67.75
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003038
Clock (Sequential)                 1.079           0     0.01351       1.093       1.264
-----------------------------------------------------------------------------------------
Total                              51.27       33.64       1.536       86.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.27       33.64       1.536       86.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6097
clk1                              0.5615           0    0.006885      0.5684      0.6575
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.267
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2915_n5569 (BUFFD16):          0.06631
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.28976e-10 F
*                Total instances in design: 41667
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2711.61MB/4884.88MB/3428.20MB)


Phase 1 finished in (cpu = 0:00:07.1) (real = 0:00:02.0) **
Finished Timing Update in (cpu = 0:00:10.9) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (1:59:23 mem=4131.5M) ***
Total net bbox length = 5.245e+05 (2.444e+05 2.802e+05) (ext = 2.466e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4131.4MB
Summary Report:
Instances move: 0 (out of 41667 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.245e+05 (2.444e+05 2.802e+05) (ext = 2.466e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4131.4MB
*** Finished refinePlace (1:59:25 mem=4131.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4131.5M)


Density : 0.5676
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:26.0/0:31:07.8 (3.8), mem = 4131.5M
(I,S,L,T): WC_VIEW: 51.6932, 33.5936, 1.44422, 86.731
Reclaim Optimization WNS Slack -1.741  TNS Slack -54.454 Density 56.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.76%|        -|  -1.741| -54.454|   0:00:00.0| 4131.4M|
|    56.76%|        0|  -1.741| -54.454|   0:00:00.0| 4131.4M|
|    56.76%|      460|  -1.741| -54.422|   0:00:05.0| 4169.6M|
|    56.75%|       18|  -1.741| -54.422|   0:00:02.0| 4169.6M|
|    56.75%|        0|  -1.741| -54.422|   0:00:01.0| 4169.6M|
|    56.75%|        0|  -1.741| -54.422|   0:00:02.0| 4169.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.741  TNS Slack -54.422 Density 56.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:40.8) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 51.6912, 33.5681, 1.44408, 86.7034
*** PowerOpt [finish] : cpu/real = 0:00:41.0/0:00:12.9 (3.2), totSession cpu/real = 2:00:07.0/0:31:20.7 (3.8), mem = 4169.6M
*** Starting refinePlace (2:00:07 mem=4169.6M) ***
Total net bbox length = 5.246e+05 (2.446e+05 2.800e+05) (ext = 2.501e+04)
Move report: Detail placement moves 7 insts, mean move: 1.29 um, max move: 2.60 um
	Max move on inst (normalizer_inst/FE_RC_2188_0): (368.60, 359.20) --> (369.40, 361.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4169.6MB
Summary Report:
Instances move: 7 (out of 41644 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 2.60 um (Instance: normalizer_inst/FE_RC_2188_0) (368.6, 359.2) -> (369.4, 361)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AN2D4
Total net bbox length = 5.246e+05 (2.446e+05 2.800e+05) (ext = 2.501e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4169.6MB
*** Finished refinePlace (2:00:09 mem=4169.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4169.6M)


Density : 0.5675
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=4169.6M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:11.8/0:31:24.2 (3.8), mem = 4169.6M
(I,S,L,T): WC_VIEW: 51.6912, 33.5681, 1.44408, 86.7034
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.741|   -1.741| -54.422|  -54.422|    56.75%|   0:00:00.0| 4368.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4520.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4520.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 51.6912, 33.5681, 1.44408, 86.7034
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 2:00:21.2/0:31:33.6 (3.8), mem = 4320.8M
Executing incremental physical updates
*** Starting refinePlace (2:00:22 mem=4322.2M) ***
Total net bbox length = 5.246e+05 (2.446e+05 2.800e+05) (ext = 2.501e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4322.2MB
Summary Report:
Instances move: 0 (out of 41644 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.246e+05 (2.446e+05 2.800e+05) (ext = 2.501e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4322.2MB
*** Finished refinePlace (2:00:23 mem=4322.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4322.2M)


Density : 0.5675
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=4322.2M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2786.25MB/5570.65MB/3428.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2786.25MB/5570.65MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2786.25MB/5570.65MB/3428.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT)
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 10%
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 20%
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 30%
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 40%
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 50%
2023-Mar-23 06:12:05 (2023-Mar-23 13:12:05 GMT): 60%
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT): 70%
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT): 80%
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT): 90%

Finished Levelizing
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT)

Starting Activity Propagation
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT)
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT): 10%
2023-Mar-23 06:12:06 (2023-Mar-23 13:12:06 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:12:07 (2023-Mar-23 13:12:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2786.92MB/5570.65MB/3428.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:12:07 (2023-Mar-23 13:12:07 GMT)
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 10%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 20%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 30%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 40%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 50%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 60%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 70%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 80%
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT): 90%

Finished Calculating power
2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2788.70MB/5640.66MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2788.70MB/5640.66MB/3428.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2788.70MB/5640.66MB/3428.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2788.70MB/5640.66MB/3428.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:12:09 (2023-Mar-23 13:12:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.18806203 	   59.3250%
Total Switching Power:      33.56601270 	   38.9017%
Total Leakage Power:         1.53007523 	    1.7733%
Total Power:                86.28414978
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.47       2.722       0.581       26.77       31.03
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.523e-05
Combinational                      26.64       30.84      0.9355       58.42        67.7
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003044
Clock (Sequential)                 1.079           0     0.01351       1.093       1.267
-----------------------------------------------------------------------------------------
Total                              51.19       33.57        1.53       86.28         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.19       33.57        1.53       86.28         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6108
clk1                              0.5615           0    0.006885      0.5684      0.6588
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095        1.27
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2915_n5569 (BUFFD16):          0.06631
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.28281e-10 F
*                Total instances in design: 41644
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2791.06MB/5640.66MB/3428.20MB)

** Power Reclaim End WNS Slack -1.741  TNS Slack -54.422 
End: Power Optimization (cpu=0:01:22, real=0:00:42, mem=3621.26M, totSessionCpu=2:00:32).
**optDesign ... cpu = 1:52:14, real = 0:28:24, mem = 2676.3M, totSessionCpu=2:00:32 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=41644 and nets=43680 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3547.262M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:40   (Analysis view: WC_VIEW)
 Advancing count:40, Max:-200.0(ps) Min:-200.0(ps) Total:-8000.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3613.27 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3613.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43562  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43562 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.964960e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43008 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.077448e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       110( 0.11%)        10( 0.01%)         5( 0.01%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        60( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        19( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              217( 0.03%)        10( 0.00%)         5( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.73 sec, Real: 1.39 sec, Curr Mem: 3624.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3494.39)
Total number of fetched objects 43936
End delay calculation. (MEM=3830.23 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3830.23 CPU=0:00:08.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:03.0 totSessionCpu=2:00:48 mem=3798.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2733.35MB/5046.64MB/3428.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2733.35MB/5046.64MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2733.35MB/5046.64MB/3428.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:12:17 (2023-Mar-23 13:12:17 GMT)
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 10%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 20%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 30%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 40%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 50%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 60%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 70%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 80%
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT): 90%

Finished Levelizing
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT)

Starting Activity Propagation
2023-Mar-23 06:12:18 (2023-Mar-23 13:12:18 GMT)
2023-Mar-23 06:12:19 (2023-Mar-23 13:12:19 GMT): 10%
2023-Mar-23 06:12:19 (2023-Mar-23 13:12:19 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:12:19 (2023-Mar-23 13:12:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2734.80MB/5046.64MB/3428.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:12:19 (2023-Mar-23 13:12:19 GMT)
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 10%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 20%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 30%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 40%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 50%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 60%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 70%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 80%
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT): 90%

Finished Calculating power
2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2739.33MB/5126.67MB/3428.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2739.33MB/5126.67MB/3428.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2739.33MB/5126.67MB/3428.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2739.33MB/5126.67MB/3428.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:12:21 (2023-Mar-23 13:12:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.18807644 	   59.3250%
Total Switching Power:      33.56601270 	   38.9017%
Total Leakage Power:         1.53007523 	    1.7733%
Total Power:                86.28416418
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.47       2.722       0.581       26.77       31.03
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.523e-05
Combinational                      26.64       30.84      0.9355       58.42        67.7
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003044
Clock (Sequential)                 1.079           0     0.01351       1.093       1.267
-----------------------------------------------------------------------------------------
Total                              51.19       33.57        1.53       86.28         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.19       33.57        1.53       86.28         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6108
clk1                              0.5615           0    0.006885      0.5684      0.6588
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095        1.27
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2744.92MB/5126.67MB/3428.20MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:52:36, real = 0:28:36, mem = 2675.1M, totSessionCpu=2:00:54 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:52:37, real = 0:28:36, mem = 2660.2M, totSessionCpu=2:00:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=3515.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3515.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3602.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3525.7M
** Profile ** DRVs :  cpu=0:00:02.0, mem=3530.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.741  | -1.741  |  0.019  | -0.019  |
|           TNS (ns):| -54.333 | -54.314 |  0.000  | -0.019  |
|    Violating Paths:|   275   |   274   |    0    |    1    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     46 (46)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.749%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3530.2M
**optDesign ... cpu = 1:52:40, real = 0:28:40, mem = 2650.1M, totSessionCpu=2:00:58 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.13642' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:00:13, real = 0:31:12, mem = 3464.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6993 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1281 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2948 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5920 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 17510 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 34652 filler insts added - prefix FILLER (CPU: 0:00:03.0).
For 34652 new insts, 34652 new pwr-pin connections were made to global net 'VDD'.
34652 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 06:12:27, mem=2571.7M)
% Begin Save ccopt configuration ... (date=03/23 06:12:28, mem=2571.7M)
% End Save ccopt configuration ... (date=03/23 06:12:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2572.0M, current mem=2572.0M)
% Begin Save netlist data ... (date=03/23 06:12:28, mem=2572.0M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 06:12:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=2572.0M, current mem=2571.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 06:12:28, mem=2572.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 06:12:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2572.8M, current mem=2572.8M)
Saving scheduling_file.cts.13642 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 06:12:28, mem=2573.2M)
% End Save clock tree data ... (date=03/23 06:12:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=2573.2M, current mem=2573.2M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file placement.enc.dat.tmp/dualcore.prop
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3523.5M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3523.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3507.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 06:12:30, mem=2574.5M)
% End Save power constraints data ... (date=03/23 06:12:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2574.5M, current mem=2574.5M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/23 06:12:32, total cpu=0:00:03.4, real=0:00:04.0, peak res=2575.5M, current mem=2575.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 06:12:34, mem=2466.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 165 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 171 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3431.0M, init mem=3434.2M)
*info: Placed = 76296         
*info: Unplaced = 0           
Placement Density:98.19%(293473/298879)
Placement Density (including fixed std cells):98.19%(293473/298879)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3430.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=269, avg=78, sd=64, total=26142]
   0          1          2     [min=544, max=738, avg=641, sd=137, total=1282]
   0          2          2     [min=438, max=906, avg=672, sd=331, total=1344]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.2)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:02.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:02.9)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 06:12:42 (2023-Mar-23 13:12:42 GMT)
2023-Mar-23 06:12:42 (2023-Mar-23 13:12:42 GMT): 10%
2023-Mar-23 06:12:42 (2023-Mar-23 13:12:42 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:12:43 (2023-Mar-23 13:12:43 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 40 advancing pin insertion delay (0.389% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3668.32 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3668.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43562  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43562 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.964960e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43008 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.077448e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       110( 0.11%)        10( 0.01%)         5( 0.01%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        60( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        19( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              217( 0.03%)        10( 0.00%)         5( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135856
[NR-eGR]     M2  (2V) length: 2.476318e+05um, number of vias: 194214
[NR-eGR]     M3  (3H) length: 2.572764e+05um, number of vias: 9708
[NR-eGR]     M4  (4V) length: 6.779263e+04um, number of vias: 4466
[NR-eGR]     M5  (5H) length: 2.316780e+04um, number of vias: 3682
[NR-eGR]     M6  (6V) length: 7.313450e+03um, number of vias: 3128
[NR-eGR]     M7  (7H) length: 1.350000e+04um, number of vias: 3897
[NR-eGR]     M8  (8V) length: 1.677600e+04um, number of vias: 0
[NR-eGR] Total length: 6.334580e+05um, number of vias: 354951
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.264970e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 1.40 sec, Curr Mem: 3657.98 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.7 real=0:00:01.5)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=269, avg=78, sd=64, total=26142]
   0          1          2     [min=544, max=738, avg=641, sd=137, total=1282]
   0          2          2     [min=438, max=906, avg=672, sd=331, total=1344]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.6 real=0:00:04.8)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=4.320um^2, l=0.000um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27424.200um, total=27424.200um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
      NICGs: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             336
    Globally unique enables                       336
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  336
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=13.680um^2, l=0.000um^2, total=5063.760um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=27424.200um, total=27424.200um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
      NICGs: AN2D8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=96, i=0, icg=334, nicg=2, l=0, total=432
      cell areas       : b=947.520um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4050.000um^2
      hp wire lengths  : top=0.000um, trunk=6578.600um, leaf=30582.800um, total=37161.400um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 91 CKBD12: 3 CKBD4: 2 
       ICGs: CKLNQD16: 39 CKLNQD12: 21 CKLNQD8: 80 CKLNQD6: 16 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 58 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Bottom-up phase done. (took cpu=0:00:05.7 real=0:00:05.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:01:35 mem=4057.6M) ***
Total net bbox length = 5.377e+05 (2.512e+05 2.865e+05) (ext = 2.529e+04)
Move report: Detail placement moves 29394 insts, mean move: 1.59 um, max move: 42.80 um
	Max move on inst (FILLER__1_3974): (203.20, 64.00) --> (162.20, 62.20)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 4057.6MB
Summary Report:
Instances move: 16150 (out of 41740 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 29.80 um (Instance: core1_inst/psum_mem_instance/U791) (250.8, 65.8) -> (255.4, 40.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.522e+05 (2.607e+05 2.915e+05) (ext = 2.527e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 4057.6MB
*** Finished refinePlace (2:01:40 mem=4057.6M) ***
    Moved 6594, flipped 839 and cell swapped 0 of 10727 clock instance(s) during refinement.
    The largest move was 25.2 microns for core1_inst/psum_mem_instance/memory13_reg_60_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.8 real=0:00:03.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.48)             13
    [1.48,2.76)            31
    [2.76,4.04)            59
    [4.04,5.32)             7
    [5.32,6.6)             11
    [6.6,7.88)             10
    [7.88,9.16)             5
    [9.16,10.44)            4
    [10.44,11.72)           2
    [11.72,13)              3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        13           (376.800,80.200)    (386.200,76.600)    CTS_ccl_a_buf_00046 (a lib_cell CKBD16) at (386.200,76.600), in power domain auto-default
        12.6         (376.800,80.200)    (376.800,67.600)    CTS_ccl_a_buf_00010 (a lib_cell CKBD16) at (376.800,67.600), in power domain auto-default
        11.8         (374.800,94.600)    (383.000,98.200)    CTS_ccl_a_buf_00023 (a lib_cell CKBD16) at (383.000,98.200), in power domain auto-default
        10.8         (187.200,76.600)    (187.200,87.400)    CTS_ccl_a_buf_00153 (a lib_cell CKBD16) at (187.200,87.400), in power domain auto-default
        10.8         (371.800,94.600)    (382.600,94.600)    CTS_ccl_a_buf_00062 (a lib_cell CKBD16) at (382.600,94.600), in power domain auto-default
        10           (60.800,249.400)    (67.200,245.800)    cell core1_inst/qmem_instance/clk_gate_memory5_reg/latch (a lib_cell CKLNQD6) at (67.200,245.800), in power domain auto-default
        10           (376.200,80.200)    (386.200,80.200)    CTS_ccl_a_buf_00059 (a lib_cell CKBD16) at (386.200,80.200), in power domain auto-default
         9.6         (201.000,65.800)    (210.600,65.800)    CTS_ccl_a_buf_00226 (a lib_cell CKBD16) at (210.600,65.800), in power domain auto-default
         9.6         (371.400,91.000)    (381.000,91.000)    CTS_ccl_a_buf_00065 (a lib_cell CKBD16) at (381.000,91.000), in power domain auto-default
         9           (374.400,80.200)    (374.400,71.200)    CTS_ccl_a_buf_00026 (a lib_cell CKBD16) at (374.400,71.200), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.1 real=0:00:04.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=96, i=0, icg=334, nicg=2, l=0, total=432
      cell areas       : b=947.520um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4050.000um^2
      cell capacitance : b=0.518pF, i=0.000pF, icg=0.698pF, nicg=0.007pF, l=0.000pF, total=1.223pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.469pF, leaf=10.442pF, total=11.911pF
      wire lengths     : top=0.000um, trunk=9358.296um, leaf=63381.300um, total=72739.596um
      hp wire lengths  : top=0.000um, trunk=6779.600um, leaf=31263.700um, total=38043.300um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=12, worst=[0.006ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.024ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=66 avg=0.053ns sd=0.015ns min=0.017ns max=0.093ns {53 <= 0.063ns, 12 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=368 avg=0.086ns sd=0.014ns min=0.017ns max=0.111ns {40 <= 0.063ns, 100 <= 0.084ns, 99 <= 0.094ns, 72 <= 0.100ns, 45 <= 0.105ns} {11 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 91 CKBD12: 3 CKBD4: 2 
       ICGs: CKLNQD16: 39 CKLNQD12: 21 CKLNQD8: 80 CKLNQD6: 16 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 58 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.277, max=0.424, avg=0.362, sd=0.021], skew [0.147 vs 0.057*], 85.7% {0.326, 0.383} (wid=0.045 ws=0.040) (gid=0.411 gs=0.145)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.277, max=0.424, avg=0.362, sd=0.021], skew [0.147 vs 0.057*], 85.7% {0.326, 0.383} (wid=0.045 ws=0.040) (gid=0.411 gs=0.145)
      skew_group clk2/CON: insertion delay [min=0.093, max=0.423, avg=0.390, sd=0.026], skew [0.330 vs 0.057*], 88.8% {0.363, 0.421} (wid=0.047 ws=0.034) (gid=0.395 gs=0.317)
    Legalizer API calls during this step: 6014 succeeded with high effort: 6014 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.2 real=0:00:10.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       434 (unrouted=434, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52285 (unrouted=9442, trialRouted=42843, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9061, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 434 nets for routing of which 434 have one or more fixed wires.
(ccopt eGR): Start to route 434 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4092.50 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4092.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43658  numIgnoredNets=43224
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 434 clock nets ( 434 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 434 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 434 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 7.302960e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 250 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 250 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.270674e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 171 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 171 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.690632e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.872180e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        34( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               34( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134772
[NR-eGR]     M2  (2V) length: 2.205735e+05um, number of vias: 185461
[NR-eGR]     M3  (3H) length: 2.521082e+05um, number of vias: 16644
[NR-eGR]     M4  (4V) length: 9.189004e+04um, number of vias: 6542
[NR-eGR]     M5  (5H) length: 3.100950e+04um, number of vias: 4538
[NR-eGR]     M6  (6V) length: 1.053085e+04um, number of vias: 3134
[NR-eGR]     M7  (7H) length: 1.350200e+04um, number of vias: 3897
[NR-eGR]     M8  (8V) length: 1.677600e+04um, number of vias: 0
[NR-eGR] Total length: 6.363901e+05um, number of vias: 354988
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.259240e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11159
[NR-eGR]     M2  (2V) length: 6.376000e+03um, number of vias: 12690
[NR-eGR]     M3  (3H) length: 2.788300e+04um, number of vias: 7534
[NR-eGR]     M4  (4V) length: 2.652660e+04um, number of vias: 2151
[NR-eGR]     M5  (5H) length: 8.259800e+03um, number of vias: 918
[NR-eGR]     M6  (6V) length: 3.545000e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 2.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.259240e+04um, number of vias: 34458
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.259240e+04um, number of vias: 34458
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.17 sec, Curr Mem: 3730.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.rgfCvmE2Q
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       434 (unrouted=0, trialRouted=0, noStatus=0, routed=434, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52285 (unrouted=9442, trialRouted=42843, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9061, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3775.38 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3775.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 434  Num Prerouted Wires = 35878
[NR-eGR] Read numTotalNets=43658  numIgnoredNets=434
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43224 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.970000e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 42670 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.671674e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       114( 0.12%)        12( 0.01%)         4( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)        17( 0.02%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       202( 0.22%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        63( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        19( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              421( 0.06%)        13( 0.00%)         4( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.96 seconds, mem = 3784.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136048
[NR-eGR]     M2  (2V) length: 2.218797e+05um, number of vias: 187238
[NR-eGR]     M3  (3H) length: 2.485582e+05um, number of vias: 18895
[NR-eGR]     M4  (4V) length: 8.746892e+04um, number of vias: 8576
[NR-eGR]     M5  (5H) length: 4.926870e+04um, number of vias: 5164
[NR-eGR]     M6  (6V) length: 2.399083e+04um, number of vias: 3167
[NR-eGR]     M7  (7H) length: 1.417840e+04um, number of vias: 3917
[NR-eGR]     M8  (8V) length: 1.731760e+04um, number of vias: 0
[NR-eGR] Total length: 6.626623e+05um, number of vias: 363005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 3740.9M
End of congRepair (cpu=0:00:02.7, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.8 real=0:00:01.6)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.6 real=0:00:03.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76392 and nets=52719 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3744.199M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=96, i=0, icg=334, nicg=2, l=0, total=432
    cell areas       : b=947.520um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4050.000um^2
    cell capacitance : b=0.518pF, i=0.000pF, icg=0.698pF, nicg=0.007pF, l=0.000pF, total=1.223pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.511pF, leaf=10.741pF, total=12.251pF
    wire lengths     : top=0.000um, trunk=9358.296um, leaf=63381.300um, total=72739.596um
    hp wire lengths  : top=0.000um, trunk=6779.600um, leaf=31263.700um, total=38043.300um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=23, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.003ns sd=0.002ns sum=0.067ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=66 avg=0.054ns sd=0.015ns min=0.017ns max=0.095ns {52 <= 0.063ns, 13 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=368 avg=0.087ns sd=0.015ns min=0.017ns max=0.113ns {35 <= 0.063ns, 94 <= 0.084ns, 95 <= 0.094ns, 75 <= 0.100ns, 46 <= 0.105ns} {19 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 91 CKBD12: 3 CKBD4: 2 
     ICGs: CKLNQD16: 39 CKLNQD12: 21 CKLNQD8: 80 CKLNQD6: 16 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 58 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.278, max=0.424, avg=0.364, sd=0.022], skew [0.146 vs 0.057*], 85.3% {0.329, 0.387} (wid=0.045 ws=0.040) (gid=0.411 gs=0.144)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.278, max=0.424, avg=0.364, sd=0.022], skew [0.146 vs 0.057*], 85.3% {0.329, 0.387} (wid=0.045 ws=0.040) (gid=0.411 gs=0.144)
    skew_group clk2/CON: insertion delay [min=0.094, max=0.426, avg=0.393, sd=0.026], skew [0.332 vs 0.057*], 89.5% {0.366, 0.424} (wid=0.048 ws=0.035) (gid=0.397 gs=0.319)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.4 real=0:00:05.2)
  Stage::Clustering done. (took cpu=0:00:20.6 real=0:00:15.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40%     ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1108.800um^2, i=0.000um^2, icg=3152.520um^2, nicg=13.680um^2, l=0.000um^2, total=4275.000um^2
      cell capacitance : b=0.608pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.324pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.783pF, leaf=10.784pF, total=12.567pF
      wire lengths     : top=0.000um, trunk=11052.795um, leaf=63654.201um, total=74706.996um
      hp wire lengths  : top=0.000um, trunk=8469.000um, leaf=33197.900um, total=41666.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=79 avg=0.050ns sd=0.017ns min=0.017ns max=0.093ns {65 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {41 <= 0.063ns, 101 <= 0.084ns, 98 <= 0.094ns, 79 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 91 CKBD12: 11 CKBD8: 17 CKBD4: 2 
       ICGs: CKLNQD16: 49 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.467], skew [0.373 vs 0.057*]
    Legalizer API calls during this step: 2307 succeeded with high effort: 2304 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:07.0 real=0:00:07.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1108.800um^2, i=0.000um^2, icg=3152.520um^2, nicg=13.680um^2, l=0.000um^2, total=4275.000um^2
      cell capacitance : b=0.608pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.324pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.783pF, leaf=10.784pF, total=12.567pF
      wire lengths     : top=0.000um, trunk=11052.795um, leaf=63654.201um, total=74706.996um
      hp wire lengths  : top=0.000um, trunk=8469.000um, leaf=33197.900um, total=41666.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=79 avg=0.050ns sd=0.017ns min=0.017ns max=0.093ns {65 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {41 <= 0.063ns, 101 <= 0.084ns, 98 <= 0.094ns, 79 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 91 CKBD12: 11 CKBD8: 17 CKBD4: 2 
       ICGs: CKLNQD16: 49 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435, avg=0.367, sd=0.026], skew [0.157 vs 0.057*], 78.6% {0.327, 0.385} (wid=0.045 ws=0.040) (gid=0.411 gs=0.144)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435, avg=0.367, sd=0.026], skew [0.157 vs 0.057*], 78.6% {0.327, 0.385} (wid=0.045 ws=0.040) (gid=0.411 gs=0.144)
      skew_group clk2/CON: insertion delay [min=0.094, max=0.467, avg=0.402, sd=0.034], skew [0.373 vs 0.057*], 74.1% {0.365, 0.422} (wid=0.048 ws=0.035) (gid=0.441 gs=0.363)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:07.3 real=0:00:07.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1108.800um^2, i=0.000um^2, icg=3152.520um^2, nicg=13.680um^2, l=0.000um^2, total=4275.000um^2
      cell capacitance : b=0.608pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.324pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.783pF, leaf=10.784pF, total=12.567pF
      wire lengths     : top=0.000um, trunk=11052.795um, leaf=63654.201um, total=74706.996um
      hp wire lengths  : top=0.000um, trunk=8469.000um, leaf=33197.900um, total=41666.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=79 avg=0.050ns sd=0.017ns min=0.017ns max=0.093ns {65 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {41 <= 0.063ns, 101 <= 0.084ns, 98 <= 0.094ns, 79 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 91 CKBD12: 11 CKBD8: 17 CKBD4: 2 
       ICGs: CKLNQD16: 49 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.467], skew [0.373 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1108.800um^2, i=0.000um^2, icg=3152.520um^2, nicg=13.680um^2, l=0.000um^2, total=4275.000um^2
      cell capacitance : b=0.608pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.324pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.783pF, leaf=10.784pF, total=12.567pF
      wire lengths     : top=0.000um, trunk=11052.795um, leaf=63654.201um, total=74706.996um
      hp wire lengths  : top=0.000um, trunk=8469.000um, leaf=33197.900um, total=41666.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=79 avg=0.050ns sd=0.017ns min=0.017ns max=0.093ns {65 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {41 <= 0.063ns, 101 <= 0.084ns, 98 <= 0.094ns, 79 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 91 CKBD12: 11 CKBD8: 17 CKBD4: 2 
       ICGs: CKLNQD16: 49 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.467], skew [0.373 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=1108.800um^2, i=0.000um^2, icg=3152.520um^2, nicg=13.680um^2, l=0.000um^2, total=4275.000um^2
      cell capacitance : b=0.608pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.324pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.783pF, leaf=10.784pF, total=12.567pF
      wire lengths     : top=0.000um, trunk=11052.795um, leaf=63654.201um, total=74706.996um
      hp wire lengths  : top=0.000um, trunk=8469.000um, leaf=33197.900um, total=41666.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=79 avg=0.050ns sd=0.017ns min=0.017ns max=0.093ns {65 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {41 <= 0.063ns, 101 <= 0.084ns, 98 <= 0.094ns, 79 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 91 CKBD12: 11 CKBD8: 17 CKBD4: 2 
       ICGs: CKLNQD16: 49 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.435], skew [0.157 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.467], skew [0.373 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1056.240um^2, i=0.000um^2, icg=3159.720um^2, nicg=13.680um^2, l=0.000um^2, total=4229.640um^2
      cell capacitance : b=0.577pF, i=0.000pF, icg=0.711pF, nicg=0.007pF, l=0.000pF, total=1.295pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.719pF, leaf=10.791pF, total=12.510pF
      wire lengths     : top=0.000um, trunk=10662.194um, leaf=63701.800um, total=74363.995um
      hp wire lengths  : top=0.000um, trunk=8029.400um, leaf=33202.300um, total=41231.700um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=65 avg=0.057ns sd=0.014ns min=0.017ns max=0.093ns {50 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.084ns sd=0.015ns min=0.017ns max=0.105ns {59 <= 0.063ns, 102 <= 0.084ns, 96 <= 0.094ns, 75 <= 0.100ns, 48 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 101 CKBD12: 4 CKBD4: 2 
       ICGs: CKLNQD16: 50 CKLNQD12: 18 CKLNQD8: 80 CKLNQD6: 15 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.241, max=0.401], skew [0.160 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.241, max=0.401], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.424], skew [0.330 vs 0.057*]
    Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1056.240um^2, i=0.000um^2, icg=3223.440um^2, nicg=13.680um^2, l=0.000um^2, total=4293.360um^2
      cell capacitance : b=0.577pF, i=0.000pF, icg=0.722pF, nicg=0.007pF, l=0.000pF, total=1.307pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.696pF, leaf=10.797pF, total=12.493pF
      wire lengths     : top=0.000um, trunk=10505.195um, leaf=63732.698um, total=74237.894um
      hp wire lengths  : top=0.000um, trunk=7953.600um, leaf=33229.100um, total=41182.700um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=65 avg=0.057ns sd=0.014ns min=0.017ns max=0.102ns {50 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.083ns sd=0.015ns min=0.017ns max=0.105ns {59 <= 0.063ns, 116 <= 0.084ns, 102 <= 0.094ns, 65 <= 0.100ns, 38 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 101 CKBD12: 4 CKBD4: 2 
       ICGs: CKLNQD16: 69 CKLNQD12: 4 CKLNQD8: 75 CKLNQD6: 15 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.384, avg=0.360, sd=0.024], skew [0.146 vs 0.057*], 90.9% {0.327, 0.384} (wid=0.049 ws=0.044) (gid=0.375 gs=0.150)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.384, avg=0.360, sd=0.024], skew [0.146 vs 0.057*], 90.9% {0.327, 0.384} (wid=0.049 ws=0.044) (gid=0.375 gs=0.150)
      skew_group clk2/CON: insertion delay [min=0.094, max=0.403, avg=0.377, sd=0.025], skew [0.309 vs 0.057*], 92.4% {0.343, 0.400} (wid=0.046 ws=0.036) (gid=0.375 gs=0.297)
    Legalizer API calls during this step: 905 succeeded with high effort: 905 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:04.5 real=0:00:04.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:05.7 real=0:00:05.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:33.7 real=0:00:28.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1056.240um^2, i=0.000um^2, icg=3223.440um^2, nicg=13.680um^2, l=0.000um^2, total=4293.360um^2
      cell capacitance : b=0.577pF, i=0.000pF, icg=0.722pF, nicg=0.007pF, l=0.000pF, total=1.307pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.672pF, leaf=10.797pF, total=12.468pF
      wire lengths     : top=0.000um, trunk=10358.195um, leaf=63732.698um, total=74090.894um
      hp wire lengths  : top=0.000um, trunk=7846.800um, leaf=33229.100um, total=41075.900um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=65 avg=0.056ns sd=0.014ns min=0.017ns max=0.102ns {51 <= 0.063ns, 13 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.083ns sd=0.015ns min=0.017ns max=0.105ns {59 <= 0.063ns, 116 <= 0.084ns, 102 <= 0.094ns, 65 <= 0.100ns, 38 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 101 CKBD12: 4 CKBD4: 2 
       ICGs: CKLNQD16: 69 CKLNQD12: 4 CKLNQD8: 75 CKLNQD6: 15 CKLNQD3: 70 CKLNQD2: 52 CKLNQD1: 49 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.385], skew [0.146 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.385], skew [0.146 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.094, max=0.395], skew [0.301 vs 0.057*]
    Legalizer API calls during this step: 201 succeeded with high effort: 198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=857.160um^2, i=0.000um^2, icg=2895.120um^2, nicg=13.680um^2, l=0.000um^2, total=3765.960um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.675pF, nicg=0.007pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.673pF, leaf=10.792pF, total=12.465pF
      wire lengths     : top=0.000um, trunk=10360.093um, leaf=63702.999um, total=74063.092um
      hp wire lengths  : top=0.000um, trunk=7846.800um, leaf=33229.100um, total=41075.900um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=65 avg=0.065ns sd=0.014ns min=0.027ns max=0.094ns {29 <= 0.063ns, 30 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 127 <= 0.084ns, 106 <= 0.094ns, 78 <= 0.100ns, 61 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 33 CKBD12: 57 CKBD8: 10 CKBD4: 2 CKBD3: 1 CKBD2: 1 CKBD1: 1 CKBD0: 2 
       ICGs: CKLNQD16: 17 CKLNQD12: 4 CKLNQD8: 80 CKLNQD6: 44 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 68 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.276, max=0.381], skew [0.106 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.276, max=0.381], skew [0.106 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.147, max=0.395], skew [0.248 vs 0.057*]
    Legalizer API calls during this step: 1150 succeeded with high effort: 1150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.3 real=0:00:01.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=856.440um^2, i=0.000um^2, icg=2895.120um^2, nicg=13.680um^2, l=0.000um^2, total=3765.240um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.675pF, nicg=0.007pF, l=0.000pF, total=1.156pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.681pF, leaf=10.793pF, total=12.474pF
      wire lengths     : top=0.000um, trunk=10416.794um, leaf=63707.800um, total=74124.594um
      hp wire lengths  : top=0.000um, trunk=7917.400um, leaf=33233.900um, total=41151.300um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=65 avg=0.067ns sd=0.016ns min=0.024ns max=0.105ns {28 <= 0.063ns, 29 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 127 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 62 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 33 CKBD12: 57 CKBD8: 10 CKBD4: 2 CKBD3: 1 CKBD1: 2 CKBD0: 2 
       ICGs: CKLNQD16: 17 CKLNQD12: 4 CKLNQD8: 80 CKLNQD6: 44 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 68 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.297, max=0.381, avg=0.361, sd=0.017], skew [0.084 vs 0.057*], 95.5% {0.324, 0.381} (wid=0.049 ws=0.043) (gid=0.369 gs=0.087)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.297, max=0.381, avg=0.361, sd=0.017], skew [0.084 vs 0.057*], 95.5% {0.324, 0.381} (wid=0.049 ws=0.043) (gid=0.369 gs=0.087)
      skew_group clk2/CON: insertion delay [min=0.197, max=0.395, avg=0.370, sd=0.017], skew [0.197 vs 0.057*], 95.6% {0.333, 0.390} (wid=0.044 ws=0.033) (gid=0.377 gs=0.192)
    Legalizer API calls during this step: 172 succeeded with high effort: 172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Reducing Power done. (took cpu=0:00:05.3 real=0:00:02.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.257ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 446 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
          cell areas       : b=856.440um^2, i=0.000um^2, icg=2895.120um^2, nicg=13.680um^2, l=0.000um^2, total=3765.240um^2
          cell capacitance : b=0.474pF, i=0.000pF, icg=0.675pF, nicg=0.007pF, l=0.000pF, total=1.156pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.681pF, leaf=10.793pF, total=12.474pF
          wire lengths     : top=0.000um, trunk=10416.794um, leaf=63707.800um, total=74124.594um
          hp wire lengths  : top=0.000um, trunk=7917.400um, leaf=33233.900um, total=41151.300um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=65 avg=0.067ns sd=0.016ns min=0.024ns max=0.105ns {28 <= 0.063ns, 29 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 127 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 62 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 33 CKBD12: 57 CKBD8: 10 CKBD4: 2 CKBD3: 1 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 17 CKLNQD12: 4 CKLNQD8: 80 CKLNQD6: 44 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 68 CKLNQD1: 50 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=110, i=0, icg=334, nicg=2, l=0, total=446
          cell areas       : b=876.600um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3771.000um^2
          cell capacitance : b=0.485pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.165pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.730pF, leaf=10.793pF, total=12.523pF
          wire lengths     : top=0.000um, trunk=10731.691um, leaf=63708.000um, total=74439.690um
          hp wire lengths  : top=0.000um, trunk=8261.000um, leaf=33233.900um, total=41494.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=68 avg=0.065ns sd=0.016ns min=0.024ns max=0.105ns {33 <= 0.063ns, 28 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 34 CKBD12: 57 CKBD8: 11 CKBD6: 1 CKBD4: 2 CKBD3: 1 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.1 real=0:00:02.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
          cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
          wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
          hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
          cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
          wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
          hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.5 real=0:00:01.5)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
      cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
      wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
      hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Legalizer API calls during this step: 287 succeeded with high effort: 287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.9 real=0:00:05.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
    cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
    cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
    wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
    hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
     ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.338, max=0.395], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
      cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
      wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
      hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.338, max=0.395], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
          cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
          wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
          hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
          NICGs: AN2D8: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
      cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
      wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
      hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.338, max=0.395], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
      cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
      wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
      hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379], skew [0.052 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.338, max=0.395], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=910.800um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3805.200um^2
      cell capacitance : b=0.505pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.185pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.803pF, leaf=10.793pF, total=12.595pF
      wire lengths     : top=0.000um, trunk=11195.390um, leaf=63708.000um, total=74903.389um
      hp wire lengths  : top=0.000um, trunk=8800.600um, leaf=33233.900um, total=42034.500um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.016ns min=0.022ns max=0.104ns {44 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 34 CKBD12: 59 CKBD8: 11 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 3 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379, avg=0.364, sd=0.013], skew [0.052 vs 0.057], 100% {0.327, 0.379} (wid=0.048 ws=0.042) (gid=0.369 gs=0.065)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.379, avg=0.364, sd=0.013], skew [0.052 vs 0.057], 100% {0.327, 0.379} (wid=0.048 ws=0.042) (gid=0.369 gs=0.065)
      skew_group clk2/CON: insertion delay [min=0.338, max=0.395, avg=0.373, sd=0.011], skew [0.057 vs 0.057], 100% {0.338, 0.395} (wid=0.041 ws=0.030) (gid=0.379 gs=0.075)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:07.7 real=0:00:07.7)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 458 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=906.120um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3800.520um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.182pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.772pF, leaf=10.793pF, total=12.565pF
      wire lengths     : top=0.000um, trunk=10995.690um, leaf=63708.000um, total=74703.690um
      hp wire lengths  : top=0.000um, trunk=8611.200um, leaf=33233.900um, total=41845.100um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=77 avg=0.063ns sd=0.016ns min=0.022ns max=0.104ns {42 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 35 CKBD12: 57 CKBD8: 12 CKBD6: 1 CKBD4: 4 CKBD3: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.380], skew [0.052 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.380], skew [0.052 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.339, max=0.396], skew [0.057 vs 0.057]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.379 -> 0.380, clk2/CON,WC: 0.395 -> 0.396}Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.4 real=0:00:01.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=906.120um^2, i=0.000um^2, icg=2880.720um^2, nicg=13.680um^2, l=0.000um^2, total=3800.520um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.673pF, nicg=0.007pF, l=0.000pF, total=1.182pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.772pF, leaf=10.793pF, total=12.565pF
      wire lengths     : top=0.000um, trunk=10995.690um, leaf=63708.000um, total=74703.690um
      hp wire lengths  : top=0.000um, trunk=8611.200um, leaf=33233.900um, total=41845.100um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=77 avg=0.063ns sd=0.016ns min=0.022ns max=0.104ns {42 <= 0.063ns, 28 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.011ns min=0.039ns max=0.105ns {8 <= 0.063ns, 126 <= 0.084ns, 105 <= 0.094ns, 78 <= 0.100ns, 63 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 57 CKBD8: 12 CKBD6: 1 CKBD4: 4 CKBD3: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 46 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 69 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.380, avg=0.364, sd=0.013], skew [0.052 vs 0.057], 100% {0.328, 0.380} (wid=0.048 ws=0.042) (gid=0.370 gs=0.065)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.380, avg=0.364, sd=0.013], skew [0.052 vs 0.057], 100% {0.328, 0.380} (wid=0.048 ws=0.042) (gid=0.370 gs=0.065)
      skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.375, sd=0.011], skew [0.057 vs 0.057], 100% {0.339, 0.396} (wid=0.043 ws=0.033) (gid=0.379 gs=0.075)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.379 -> 0.380, clk2/CON,WC: 0.395 -> 0.396}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.437pF fall=9.416pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.410pF fall=9.391pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
      cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.772pF, leaf=10.794pF, total=12.566pF
      wire lengths     : top=0.000um, trunk=10995.692um, leaf=63712.499um, total=74708.192um
      hp wire lengths  : top=0.000um, trunk=8611.200um, leaf=33233.900um, total=41845.100um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=77 avg=0.066ns sd=0.018ns min=0.022ns max=0.104ns {38 <= 0.063ns, 26 <= 0.084ns, 8 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.047ns max=0.105ns {7 <= 0.063ns, 115 <= 0.084ns, 106 <= 0.094ns, 80 <= 0.100ns, 72 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.384, avg=0.366, sd=0.012], skew [0.057 vs 0.057], 100% {0.328, 0.384} (wid=0.048 ws=0.042) (gid=0.376 gs=0.071)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.384, avg=0.366, sd=0.012], skew [0.057 vs 0.057], 100% {0.328, 0.384} (wid=0.048 ws=0.042) (gid=0.376 gs=0.071)
      skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.376, sd=0.011], skew [0.057 vs 0.057], 100% {0.339, 0.396} (wid=0.043 ws=0.033) (gid=0.379 gs=0.075)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.379 -> 0.384, clk2/CON,WC: 0.395 -> 0.396}Legalizer API calls during this step: 1052 succeeded with high effort: 1052 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.4 real=0:00:01.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
      cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.772pF, leaf=10.794pF, total=12.566pF
      wire lengths     : top=0.000um, trunk=10995.692um, leaf=63712.499um, total=74708.192um
      hp wire lengths  : top=0.000um, trunk=8611.200um, leaf=33233.900um, total=41845.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=77 avg=0.066ns sd=0.018ns min=0.022ns max=0.104ns {38 <= 0.063ns, 26 <= 0.084ns, 8 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.047ns max=0.105ns {7 <= 0.063ns, 115 <= 0.084ns, 106 <= 0.094ns, 80 <= 0.100ns, 72 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.384, avg=0.366, sd=0.012], skew [0.057 vs 0.057], 100% {0.328, 0.384} (wid=0.048 ws=0.042) (gid=0.376 gs=0.071)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.328, max=0.384, avg=0.366, sd=0.012], skew [0.057 vs 0.057], 100% {0.328, 0.384} (wid=0.048 ws=0.042) (gid=0.376 gs=0.071)
      skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.376, sd=0.011], skew [0.057 vs 0.057], 100% {0.339, 0.396} (wid=0.043 ws=0.033) (gid=0.379 gs=0.075)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.379 -> 0.384, clk2/CON,WC: 0.395 -> 0.396}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.379 -> 0.384, clk2/CON,WC: 0.395 -> 0.396}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 315 succeeded with high effort: 315 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=70, resolved=362, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=71, ignoredLeafDriver=0, worse=220, accepted=70
        Max accepted move=118.400um, total accepted move=809.200um, average move=11.560um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=108, resolved=307, predictFail=51, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=88, ignoredLeafDriver=0, worse=130, accepted=35
        Max accepted move=26.400um, total accepted move=267.600um, average move=7.646um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=148, resolved=249, predictFail=16, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=113, ignoredLeafDriver=0, worse=92, accepted=24
        Max accepted move=21.000um, total accepted move=127.600um, average move=5.317um
        Legalizer API calls during this step: 855 succeeded with high effort: 855 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.2 real=0:00:04.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 315 succeeded with high effort: 315 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=80, resolved=81, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=47, ignoredLeafDriver=0, worse=20, accepted=14
        Max accepted move=14.200um, total accepted move=78.200um, average move=5.585um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=83, resolved=55, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=41, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2138 succeeded with high effort: 2138 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.4 real=0:00:02.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=0, resolved=142, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=115, accepted=27
        Max accepted move=17.400um, total accepted move=57.800um, average move=2.140um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=0, resolved=121, predictFail=113, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 152 succeeded with high effort: 152 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
        cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
        cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
        sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.433pF, leaf=10.716pF, total=12.149pF
        wire lengths     : top=0.000um, trunk=8857.895um, leaf=63230.916um, total=72088.812um
        hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=77 avg=0.059ns sd=0.016ns min=0.022ns max=0.104ns {49 <= 0.063ns, 24 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.046ns max=0.105ns {7 <= 0.063ns, 120 <= 0.084ns, 108 <= 0.094ns, 75 <= 0.100ns, 70 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
         ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
        NICGs: AN2D8: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.322, max=0.377, avg=0.356, sd=0.014], skew [0.055 vs 0.057], 100% {0.322, 0.377} (wid=0.044 ws=0.039) (gid=0.368 gs=0.066)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.322, max=0.377, avg=0.356, sd=0.014], skew [0.055 vs 0.057], 100% {0.322, 0.377} (wid=0.044 ws=0.039) (gid=0.368 gs=0.066)
        skew_group clk2/CON: insertion delay [min=0.338, max=0.395, avg=0.370, sd=0.013], skew [0.057 vs 0.057], 100% {0.338, 0.395} (wid=0.041 ws=0.030) (gid=0.379 gs=0.077)
      Legalizer API calls during this step: 3900 succeeded with high effort: 3900 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:09.1 real=0:00:09.1)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 458 , Succeeded = 93 , Wirelength increased = 362 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
      cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.416pF, leaf=10.696pF, total=12.112pF
      wire lengths     : top=0.000um, trunk=8757.996um, leaf=63103.116um, total=71861.112um
      hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=77 avg=0.058ns sd=0.016ns min=0.022ns max=0.103ns {49 <= 0.063ns, 25 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.046ns max=0.105ns {10 <= 0.063ns, 119 <= 0.084ns, 107 <= 0.094ns, 75 <= 0.100ns, 69 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.044 ws=0.039) (gid=0.368 gs=0.065)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.044 ws=0.039) (gid=0.368 gs=0.065)
      skew_group clk2/CON: insertion delay [min=0.336, max=0.393, avg=0.369, sd=0.013], skew [0.057 vs 0.057], 100% {0.336, 0.393} (wid=0.041 ws=0.030) (gid=0.377 gs=0.076)
    Legalizer API calls during this step: 3900 succeeded with high effort: 3900 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:10.5 real=0:00:10.5)
  Total capacitance is (rise=21.523pF fall=21.503pF), of which (rise=12.112pF fall=12.112pF) is wire, and (rise=9.410pF fall=9.391pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.8 real=0:00:13.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:02:33 mem=4049.4M) ***
Total net bbox length = 5.542e+05 (2.615e+05 2.927e+05) (ext = 2.555e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4049.4MB
Summary Report:
Instances move: 0 (out of 41763 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.542e+05 (2.615e+05 2.927e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4049.4MB
*** Finished refinePlace (2:02:34 mem=4049.4M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10750 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.8)
  CCOpt::Phase::Implementation done. (took cpu=0:00:31.7 real=0:00:24.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       457 (unrouted=457, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52268 (unrouted=9425, trialRouted=42843, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9044, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 457 nets for routing of which 457 have one or more fixed wires.
(ccopt eGR): Start to route 457 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4049.46 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4049.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43681  numIgnoredNets=43224
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 457 clock nets ( 457 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 457 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 457 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 7.239960e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 246 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 246 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.243836e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 172 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 172 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.641690e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 30 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 30 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.787760e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        38( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               38( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134818
[NR-eGR]     M2  (2V) length: 2.180136e+05um, number of vias: 185368
[NR-eGR]     M3  (3H) length: 2.443863e+05um, number of vias: 18608
[NR-eGR]     M4  (4V) length: 8.625852e+04um, number of vias: 8394
[NR-eGR]     M5  (5H) length: 4.791250e+04um, number of vias: 5086
[NR-eGR]     M6  (6V) length: 2.294983e+04um, number of vias: 3167
[NR-eGR]     M7  (7H) length: 1.417240e+04um, number of vias: 3917
[NR-eGR]     M8  (8V) length: 1.731760e+04um, number of vias: 0
[NR-eGR] Total length: 6.510107e+05um, number of vias: 359358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.205720e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11205
[NR-eGR]     M2  (2V) length: 6.304000e+03um, number of vias: 12716
[NR-eGR]     M3  (3H) length: 2.782200e+04um, number of vias: 7506
[NR-eGR]     M4  (4V) length: 2.642120e+04um, number of vias: 2122
[NR-eGR]     M5  (5H) length: 8.049800e+03um, number of vias: 890
[NR-eGR]     M6  (6V) length: 3.456400e+03um, number of vias: 12
[NR-eGR]     M7  (7H) length: 3.800000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.205720e+04um, number of vias: 34451
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.205720e+04um, number of vias: 34451
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 1.17 sec, Curr Mem: 3736.46 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.rgfbjSQqx
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.4)
Set FIXED routing status on 457 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52268 (unrouted=9425, trialRouted=42843, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9044, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:01.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76415 and nets=52725 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3736.457M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
          cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
          cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.626pF, total=12.035pF
          wire lengths     : top=0.000um, trunk=8844.100um, leaf=63213.100um, total=72057.200um
          hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=77 avg=0.058ns sd=0.016ns min=0.022ns max=0.103ns {49 <= 0.063ns, 25 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.046ns max=0.106ns {10 <= 0.063ns, 121 <= 0.084ns, 110 <= 0.094ns, 74 <= 0.100ns, 62 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.067)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.067)
          skew_group clk2/CON: insertion delay [min=0.334, max=0.398, avg=0.369, sd=0.013], skew [0.064 vs 0.057*], 99.3% {0.341, 0.398} (wid=0.040 ws=0.029) (gid=0.382 gs=0.080)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
          cell areas       : b=866.880um^2, i=0.000um^2, icg=2863.440um^2, nicg=13.680um^2, l=0.000um^2, total=3744.000um^2
          cell capacitance : b=0.481pF, i=0.000pF, icg=0.668pF, nicg=0.007pF, l=0.000pF, total=1.155pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.626pF, total=12.035pF
          wire lengths     : top=0.000um, trunk=8844.100um, leaf=63213.100um, total=72057.200um
          hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=77 avg=0.058ns sd=0.016ns min=0.022ns max=0.103ns {49 <= 0.063ns, 25 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.046ns max=0.106ns {10 <= 0.063ns, 121 <= 0.084ns, 110 <= 0.094ns, 74 <= 0.100ns, 62 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 30 CKBD12: 50 CKBD8: 23 CKBD6: 1 CKBD4: 5 CKBD3: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 40 CKLNQD4: 1 CKLNQD3: 70 CKLNQD2: 75 CKLNQD1: 50 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.067)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.321, max=0.377, avg=0.356, sd=0.014], skew [0.056 vs 0.057], 100% {0.321, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.067)
          skew_group clk2/CON: insertion delay [min=0.334, max=0.398, avg=0.369, sd=0.013], skew [0.064 vs 0.057*], 99.3% {0.341, 0.398} (wid=0.040 ws=0.029) (gid=0.382 gs=0.080)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 88 long paths. The largest offset applied was 0.003ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk2/CON      5020       88         1.753%      0.003ns       0.398ns         0.395ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.002        1
            0.002      and above     87
          -------------------------------
          
          Mean=0.002ns Median=0.002ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 19, numUnchanged = 165, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 241, numSkippedDueToCloseToSkewTarget = 32
        CCOpt-eGRPC Downsizing: considered: 184, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 184, unsuccessful: 0, sized: 19
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 5, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 10, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 5
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 3, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 3
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
          cell areas       : b=858.600um^2, i=0.000um^2, icg=2842.560um^2, nicg=13.680um^2, l=0.000um^2, total=3714.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.144pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.626pF, total=12.035pF
          wire lengths     : top=0.000um, trunk=8844.100um, leaf=63213.100um, total=72057.200um
          hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.103ns {37 <= 0.063ns, 34 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.056ns max=0.106ns {9 <= 0.063ns, 122 <= 0.084ns, 110 <= 0.094ns, 74 <= 0.100ns, 62 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 30 CKBD12: 49 CKBD8: 21 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 33 CKLNQD4: 5 CKLNQD3: 64 CKLNQD2: 82 CKLNQD1: 52 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.334, max=0.398, avg=0.371, sd=0.013], skew [0.064 vs 0.057*], 99% {0.341, 0.398} (wid=0.040 ws=0.029) (gid=0.382 gs=0.081)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.7 real=0:00:01.7)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 457, tested: 457, violation detected: 3, violation ignored (due to small violation): 3, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
          cell areas       : b=858.600um^2, i=0.000um^2, icg=2842.560um^2, nicg=13.680um^2, l=0.000um^2, total=3714.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.144pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.626pF, total=12.035pF
          wire lengths     : top=0.000um, trunk=8844.100um, leaf=63213.100um, total=72057.200um
          hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.103ns {37 <= 0.063ns, 34 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.056ns max=0.106ns {9 <= 0.063ns, 122 <= 0.084ns, 110 <= 0.094ns, 74 <= 0.100ns, 62 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 30 CKBD12: 49 CKBD8: 21 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 33 CKLNQD4: 5 CKLNQD3: 64 CKLNQD2: 82 CKLNQD1: 52 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.334, max=0.398, avg=0.371, sd=0.013], skew [0.064 vs 0.057*], 99% {0.341, 0.398} (wid=0.040 ws=0.029) (gid=0.382 gs=0.081)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 203 insts, 406 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
          cell areas       : b=858.600um^2, i=0.000um^2, icg=2842.560um^2, nicg=13.680um^2, l=0.000um^2, total=3714.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.144pF
          sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.626pF, total=12.035pF
          wire lengths     : top=0.000um, trunk=8844.100um, leaf=63213.100um, total=72057.200um
          hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33173.200um, total=40017.600um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.103ns {37 <= 0.063ns, 34 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.056ns max=0.106ns {9 <= 0.063ns, 122 <= 0.084ns, 110 <= 0.094ns, 74 <= 0.100ns, 62 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 30 CKBD12: 49 CKBD8: 21 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 33 CKLNQD4: 5 CKLNQD3: 64 CKLNQD2: 82 CKLNQD1: 52 
          NICGs: AN2D8: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.320, max=0.377, avg=0.357, sd=0.014], skew [0.056 vs 0.057], 100% {0.320, 0.377} (wid=0.042 ws=0.038) (gid=0.368 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.334, max=0.398, avg=0.371, sd=0.013], skew [0.064 vs 0.057*], 99% {0.341, 0.398} (wid=0.040 ws=0.029) (gid=0.382 gs=0.081)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:02:41 mem=3999.2M) ***
Total net bbox length = 5.542e+05 (2.615e+05 2.927e+05) (ext = 2.555e+04)
Move report: Detail placement moves 23282 insts, mean move: 1.00 um, max move: 12.00 um
	Max move on inst (FILLER__1_6438): (299.00, 94.60) --> (305.60, 100.00)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3999.2MB
Summary Report:
Instances move: 12688 (out of 41763 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 10.40 um (Instance: core2_inst/psum_mem_instance/memory6_reg_37_) (363.2, 83.8) -> (368.2, 89.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.597e+05 (2.655e+05 2.942e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 3999.2MB
*** Finished refinePlace (2:02:47 mem=3999.2M) ***
  Moved 5101, flipped 291 and cell swapped 0 of 10750 clock instance(s) during refinement.
  The largest move was 10.4 microns for core2_inst/psum_mem_instance/memory6_reg_37_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:03.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.9 real=0:00:09.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52268 (unrouted=9425, trialRouted=42843, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9044, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 457 nets for routing of which 457 have one or more fixed wires.
(ccopt eGR): Start to route 457 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3989.68 MB )
[NR-eGR] Read 56684 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3989.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 56684
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43681  numIgnoredNets=43224
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 457 clock nets ( 457 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 457 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 457 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 7.315200e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 242 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 242 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.243656e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 175 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 175 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.662336e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.814112e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        52( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               52( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134818
[NR-eGR]     M2  (2V) length: 2.179920e+05um, number of vias: 185349
[NR-eGR]     M3  (3H) length: 2.447093e+05um, number of vias: 18679
[NR-eGR]     M4  (4V) length: 8.627592e+04um, number of vias: 8393
[NR-eGR]     M5  (5H) length: 4.785160e+04um, number of vias: 5122
[NR-eGR]     M6  (6V) length: 2.313144e+04um, number of vias: 3166
[NR-eGR]     M7  (7H) length: 1.417940e+04um, number of vias: 3919
[NR-eGR]     M8  (8V) length: 1.732880e+04um, number of vias: 0
[NR-eGR] Total length: 6.514684e+05um, number of vias: 359446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.251490e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11205
[NR-eGR]     M2  (2V) length: 6.282400e+03um, number of vias: 12697
[NR-eGR]     M3  (3H) length: 2.814500e+04um, number of vias: 7577
[NR-eGR]     M4  (4V) length: 2.643860e+04um, number of vias: 2121
[NR-eGR]     M5  (5H) length: 7.988900e+03um, number of vias: 926
[NR-eGR]     M6  (6V) length: 3.638000e+03um, number of vias: 11
[NR-eGR]     M7  (7H) length: 1.080000e+01um, number of vias: 2
[NR-eGR]     M8  (8V) length: 1.120000e+01um, number of vias: 0
[NR-eGR] Total length: 7.251490e+04um, number of vias: 34539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.251490e+04um, number of vias: 34539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.67 sec, Real: 1.14 sec, Curr Mem: 3684.68 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.rgf0KtBsz
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 457 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 457 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 06:13:55, mem=2863.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 06:13:55 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52725)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:13:56 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 52719 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:06, memory = 2944.06 (MB), peak = 3429.82 (MB)
#Merging special wires: starts on Thu Mar 23 06:14:02 2023 with memory = 2944.31 (MB), peak = 3429.82 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.3 GB --1.17 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 06:14:02 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:06
#Increased memory = 32.56 (MB)
#Total memory = 2944.76 (MB)
#Peak memory = 3429.82 (MB)
#
#
#Start global routing on Thu Mar 23 06:14:02 2023
#
#
#Start global routing initialization on Thu Mar 23 06:14:02 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 06:14:02 2023
#
#Start routing resource analysis on Thu Mar 23 06:14:03 2023
#
#Routing resource analysis is done on Thu Mar 23 06:14:03 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    93.64%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.85%
#
#  457 nets (0.87%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:14:03 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2951.66 (MB), peak = 3429.82 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 06:14:03 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2952.00 (MB), peak = 3429.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2961.82 (MB), peak = 3429.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2963.71 (MB), peak = 3429.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9044 (skipped).
#Total number of selected nets for routing = 457.
#Total number of unselected nets (but routable) for routing = 43224 (skipped).
#Total number of nets in the design = 52725.
#
#43224 skipped nets do not have any wires.
#457 routable nets have only global wires.
#457 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                457               0  
#------------------------------------------------
#        Total                457               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                457          554           42670  
#-------------------------------------------------------------
#        Total                457          554           42670  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            4(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4           54(0.15%)     12(0.03%)      1(0.00%)   (0.19%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     58(0.02%)     12(0.00%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 70812 um.
#Total half perimeter of net bounding box = 41269 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5268 um.
#Total wire length on LAYER M3 = 27840 um.
#Total wire length on LAYER M4 = 26292 um.
#Total wire length on LAYER M5 = 7797 um.
#Total wire length on LAYER M6 = 3594 um.
#Total wire length on LAYER M7 = 12 um.
#Total wire length on LAYER M8 = 9 um.
#Total number of vias = 30326
#Up-Via Summary (total 30326):
#           
#-----------------------
# M1              11204
# M2               9754
# M3               6641
# M4               1913
# M5                807
# M6                  5
# M7                  2
#-----------------------
#                 30326 
#
#Total number of involved priority nets 457
#Maximum src to sink distance for priority net 407.1
#Average of max src_to_sink distance for priority net 73.8
#Average of ave src_to_sink distance for priority net 41.9
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.19%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 25.95 (MB)
#Total memory = 2970.72 (MB)
#Peak memory = 3429.82 (MB)
#
#Finished global routing on Thu Mar 23 06:14:08 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2951.06 (MB), peak = 3429.82 (MB)
#Start Track Assignment.
#Done with 6987 horizontal wires in 2 hboxes and 6824 vertical wires in 2 hboxes.
#Done with 6861 horizontal wires in 2 hboxes and 6739 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 75263 um.
#Total half perimeter of net bounding box = 41269 um.
#Total wire length on LAYER M1 = 4501 um.
#Total wire length on LAYER M2 = 4961 um.
#Total wire length on LAYER M3 = 27564 um.
#Total wire length on LAYER M4 = 26608 um.
#Total wire length on LAYER M5 = 7896 um.
#Total wire length on LAYER M6 = 3713 um.
#Total wire length on LAYER M7 = 10 um.
#Total wire length on LAYER M8 = 11 um.
#Total number of vias = 30326
#Up-Via Summary (total 30326):
#           
#-----------------------
# M1              11204
# M2               9754
# M3               6641
# M4               1913
# M5                807
# M6                  5
# M7                  2
#-----------------------
#                 30326 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2976.05 (MB), peak = 3429.82 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:14
#Increased memory = 64.19 (MB)
#Total memory = 2976.24 (MB)
#Peak memory = 3429.82 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 60.0% required routing.
#   number of violations = 0
#cpu time = 00:00:53, elapsed time = 00:00:07, memory = 3295.10 (MB), peak = 3429.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 74024 um.
#Total half perimeter of net bounding box = 41269 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 614 um.
#Total wire length on LAYER M3 = 30203 um.
#Total wire length on LAYER M4 = 32282 um.
#Total wire length on LAYER M5 = 7589 um.
#Total wire length on LAYER M6 = 3313 um.
#Total wire length on LAYER M7 = 12 um.
#Total wire length on LAYER M8 = 10 um.
#Total number of vias = 36446
#Total number of multi-cut vias = 247 (  0.7%)
#Total number of single cut vias = 36199 ( 99.3%)
#Up-Via Summary (total 36446):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10954 ( 97.8%)       246 (  2.2%)      11200
# M2             11243 (100.0%)         0 (  0.0%)      11243
# M3             11627 (100.0%)         0 (  0.0%)      11627
# M4              1788 (100.0%)         0 (  0.0%)       1788
# M5               582 ( 99.8%)         1 (  0.2%)        583
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                36199 ( 99.3%)       247 (  0.7%)      36446 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:55
#Elapsed time = 00:00:08
#Increased memory = 8.82 (MB)
#Total memory = 2985.07 (MB)
#Peak memory = 3429.82 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:08
#Increased memory = 8.82 (MB)
#Total memory = 2985.07 (MB)
#Peak memory = 3429.82 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:25
#Increased memory = 94.75 (MB)
#Total memory = 2958.30 (MB)
#Peak memory = 3429.82 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:14:19 2023
#
% End globalDetailRoute (date=03/23 06:14:19, total cpu=0:01:35, real=0:00:25.0, peak res=3213.5M, current mem=2940.5M)
        NanoRoute done. (took cpu=0:01:35 real=0:00:24.7)
      Clock detailed routing done.
Checking guided vs. routed lengths for 457 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          209
        50.000     100.000          115
       100.000     150.000          111
       150.000     200.000           13
       200.000     250.000            2
       250.000     300.000            1
       300.000     350.000            2
       350.000     400.000            3
       400.000     450.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          348
        0.000     10.000           89
       10.000     20.000           11
       20.000     30.000            5
       30.000     40.000            3
       40.000     50.000            0
       50.000     60.000            0
       60.000     70.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core2_inst/kmem_instance/net4201 (33 terminals)
    Guided length:  max path =    93.000um, total =   202.198um
    Routed length:  max path =    93.000um, total =   268.480um
    Deviation:      max path =     0.000%,  total =    32.781%

    Net core2_inst/mac_array_instance/col_idx_2__mac_col_inst/net4551 (57 terminals)
    Guided length:  max path =    46.800um, total =   211.000um
    Routed length:  max path =    44.200um, total =   266.100um
    Deviation:      max path =    -5.556%,  total =    26.114%

    Net core2_inst/mac_array_instance/col_idx_1__mac_col_inst/net4585 (57 terminals)
    Guided length:  max path =    65.200um, total =   200.999um
    Routed length:  max path =    57.600um, total =   252.420um
    Deviation:      max path =   -11.656%,  total =    25.583%

    Net normalizer_inst/CTS_18 (89 terminals)
    Guided length:  max path =    56.400um, total =   308.800um
    Routed length:  max path =    53.400um, total =   386.360um
    Deviation:      max path =    -5.319%,  total =    25.117%

    Net core1_inst/mac_array_instance/CTS_7 (99 terminals)
    Guided length:  max path =   125.600um, total =   439.399um
    Routed length:  max path =   123.000um, total =   544.565um
    Deviation:      max path =    -2.070%,  total =    23.934%

    Net core1_inst/mac_array_instance/col_idx_4__mac_col_inst/net4483 (57 terminals)
    Guided length:  max path =    61.800um, total =   222.199um
    Routed length:  max path =    60.600um, total =   274.400um
    Deviation:      max path =    -1.942%,  total =    23.493%

    Net core1_inst/mac_array_instance/col_idx_2__mac_col_inst/net4551 (57 terminals)
    Guided length:  max path =    77.400um, total =   202.200um
    Routed length:  max path =    80.200um, total =   247.330um
    Deviation:      max path =     3.618%,  total =    22.319%

    Net core1_inst/mac_array_instance/col_idx_3__mac_col_inst/net4517 (57 terminals)
    Guided length:  max path =    84.799um, total =   211.900um
    Routed length:  max path =    78.200um, total =   259.020um
    Deviation:      max path =    -7.782%,  total =    22.237%

    Net core2_inst/mac_array_instance/col_idx_7__mac_col_inst/net4381 (57 terminals)
    Guided length:  max path =    77.800um, total =   213.200um
    Routed length:  max path =    66.400um, total =   260.190um
    Deviation:      max path =   -14.653%,  total =    22.040%

    Net core1_inst/mac_array_instance/col_idx_5__mac_col_inst/net4449 (57 terminals)
    Guided length:  max path =    49.600um, total =   191.000um
    Routed length:  max path =    45.800um, total =   231.410um
    Deviation:      max path =    -7.661%,  total =    21.157%

Set FIXED routing status on 457 net(s)
Set FIXED placed status on 455 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3721.39 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3766.27 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3766.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 457  Num Prerouted Wires = 39059
[NR-eGR] Read numTotalNets=43681  numIgnoredNets=457
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43224 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 2.969280e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 42670 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.730282e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       117( 0.12%)        13( 0.01%)         1( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)        36( 0.04%)         2( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)       220( 0.24%)         3( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        61( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        29( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              469( 0.07%)        18( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.410000e+00um, number of vias: 136089
[NR-eGR]     M2  (2V) length: 2.191927e+05um, number of vias: 186528
[NR-eGR]     M3  (3H) length: 2.515372e+05um, number of vias: 23268
[NR-eGR]     M4  (4V) length: 8.879088e+04um, number of vias: 8760
[NR-eGR]     M5  (5H) length: 5.248895e+04um, number of vias: 4995
[NR-eGR]     M6  (6V) length: 2.679157e+04um, number of vias: 3157
[NR-eGR]     M7  (7H) length: 1.399150e+04um, number of vias: 3916
[NR-eGR]     M8  (8V) length: 1.748240e+04um, number of vias: 0
[NR-eGR] Total length: 6.702766e+05um, number of vias: 366713
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 1.40 sec, Curr Mem: 3731.84 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.0 real=0:00:01.8)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52268 (unrouted=9044, trialRouted=43224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9044, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:40 real=0:00:28.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76415 and nets=52725 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3722.836M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
    cell areas       : b=858.600um^2, i=0.000um^2, icg=2842.560um^2, nicg=13.680um^2, l=0.000um^2, total=3714.840um^2
    cell capacitance : b=0.476pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.144pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.420pF, leaf=10.969pF, total=12.389pF
    wire lengths     : top=0.000um, trunk=8871.200um, leaf=65152.400um, total=74023.600um
    hp wire lengths  : top=0.000um, trunk=6844.400um, leaf=33324.500um, total=40168.900um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=16, worst=[0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.020ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.101ns {37 <= 0.063ns, 34 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.011ns min=0.057ns max=0.108ns {6 <= 0.063ns, 114 <= 0.084ns, 101 <= 0.094ns, 77 <= 0.100ns, 66 <= 0.105ns} {16 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 30 CKBD12: 49 CKBD8: 21 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
     ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 79 CKLNQD6: 33 CKLNQD4: 5 CKLNQD3: 64 CKLNQD2: 82 CKLNQD1: 52 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.358, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.358, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
    skew_group clk2/CON: insertion delay [min=0.333, max=0.398, avg=0.371, sd=0.013], skew [0.065 vs 0.057*], 98.9% {0.341, 0.398} (wid=0.039 ws=0.029) (gid=0.382 gs=0.080)
  CCOpt::Phase::Routing done. (took cpu=0:01:42 real=0:00:29.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 457, tested: 457, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 14
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              16 [100.0%]          14 (87.5%)           0            0                   14 (87.5%)           2 (12.5%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             16 [100.0%]          14 (87.5%)           0            0                   14 (87.5%)           2 (12.5%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 14, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 20.160um^2 (0.543%)
    Max. move: 0.600um(core1_inst/psum_mem_instance/CTS_ccl_a_buf_00187 {Ccopt::ClockTree::ClockDriver at 0x7f0205c9edb8, uid:A2b1cc, a ccl_a CKBD8 at (149.600,56.800) in powerdomain auto-default in usermodule module core1_inst/psum_mem_instance in clock tree clk1} and 5 others), Min. move: 0.000um, Avg. move: 0.050um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=873.720um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3735.000um^2
      cell capacitance : b=0.484pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.153pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.420pF, leaf=10.969pF, total=12.389pF
      wire lengths     : top=0.000um, trunk=8871.200um, leaf=65152.400um, total=74023.600um
      hp wire lengths  : top=0.000um, trunk=6845.200um, leaf=33324.500um, total=40169.700um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.101ns {36 <= 0.063ns, 35 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.057ns max=0.107ns {6 <= 0.063ns, 124 <= 0.084ns, 105 <= 0.094ns, 77 <= 0.100ns, 66 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 30 CKBD12: 56 CKBD8: 14 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.333, max=0.398, avg=0.371, sd=0.013], skew [0.065 vs 0.057*], 98.9% {0.341, 0.398} (wid=0.039 ws=0.029) (gid=0.382 gs=0.080)
    Upsizing to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 457, tested: 457, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=119, i=0, icg=334, nicg=2, l=0, total=455
      cell areas       : b=873.720um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3735.000um^2
      cell capacitance : b=0.484pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.153pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.420pF, leaf=10.969pF, total=12.389pF
      wire lengths     : top=0.000um, trunk=8871.200um, leaf=65152.400um, total=74023.600um
      hp wire lengths  : top=0.000um, trunk=6845.200um, leaf=33324.500um, total=40169.700um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=77 avg=0.063ns sd=0.017ns min=0.022ns max=0.101ns {36 <= 0.063ns, 35 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.011ns min=0.057ns max=0.107ns {6 <= 0.063ns, 124 <= 0.084ns, 105 <= 0.094ns, 77 <= 0.100ns, 66 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 30 CKBD12: 56 CKBD8: 14 CKBD6: 3 CKBD4: 5 CKBD3: 2 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.333, max=0.398, avg=0.371, sd=0.013], skew [0.065 vs 0.057*], 98.9% {0.341, 0.398} (wid=0.039 ws=0.029) (gid=0.382 gs=0.080)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 457, nets tested: 457, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 0, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=889.200um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3750.480um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.162pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.424pF, leaf=10.972pF, total=12.396pF
      wire lengths     : top=0.000um, trunk=8877.000um, leaf=65146.600um, total=74023.600um
      hp wire lengths  : top=0.000um, trunk=6871.000um, leaf=33613.000um, total=40484.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.018ns min=0.022ns max=0.101ns {40 <= 0.063ns, 33 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.011ns min=0.057ns max=0.105ns {6 <= 0.063ns, 128 <= 0.084ns, 105 <= 0.094ns, 77 <= 0.100ns, 66 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 29 CKBD12: 58 CKBD8: 14 CKBD6: 4 CKBD4: 6 CKBD3: 2 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.378, avg=0.357, sd=0.014], skew [0.058 vs 0.057*], 99.9% {0.323, 0.378} (wid=0.042 ws=0.037) (gid=0.368 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.333, max=0.398, avg=0.371, sd=0.013], skew [0.065 vs 0.057*], 98.9% {0.341, 0.398} (wid=0.039 ws=0.029) (gid=0.382 gs=0.080)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing Skew by cell sizing...
    Resized 3 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              7 [58.3%]            1 (14.3%)           0            0                    1 (14.3%)           6 (85.7%)
    leaf               5 [41.7%]            2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             12 [100.0%]           3 (25.0%)           0            0                    3 (25.0%)           9 (75.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 5.760um^2 (0.154%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
      cell areas       : b=894.960um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3756.240um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.165pF
      sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.424pF, leaf=10.972pF, total=12.396pF
      wire lengths     : top=0.000um, trunk=8877.000um, leaf=65146.600um, total=74023.600um
      hp wire lengths  : top=0.000um, trunk=6871.000um, leaf=33613.000um, total=40484.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=79 avg=0.062ns sd=0.018ns min=0.022ns max=0.101ns {40 <= 0.063ns, 33 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.011ns min=0.057ns max=0.105ns {6 <= 0.063ns, 130 <= 0.084ns, 104 <= 0.094ns, 77 <= 0.100ns, 65 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 31 CKBD12: 56 CKBD8: 15 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
      skew_group clk2/CON: insertion delay [min=0.333, max=0.395, avg=0.371, sd=0.013], skew [0.062 vs 0.057*], 99.5% {0.337, 0.394} (wid=0.039 ws=0.029) (gid=0.375 gs=0.073)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:04:33 mem=4034.4M) ***
Total net bbox length = 5.600e+05 (2.657e+05 2.943e+05) (ext = 2.555e+04)
Move report: Detail placement moves 3012 insts, mean move: 0.82 um, max move: 10.20 um
	Max move on inst (core2_inst/psum_mem_instance/U488): (428.40, 91.00) --> (433.20, 96.40)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:02.0 MEM: 4034.4MB
Summary Report:
Instances move: 1604 (out of 41767 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 10.20 um (Instance: core2_inst/psum_mem_instance/U488) (428.4, 91) -> (433.2, 96.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.607e+05 (2.662e+05 2.945e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 4034.4MB
*** Finished refinePlace (2:04:38 mem=4034.4M) ***
    Moved 714, flipped 30 and cell swapped 0 of 10754 clock instance(s) during refinement.
    The largest move was 5.6 microns for core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_reg_0_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.4 real=0:00:03.2)
    Set dirty flag on 1720 insts, 802 nets
  PostConditioning done.
Net route status summary:
  Clock:       461 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=461, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52268 (unrouted=9044, trialRouted=43224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9044, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
    cell areas       : b=894.960um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3756.240um^2
    cell capacitance : b=0.497pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.165pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.424pF, leaf=10.972pF, total=12.396pF
    wire lengths     : top=0.000um, trunk=8894.980um, leaf=65167.520um, total=74062.500um
    hp wire lengths  : top=0.000um, trunk=6871.000um, leaf=33632.500um, total=40503.500um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=79 avg=0.062ns sd=0.018ns min=0.022ns max=0.101ns {40 <= 0.063ns, 33 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.011ns min=0.057ns max=0.105ns {6 <= 0.063ns, 130 <= 0.084ns, 104 <= 0.094ns, 77 <= 0.100ns, 65 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 31 CKBD12: 56 CKBD8: 15 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 1 CKBD1: 2 CKBD0: 7 
     ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
    skew_group clk2/CON: insertion delay [min=0.333, max=0.396, avg=0.371, sd=0.013], skew [0.063 vs 0.057*], 99.5% {0.337, 0.394} (wid=0.039 ws=0.029) (gid=0.375 gs=0.073)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:10.7 real=0:00:07.6)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        123      894.960       0.497
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2847.600       0.661
  Non-Integrated Clock Gates       2       13.680       0.007
  Clock Logic                      0        0.000       0.000
  All                            459     3756.240       1.165
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8894.980
  Leaf      65167.520
  Total     74062.500
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6871.000
  Leaf       33632.500
  Total      40503.500
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.166     1.424     2.591
  Leaf     8.253    10.972    19.225
  Total    9.420    12.396    21.816
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.255     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       79      0.062       0.018      0.022    0.101    {40 <= 0.063ns, 33 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}             -
  Leaf        0.105      382      0.089       0.011      0.057    0.105    {6 <= 0.063ns, 130 <= 0.084ns, 104 <= 0.094ns, 77 <= 0.100ns, 65 <= 0.105ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     31       312.480
  CKBD12      buffer     56       443.520
  CKBD8       buffer     15        86.400
  CKBD6       buffer      3        12.960
  CKBD4       buffer      6        19.440
  CKBD3       buffer      2         5.040
  CKBD2       buffer      1         2.160
  CKBD1       buffer      2         2.880
  CKBD0       buffer      7        10.080
  CKLNQD16    icg        15       226.800
  CKLNQD12    icg         4        48.960
  CKLNQD8     icg        83       866.520
  CKLNQD6     icg        29       281.880
  CKLNQD4     icg         5        39.600
  CKLNQD3     icg        67       506.520
  CKLNQD2     icg        79       540.360
  CKLNQD1     icg        52       336.960
  AN2D8       nicg        2        13.680
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.320     0.376     0.056       0.057         0.037           0.009           0.357        0.013     100% {0.320, 0.376}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.320     0.376     0.056       0.057         0.037           0.009           0.357        0.013     100% {0.320, 0.376}
  WC:setup.late    clk2/CON      0.333     0.396     0.063    0.057*           0.029           0.013           0.371        0.013     99.5% {0.337, 0.394}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.333    core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/CP
  WC:setup.late    clk2/CON      Max        0.396    core2_inst/psum_mem_instance/memory5_reg_1_/CP
  ------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=123, i=0, icg=334, nicg=2, l=0, total=459
  cell areas       : b=894.960um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=3756.240um^2
  cell capacitance : b=0.497pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.165pF
  sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.424pF, leaf=10.972pF, total=12.396pF
  wire lengths     : top=0.000um, trunk=8894.980um, leaf=65167.520um, total=74062.500um
  hp wire lengths  : top=0.000um, trunk=6871.000um, leaf=33632.500um, total=40503.500um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=79 avg=0.062ns sd=0.018ns min=0.022ns max=0.101ns {40 <= 0.063ns, 33 <= 0.084ns, 2 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.011ns min=0.057ns max=0.105ns {6 <= 0.063ns, 130 <= 0.084ns, 104 <= 0.094ns, 77 <= 0.100ns, 65 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 31 CKBD12: 56 CKBD8: 15 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 1 CKBD1: 2 CKBD0: 7 
   ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
  NICGs: AN2D8: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.320, max=0.376, avg=0.357, sd=0.013], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.042 ws=0.037) (gid=0.365 gs=0.063)
  skew_group clk2/CON: insertion delay [min=0.333, max=0.396, avg=0.371, sd=0.013], skew [0.063 vs 0.057*], 99.5% {0.337, 0.394} (wid=0.039 ws=0.029) (gid=0.375 gs=0.073)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:01.0)
Runtime done. (took cpu=0:03:35 real=0:01:57)
Runtime Summary
===============
Clock Runtime:  (56%) Core CTS          61.77 (Init 6.73, Construction 20.54, Implementation 23.73, eGRPC 4.28, PostConditioning 4.43, Other 2.07)
Clock Runtime:  (38%) CTS services      42.60 (RefinePlace 10.89, EarlyGlobalClock 4.91, NanoRoute 24.70, ExtractRC 2.11, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          5.90 (Init 2.11, CongRepair/EGR-DP 3.38, TimingUpdate 0.40, Other 0.00)
Clock Runtime: (100%) Total            110.26

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3006.5M, totSessionCpu=2:04:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3001.7M, totSessionCpu=2:04:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3739.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=3739.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=3742.3M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3748.68)
Total number of fetched objects 44059
End delay calculation. (MEM=4135.75 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4135.75 CPU=0:00:07.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:03.0 totSessionCpu=2:05:03 mem=4103.8M)
** Profile ** Overall slacks :  cpu=0:00:11.0, mem=4111.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4134.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.975  | -1.975  | -0.326  | -0.312  |
|           TNS (ns):| -78.231 | -72.107 | -1.531  | -4.592  |
|    Violating Paths:|   581   |   543   |   16    |   22    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.003   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.280%
       (98.723% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4134.3M
**optDesign ... cpu = 0:00:23, real = 0:00:07, mem = 3021.9M, totSessionCpu=2:05:05 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41767

Instance distribution across the VT partitions:

 LVT : inst = 13700 (32.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13700 (32.8%)

 HVT : inst = 28067 (67.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28067 (67.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3759.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3759.8M) ***
*** Starting optimizing excluded clock nets MEM= 3759.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3759.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 461 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:07.2/0:34:12.0 (3.7), mem = 3759.8M
(I,S,L,T): WC_VIEW: 51.5356, 35.2549, 2.1344, 88.9248
(I,S,L,T): WC_VIEW: 51.5356, 35.2549, 2.1344, 88.9248
*** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:05.2 (1.3), totSession cpu/real = 2:05:13.8/0:34:17.2 (3.7), mem = 3889.6M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 461 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:15.1/0:34:18.1 (3.7), mem = 3889.6M
(I,S,L,T): WC_VIEW: 51.5356, 35.2549, 2.1344, 88.9248
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    37|    -0.02|     3|     3|    -0.01|     0|     0|     0|     0|    -1.98|   -78.23|       0|       0|       0|  98.72|          |         |
|     1|    22|    -0.00|     3|     3|    -0.01|     0|     0|     0|     0|    -1.98|   -78.23|       0|       0|       2|  98.72| 0:00:00.0|  4364.7M|
|     1|    22|    -0.00|     3|     3|    -0.01|     0|     0|     0|     0|    -1.98|   -78.23|       0|       0|       0|  98.72| 0:00:01.0|  4364.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 461 constrained nets 
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=4364.7M) ***

*** Starting refinePlace (2:05:23 mem=4364.7M) ***
Total net bbox length = 5.607e+05 (2.662e+05 2.945e+05) (ext = 2.555e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4374.6MB
Summary Report:
Instances move: 0 (out of 41308 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.607e+05 (2.662e+05 2.945e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4374.6MB
*** Finished refinePlace (2:05:26 mem=4374.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4374.6M)


Density : 0.9872
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4374.6M) ***
(I,S,L,T): WC_VIEW: 51.5344, 35.2549, 2.1344, 88.9237
*** DrvOpt [finish] : cpu/real = 0:00:12.9/0:00:09.4 (1.4), totSession cpu/real = 2:05:28.0/0:34:27.4 (3.6), mem = 4166.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3822.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3822.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3895.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3893.5M

------------------------------------------------------------
     Summary (cpu=0.22min real=0.15min mem=3822.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.975  | -1.975  | -0.326  | -0.312  |
|           TNS (ns):| -78.233 | -72.109 | -1.531  | -4.592  |
|    Violating Paths:|   581   |   543   |   16    |   22    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.003   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.280%
       (98.723% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3893.5M
**optDesign ... cpu = 0:00:48, real = 0:00:25, mem = 3091.3M, totSessionCpu=2:05:30 **
*** Timing NOT met, worst failing slack is -1.975
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 461 nets with fixed/cover wires excluded.
Info: 461 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:30.3/0:34:28.5 (3.6), mem = 3822.5M
(I,S,L,T): WC_VIEW: 51.5344, 35.2549, 2.1344, 88.9237
*info: 461 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.976 TNS Slack -78.233 Density 98.72
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.312| -4.592|
|reg2cgate |-0.326| -1.531|
|reg2reg   |-1.976|-72.109|
|HEPG      |-1.976|-73.640|
|All Paths |-1.976|-78.233|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.326ns TNS -1.531ns; reg2reg* WNS -1.975ns TNS -72.109ns; HEPG WNS -1.975ns TNS -72.109ns; all paths WNS -1.975ns TNS -78.233ns; Real time 0:02:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.976|   -1.976| -73.640|  -78.233|    98.72%|   0:00:00.0| 4033.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.967|   -1.967| -73.309|  -77.901|    98.72%|   0:00:02.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.967|   -1.967| -73.309|  -77.901|    98.72%|   0:00:01.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.967|   -1.967| -73.309|  -77.901|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.967|   -1.967| -73.299|  -77.891|    98.72%|   0:00:01.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.967|   -1.967| -73.241|  -77.833|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.967|   -1.967| -73.241|  -77.833|    98.72%|   0:00:01.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -1.967|   -1.967| -73.156|  -77.748|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.967|   -1.967| -73.075|  -77.667|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.967|   -1.967| -72.935|  -77.528|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.967|   -1.967| -72.832|  -77.424|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.967|   -1.967| -72.738|  -77.330|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.967|   -1.967| -72.521|  -77.114|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.967|   -1.967| -72.491|  -77.083|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.967|   -1.967| -72.249|  -76.841|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.967|   -1.967| -71.721|  -76.313|    98.72%|   0:00:01.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.967|   -1.967| -71.450|  -76.042|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.967|   -1.967| -71.152|  -75.744|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.967|   -1.967| -71.140|  -75.732|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.967|   -1.967| -70.945|  -75.537|    98.72%|   0:00:01.0| 4383.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory7_reg_81_/D     |
|  -1.967|   -1.967| -70.935|  -75.527|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory7_reg_81_/D     |
|  -1.967|   -1.967| -70.927|  -75.519|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.968|   -1.968| -70.927|  -75.519|    98.72%|   0:00:00.0| 4383.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.4 real=0:00:07.0 mem=4383.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.4 real=0:00:07.0 mem=4383.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.312| -4.592|
|reg2cgate |-0.326| -0.875|
|reg2reg   |-1.968|-70.052|
|HEPG      |-1.968|-70.927|
|All Paths |-1.968|-75.519|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.326ns TNS -0.875ns; reg2reg* WNS -1.968ns TNS -70.052ns; HEPG WNS -1.968ns TNS -70.052ns; all paths WNS -1.968ns TNS -75.520ns; Real time 0:02:43
** GigaOpt Optimizer WNS Slack -1.968 TNS Slack -75.519 Density 98.72
*** Starting refinePlace (2:06:05 mem=4383.0M) ***
Total net bbox length = 5.607e+05 (2.662e+05 2.945e+05) (ext = 2.555e+04)
Density distribution unevenness ratio = 0.565%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4383.0MB
Summary Report:
Instances move: 0 (out of 41305 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.607e+05 (2.662e+05 2.945e+05) (ext = 2.555e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 4383.0MB
*** Finished refinePlace (2:06:09 mem=4383.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4383.0M)


Density : 0.9872
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4383.0M) ***
** GigaOpt Optimizer WNS Slack -1.968 TNS Slack -75.519 Density 98.72
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.312| -4.592|
|reg2cgate |-0.326| -0.875|
|reg2reg   |-1.968|-70.052|
|HEPG      |-1.968|-70.927|
|All Paths |-1.968|-75.519|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 461 constrained nets 
Layer 7 has 549 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:28.1 real=0:00:12.0 mem=4383.0M) ***

(I,S,L,T): WC_VIEW: 51.5487, 35.2597, 2.1359, 88.9443
*** SetupOpt [finish] : cpu/real = 0:00:40.3/0:00:24.0 (1.7), totSession cpu/real = 2:06:10.6/0:34:52.5 (3.6), mem = 4173.5M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 461 nets with fixed/cover wires excluded.
Info: 461 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:10.9/0:34:52.7 (3.6), mem = 3821.5M
(I,S,L,T): WC_VIEW: 51.5487, 35.2597, 2.1359, 88.9443
*info: 461 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.968 TNS Slack -75.519 Density 98.72
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.312| -4.592|
|reg2cgate |-0.326| -0.875|
|reg2reg   |-1.968|-70.052|
|HEPG      |-1.968|-70.927|
|All Paths |-1.968|-75.519|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.326ns TNS -0.875ns; reg2reg* WNS -1.968ns TNS -70.052ns; HEPG WNS -1.968ns TNS -70.052ns; all paths WNS -1.968ns TNS -75.520ns; Real time 0:02:58
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.968|   -1.968| -70.927|  -75.519|    98.72%|   0:00:00.0| 4033.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.936|   -1.936| -70.406|  -74.998|    98.71%|   0:00:06.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.928|   -1.928| -70.347|  -74.939|    98.71%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.927|   -1.927| -70.351|  -74.943|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.924|   -1.924| -70.190|  -74.782|    98.71%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.924|   -1.924| -70.188|  -74.781|    98.70%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.921|   -1.921| -70.157|  -74.750|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.921|   -1.921| -70.153|  -74.745|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.916|   -1.916| -70.130|  -74.722|    98.70%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.916|   -1.916| -70.127|  -74.719|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -70.088|  -74.681|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.914|   -1.914| -70.027|  -74.620|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.908|   -1.908| -69.975|  -74.567|    98.70%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.903|   -1.903| -69.816|  -74.409|    98.70%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.898|   -1.898| -69.662|  -74.255|    98.70%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.898|   -1.898| -69.658|  -74.251|    98.69%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.896|   -1.896| -69.598|  -74.191|    98.69%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -69.516|  -74.109|    98.69%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.891|   -1.891| -69.459|  -74.052|    98.69%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.890|   -1.890| -69.428|  -74.021|    98.69%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.887|   -1.887| -69.303|  -73.896|    98.69%|   0:00:00.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.886|   -1.886| -69.227|  -73.819|    98.69%|   0:00:02.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.886|   -1.886| -69.177|  -73.770|    98.69%|   0:00:01.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.886|   -1.886| -69.177|  -73.769|    98.67%|   0:00:03.0| 4385.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 44045
End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.3 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.5/0:00:03.8 (3.5), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.583|   -1.583| -62.562|  -73.921|    98.67%|   0:00:09.0| 4397.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.583|   -1.583| -62.562|  -73.921|    98.67%|   0:00:00.0| 4397.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.086|   -1.254| -85.906| -111.156|    98.67%|   0:00:07.0| 4419.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.090|   -1.254| -85.981| -111.231|    98.67%|   0:00:02.0| 4438.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.090|   -1.254| -85.981| -111.231|    98.67%|   0:00:00.0| 4438.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:25 real=0:00:38.0 mem=4438.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.254|   -1.254| -25.250| -111.231|    98.67%|   0:00:00.0| 4438.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.212|   -1.212| -24.966| -110.947|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -1.210|   -1.210| -24.834| -110.815|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.202|   -1.202| -24.777| -110.757|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.176|   -1.176| -24.719| -110.700|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.175|   -1.175| -24.700| -110.681|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.175|   -1.175| -24.700| -110.681|    98.67%|   0:00:00.0| 4446.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=4446.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:00:39.0 mem=4446.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.175| -24.700|
|reg2cgate |-0.960|  -3.076|
|reg2reg   |-1.090| -82.905|
|HEPG      |-1.090| -85.981|
|All Paths |-1.175|-110.681|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.960ns TNS -3.076ns; reg2reg* WNS -1.090ns TNS -82.905ns; HEPG WNS -1.090ns TNS -82.905ns; all paths WNS -1.175ns TNS -110.680ns; Real time 0:03:37
** GigaOpt Optimizer WNS Slack -1.175 TNS Slack -110.681 Density 98.67
*** Starting refinePlace (2:08:48 mem=4446.9M) ***
Total net bbox length = 5.624e+05 (2.672e+05 2.951e+05) (ext = 2.555e+04)
Density distribution unevenness ratio = 0.578%
Density distribution unevenness ratio = 4.721%
Move report: Timing Driven Placement moves 75838 insts, mean move: 12.65 um, max move: 115.80 um
	Max move on inst (normalizer_inst/FE_USKC4079_CTS_13): (370.80, 74.80) --> (301.80, 121.60)
	Runtime: CPU: 0:00:44.6 REAL: 0:00:13.0 MEM: 4494.7MB
Move report: Detail placement moves 72990 insts, mean move: 11.34 um, max move: 235.80 um
	Max move on inst (FILLER__2_5753): (98.40, 271.00) --> (98.40, 506.80)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4494.7MB
Summary Report:
Instances move: 41241 (out of 41328 movable)
Instances flipped: 52
Mean displacement: 13.27 um
Max displacement: 178.40 um (Instance: normalizer_inst/U12655) (314.4, 328.6) -> (345.2, 181)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.466e+05 (4.021e+05 4.445e+05) (ext = 2.581e+04)
Runtime: CPU: 0:00:48.2 REAL: 0:00:16.0 MEM: 4494.7MB
*** Finished refinePlace (2:09:36 mem=4494.7M) ***
Finished re-routing un-routed nets (0:00:00.9 4494.7M)


Density : 0.9873
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:00 real=0:00:20.0 mem=4494.7M) ***
** GigaOpt Optimizer WNS Slack -2.940 TNS Slack -195.745 Density 98.73
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.175| -24.680|
|reg2cgate |-0.961|  -3.357|
|reg2reg   |-2.940|-167.708|
|HEPG      |-2.940|-171.065|
|All Paths |-2.940|-195.745|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.961ns TNS -3.358ns; reg2reg* WNS -2.940ns TNS -167.707ns; HEPG WNS -2.940ns TNS -167.707ns; all paths WNS -2.940ns TNS -195.745ns; Real time 0:03:58
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.940|   -2.940|-171.065| -195.745|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.828|   -2.828|-170.368| -195.048|    98.73%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.815|   -2.815|-169.424| -194.105|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.749|   -2.749|-168.819| -193.499|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.725|   -2.725|-168.770| -193.451|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.646|   -2.646|-166.546| -191.227|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.631|   -2.631|-165.926| -190.607|    98.73%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.605|   -2.605|-165.348| -190.029|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.579|   -2.579|-164.967| -189.647|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.566|   -2.566|-164.714| -189.395|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.558|   -2.558|-164.087| -188.767|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.524|   -2.524|-163.725| -188.406|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.516|   -2.516|-162.882| -187.562|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.506|   -2.506|-162.833| -187.514|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.493|   -2.493|-162.775| -187.455|    98.73%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.477|   -2.477|-162.521| -187.201|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.461|   -2.461|-162.275| -186.956|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.453|   -2.453|-161.930| -186.611|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.438|   -2.438|-161.720| -186.401|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.424|   -2.424|-161.369| -186.049|    98.72%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.414|   -2.414|-161.057| -185.737|    98.72%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.412|   -2.412|-160.587| -185.268|    98.72%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.412|   -2.412|-160.574| -185.254|    98.72%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.401|   -2.401|-160.088| -184.769|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.378|   -2.378|-159.895| -184.575|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.368|   -2.368|-159.714| -184.394|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.359|   -2.359|-159.532| -184.213|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.345|   -2.345|-159.421| -184.102|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.332|   -2.332|-159.042| -183.723|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.323|   -2.323|-158.887| -183.567|    98.73%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.323|   -2.323|-158.781| -183.461|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.315|   -2.315|-158.731| -183.411|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.312|   -2.312|-158.463| -183.143|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.312|   -2.312|-158.420| -183.100|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.304|   -2.304|-158.337| -183.018|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.304|   -2.304|-158.274| -182.954|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.293|   -2.293|-158.066| -182.746|    98.73%|   0:00:01.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.288|   -2.288|-157.432| -182.113|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.273|   -2.273|-157.286| -181.967|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.259|   -2.259|-157.215| -181.896|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.250|   -2.250|-157.117| -181.797|    98.73%|   0:00:00.0| 4494.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.243|   -2.243|-156.916| -181.596|    98.74%|   0:00:00.0| 4513.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.235|   -2.235|-156.952| -181.633|    98.73%|   0:00:01.0| 4513.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.226|   -2.226|-156.796| -181.476|    98.73%|   0:00:00.0| 4513.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.221|   -2.221|-156.656| -181.337|    98.73%|   0:00:00.0| 4513.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.221|   -2.221|-156.620| -181.301|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.214|   -2.214|-156.589| -181.269|    98.73%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.207|   -2.207|-156.559| -181.240|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.207|   -2.207|-156.395| -181.075|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.198|   -2.198|-156.313| -180.993|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.188|   -2.188|-156.272| -180.953|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.181|   -2.181|-156.169| -180.849|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.165|   -2.165|-155.933| -180.614|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.165|   -2.165|-155.691| -180.372|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.158|   -2.158|-155.612| -180.292|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.151|   -2.151|-155.601| -180.281|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.151|   -2.151|-155.573| -180.254|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.136|   -2.136|-155.095| -179.775|    98.73%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.136|   -2.136|-154.981| -179.662|    98.73%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.125|   -2.125|-154.814| -179.495|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.118|   -2.118|-154.683| -179.363|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.115|   -2.115|-154.240| -178.921|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.106|   -2.106|-154.180| -178.861|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.106|   -2.106|-154.132| -178.812|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.095|   -2.095|-154.009| -178.689|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.095|   -2.095|-153.952| -178.633|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.087|   -2.087|-153.889| -178.569|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.086|   -2.086|-153.790| -178.470|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.077|   -2.077|-153.719| -178.399|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.073|   -2.073|-153.417| -178.098|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.069|   -2.069|-153.388| -178.068|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.069|   -2.069|-153.370| -178.050|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.062|   -2.062|-153.337| -178.018|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.059|   -2.059|-152.843| -177.524|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.049|   -2.049|-152.752| -177.433|    98.75%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.047|   -2.047|-152.739| -177.419|    98.74%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.046|   -2.046|-152.639| -177.319|    98.75%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.044|   -2.044|-152.598| -177.279|    98.75%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.044|   -2.044|-152.556| -177.237|    98.75%|   0:00:00.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.044|   -2.044|-152.525| -177.205|    98.74%|   0:00:01.0| 4532.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 51 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.564|   -2.320|-146.217| -192.564|    98.74%|   0:00:08.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.559|   -2.320|-146.178| -192.525|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.559|   -2.320|-146.168| -192.515|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 20 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.356|   -2.859|-135.594| -191.640|    98.74%|   0:00:07.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.356|   -2.859|-135.585| -191.630|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.356|   -2.859|-135.581| -191.626|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.356|   -2.859|-135.581| -191.626|    98.74%|   0:00:01.0| 4467.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:00:33.0 mem=4467.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.859|   -2.859| -56.045| -191.626|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -2.859|   -2.859| -56.019| -191.600|    98.74%|   0:00:00.0| 4467.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4467.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:00:33.0 mem=4467.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.859| -56.019|
|reg2cgate |-1.321|  -5.272|
|reg2reg   |-1.356|-130.309|
|HEPG      |-1.356|-135.581|
|All Paths |-2.859|-191.600|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -1.321ns TNS -5.272ns; reg2reg* WNS -1.356ns TNS -130.309ns; HEPG WNS -1.356ns TNS -130.309ns; all paths WNS -2.859ns TNS -191.600ns; Real time 0:04:31
** GigaOpt Optimizer WNS Slack -2.859 TNS Slack -191.600 Density 98.74
*** Starting refinePlace (2:11:14 mem=4467.9M) ***
Total net bbox length = 8.490e+05 (4.028e+05 4.462e+05) (ext = 2.581e+04)
Density distribution unevenness ratio = 1.066%
Density distribution unevenness ratio = 4.365%
Move report: Timing Driven Placement moves 75746 insts, mean move: 10.15 um, max move: 179.80 um
	Max move on inst (normalizer_inst/U12605): (485.20, 227.80) --> (442.20, 364.60)
	Runtime: CPU: 0:00:43.5 REAL: 0:00:13.0 MEM: 4544.4MB
Move report: Detail placement moves 73582 insts, mean move: 10.07 um, max move: 218.60 um
	Max move on inst (FILLER__2_5884): (115.20, 235.00) --> (107.20, 24.40)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:06.0 MEM: 4541.4MB
Summary Report:
Instances move: 41170 (out of 41385 movable)
Instances flipped: 145
Mean displacement: 9.15 um
Max displacement: 354.00 um (Instance: normalizer_inst/U12656) (345.8, 181) -> (314, 503.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.288e+05 (3.682e+05 4.607e+05) (ext = 2.569e+04)
Runtime: CPU: 0:00:53.6 REAL: 0:00:19.0 MEM: 4541.4MB
*** Finished refinePlace (2:12:07 mem=4541.4M) ***
Finished re-routing un-routed nets (0:00:00.9 4541.4M)


Density : 0.9882
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:04 real=0:00:24.0 mem=4541.4M) ***
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -188.142 Density 98.82
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.860|   -2.841|-132.402| -188.142|    98.82%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.653|   -2.841|-131.059| -186.799|    98.81%|   0:00:01.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.639|   -2.841|-130.845| -186.585|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.626|   -2.841|-130.383| -186.123|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.616|   -2.841|-130.287| -186.027|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.585|   -2.841|-130.115| -185.855|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.546|   -2.841|-129.945| -185.685|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.538|   -2.841|-129.669| -185.409|    98.81%|   0:00:01.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.525|   -2.841|-129.471| -185.211|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.505|   -2.841|-129.217| -184.956|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.497|   -2.841|-129.192| -184.932|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.487|   -2.841|-129.109| -184.849|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.479|   -2.841|-129.091| -184.831|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.465|   -2.841|-128.835| -184.575|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.455|   -2.841|-128.770| -184.509|    98.81%|   0:00:01.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.448|   -2.841|-128.687| -184.427|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.448|   -2.841|-128.654| -184.394|    98.81%|   0:00:01.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.439|   -2.841|-128.624| -184.364|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.434|   -2.841|-128.606| -184.346|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.434|   -2.841|-128.597| -184.337|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.434|   -2.841|-128.597| -184.337|    98.81%|   0:00:01.0| 4541.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:05.0 mem=4541.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.841|   -2.841| -55.740| -184.337|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -2.841|   -2.841| -55.740| -184.337|    98.81%|   0:00:00.0| 4541.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4541.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.1 real=0:00:05.0 mem=4541.4M) ***
*** Starting refinePlace (2:12:34 mem=4541.4M) ***
Total net bbox length = 8.285e+05 (3.681e+05 4.604e+05) (ext = 2.569e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4541.4MB
Summary Report:
Instances move: 0 (out of 41379 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.285e+05 (3.681e+05 4.604e+05) (ext = 2.569e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4541.4MB
*** Finished refinePlace (2:12:37 mem=4541.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4541.4M)


Density : 0.9881
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4541.4M) ***
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -184.337 Density 98.81
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.841| -55.740|
|reg2cgate |-1.367|  -5.308|
|reg2reg   |-1.434|-123.290|
|HEPG      |-1.434|-128.597|
|All Paths |-2.841|-184.337|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 462 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:06:18 real=0:02:07 mem=4541.4M) ***

(I,S,L,T): WC_VIEW: 51.6037, 42.309, 2.13699, 96.0496
*** SetupOpt [finish] : cpu/real = 0:06:28.0/0:02:17.2 (2.8), totSession cpu/real = 2:12:38.9/0:37:10.0 (3.6), mem = 4332.0M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:39.2/0:37:10.3 (3.6), mem = 3911.0M
(I,S,L,T): WC_VIEW: 51.6037, 42.309, 2.13699, 96.0496
*info: 567 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -184.337 Density 98.81
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.841| -55.740|
|reg2cgate |-1.367|  -5.308|
|reg2reg   |-1.434|-123.290|
|HEPG      |-1.434|-128.597|
|All Paths |-2.841|-184.337|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.367ns TNS -5.308ns; reg2reg* WNS -1.434ns TNS -123.289ns; HEPG WNS -1.434ns TNS -123.289ns; all paths WNS -2.841ns TNS -184.337ns; Real time 0:05:15
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.434|   -2.841|-128.597| -184.337|    98.81%|   0:00:00.0| 4122.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.402|   -2.841|-127.524| -183.264|    98.81%|   0:00:02.0| 4433.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.393|   -2.841|-127.431| -183.171|    98.81%|   0:00:00.0| 4433.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.378|   -2.841|-127.415| -183.155|    98.81%|   0:00:00.0| 4436.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.377|   -2.841|-127.406| -183.146|    98.81%|   0:00:00.0| 4436.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.377|   -2.841|-127.385| -183.125|    98.81%|   0:00:01.0| 4443.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.367|   -2.841|-127.232| -182.972|    98.81%|   0:00:00.0| 4443.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.367|   -2.841|-127.155| -182.895|    98.81%|   0:00:00.0| 4446.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.355|   -2.841|-127.019| -182.759|    98.81%|   0:00:00.0| 4446.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.355|   -2.841|-127.015| -182.755|    98.81%|   0:00:00.0| 4446.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.355|   -2.841|-127.010| -182.750|    98.81%|   0:00:01.0| 4446.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.355|   -2.841|-127.008| -182.748|    98.81%|   0:00:00.0| 4446.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.355|   -2.841|-126.987| -182.726|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.355|   -2.841|-126.962| -182.702|    98.81%|   0:00:01.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.355|   -2.841|-126.908| -182.648|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.355|   -2.841|-126.805| -182.545|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.355|   -2.841|-126.655| -182.395|    98.81%|   0:00:01.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.355|   -2.841|-126.595| -182.335|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.355|   -2.841|-126.376| -182.116|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.355|   -2.841|-126.216| -181.956|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.355|   -2.841|-126.198| -181.937|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.355|   -2.841|-126.052| -181.792|    98.81%|   0:00:01.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.355|   -2.841|-126.035| -181.775|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.355|   -2.841|-125.712| -181.452|    98.81%|   0:00:01.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -1.355|   -2.841|-125.659| -181.399|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.355|   -2.841|-125.552| -181.292|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/CN                      |
|  -1.355|   -2.841|-125.513| -181.253|    98.81%|   0:00:00.0| 4449.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -1.355|   -2.841|-125.471| -181.211|    98.81%|   0:00:00.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.355|   -2.841|-125.462| -181.202|    98.81%|   0:00:00.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.355|   -2.841|-125.344| -181.084|    98.81%|   0:00:01.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__10_/D              |
|  -1.355|   -2.841|-125.298| -181.038|    98.81%|   0:00:00.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__10_/D              |
|  -1.355|   -2.841|-125.273| -181.013|    98.81%|   0:00:00.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.355|   -2.841|-125.258| -180.998|    98.81%|   0:00:00.0| 4487.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.355|   -2.841|-125.217| -180.957|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.355|   -2.841|-125.205| -180.945|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.355|   -2.841|-125.175| -180.915|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__8_/D               |
|  -1.355|   -2.841|-125.144| -180.884|    98.81%|   0:00:01.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__8_/D               |
|  -1.355|   -2.841|-125.128| -180.868|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.355|   -2.841|-125.120| -180.860|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.355|   -2.841|-125.001| -180.741|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__6_/D               |
|  -1.355|   -2.841|-124.935| -180.675|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__5_/D               |
|  -1.355|   -2.841|-124.911| -180.651|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.355|   -2.841|-124.899| -180.639|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.355|   -2.841|-124.888| -180.628|    98.81%|   0:00:00.0| 4506.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.355|   -2.841|-124.865| -180.604|    98.81%|   0:00:01.0| 4525.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__9_/D               |
|  -1.355|   -2.841|-123.984| -179.724|    98.81%|   0:00:00.0| 4582.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__9_/D               |
|  -1.355|   -2.841|-122.080| -177.820|    98.81%|   0:00:01.0| 4582.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__5_/D               |
|  -1.355|   -2.841|-122.033| -177.773|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__5_/D               |
|  -1.355|   -2.841|-121.093| -176.833|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.355|   -2.841|-119.352| -175.092|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.355|   -2.841|-118.927| -174.667|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__5_/D               |
|  -1.355|   -2.841|-118.574| -174.314|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__5_/D               |
|  -1.355|   -2.841|-118.131| -173.871|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__10_/D              |
|  -1.355|   -2.841|-118.110| -173.850|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__8_/D               |
|  -1.355|   -2.841|-117.896| -173.636|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__2_/D               |
|  -1.355|   -2.841|-117.184| -172.924|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__7_/D               |
|  -1.355|   -2.841|-116.975| -172.715|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.355|   -2.841|-116.928| -172.668|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.355|   -2.841|-116.254| -171.994|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -1.355|   -2.841|-116.232| -171.972|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -1.355|   -2.841|-115.554| -171.294|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.355|   -2.841|-115.388| -171.128|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__3_/D               |
|  -1.355|   -2.841|-115.253| -170.993|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.355|   -2.841|-115.229| -170.969|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.355|   -2.841|-115.219| -170.959|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.355|   -2.841|-114.443| -170.183|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-114.186| -169.926|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.355|   -2.841|-113.335| -169.075|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-113.025| -168.764|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-113.013| -168.753|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-112.463| -168.203|    98.81%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-112.451| -168.191|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.355|   -2.841|-111.879| -167.619|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-111.857| -167.597|    98.81%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-110.721| -166.461|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-110.426| -166.166|    98.82%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-109.360| -165.100|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-109.302| -165.042|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-109.262| -165.002|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-108.806| -164.546|    98.82%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.355|   -2.841|-108.787| -164.527|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.355|   -2.841|-108.369| -164.109|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.355|   -2.841|-108.319| -164.059|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.355|   -2.841|-108.282| -164.022|    98.82%|   0:00:01.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.355|   -2.841|-108.270| -164.009|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.355|   -2.841|-108.255| -163.995|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_19_/D    |
|  -1.355|   -2.841|-108.242| -163.981|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_19_/D    |
|  -1.355|   -2.841|-108.242| -163.981|    98.82%|   0:00:00.0| 4566.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:00:22.0 mem=4566.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:00:22.0 mem=4566.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.841| -55.740|
|reg2cgate |-1.352|  -4.822|
|reg2reg   |-1.355|-103.419|
|HEPG      |-1.355|-108.242|
|All Paths |-2.841|-163.981|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.352ns TNS -4.822ns; reg2reg* WNS -1.355ns TNS -103.419ns; HEPG WNS -1.355ns TNS -103.419ns; all paths WNS -2.841ns TNS -163.981ns; Real time 0:05:37
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -163.981 Density 98.82
*** Starting refinePlace (2:14:02 mem=4566.6M) ***
Total net bbox length = 8.285e+05 (3.681e+05 4.604e+05) (ext = 2.569e+04)
Density distribution unevenness ratio = 0.974%
Density distribution unevenness ratio = 4.264%
Move report: Timing Driven Placement moves 75717 insts, mean move: 9.94 um, max move: 187.80 um
	Max move on inst (normalizer_inst/U12760): (318.20, 492.40) --> (324.20, 310.60)
	Runtime: CPU: 0:00:41.8 REAL: 0:00:13.0 MEM: 4570.1MB
Move report: Detail placement moves 73607 insts, mean move: 9.82 um, max move: 250.00 um
	Max move on inst (FILLER__6_653): (239.00, 263.80) --> (217.60, 492.40)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:06.0 MEM: 4570.1MB
Summary Report:
Instances move: 41093 (out of 41373 movable)
Instances flipped: 91
Mean displacement: 9.46 um
Max displacement: 278.40 um (Instance: normalizer_inst/U5860) (339.4, 251.2) -> (302.2, 492.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.492e+05 (3.668e+05 4.824e+05) (ext = 2.570e+04)
Runtime: CPU: 0:00:51.5 REAL: 0:00:19.0 MEM: 4570.1MB
*** Finished refinePlace (2:14:54 mem=4570.1M) ***
Finished re-routing un-routed nets (0:00:00.8 4570.1M)


Density : 0.9882
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:02 real=0:00:24.0 mem=4570.1M) ***
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -181.690 Density 98.82
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.244|   -2.841|-126.111| -181.690|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.169|   -2.841|-125.553| -181.133|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.091|   -2.841|-125.093| -180.672|    98.82%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.980|   -2.841|-124.289| -179.868|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.964|   -2.841|-122.699| -178.278|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.945|   -2.841|-122.590| -178.169|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.815|   -2.841|-121.138| -176.717|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.803|   -2.841|-120.488| -176.067|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.772|   -2.841|-120.279| -175.858|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.742|   -2.841|-120.103| -175.682|    98.82%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.716|   -2.841|-119.604| -175.183|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.705|   -2.841|-119.262| -174.841|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.664|   -2.841|-118.625| -174.204|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.620|   -2.841|-118.452| -174.031|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.613|   -2.841|-117.883| -173.462|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.605|   -2.841|-117.869| -173.448|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.589|   -2.841|-117.788| -173.367|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.573|   -2.841|-117.753| -173.332|    98.82%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.563|   -2.841|-117.714| -173.293|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.552|   -2.841|-117.472| -173.051|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.546|   -2.841|-117.443| -173.022|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.546|   -2.841|-117.441| -173.021|    98.82%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.537|   -2.841|-117.432| -173.011|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.524|   -2.841|-117.358| -172.938|    98.82%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.521|   -2.841|-117.316| -172.895|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.521|   -2.841|-117.311| -172.890|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.515|   -2.841|-117.228| -172.807|    98.81%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.515|   -2.841|-117.189| -172.768|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.509|   -2.841|-117.161| -172.740|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.501|   -2.841|-117.105| -172.684|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.499|   -2.841|-117.061| -172.640|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.495|   -2.841|-117.049| -172.628|    98.81%|   0:00:01.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.493|   -2.841|-116.994| -172.573|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.493|   -2.841|-116.946| -172.525|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.493|   -2.841|-116.946| -172.525|    98.81%|   0:00:00.0| 4570.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.0 real=0:00:06.0 mem=4570.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:06.0 mem=4570.1M) ***
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -172.525 Density 98.81
*** Starting refinePlace (2:15:22 mem=4570.1M) ***
Total net bbox length = 8.492e+05 (3.669e+05 4.824e+05) (ext = 2.570e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4570.1MB
Summary Report:
Instances move: 0 (out of 41371 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.492e+05 (3.669e+05 4.824e+05) (ext = 2.570e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4570.1MB
*** Finished refinePlace (2:15:25 mem=4570.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4570.1M)


Density : 0.9881
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4570.1M) ***
** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -172.525 Density 98.81
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.841| -55.579|
|reg2cgate |-1.321|  -4.880|
|reg2reg   |-1.493|-112.066|
|HEPG      |-1.493|-116.946|
|All Paths |-2.841|-172.525|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 519 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:38 real=0:00:57.0 mem=4570.1M) ***

(I,S,L,T): WC_VIEW: 51.6684, 42.6251, 2.14019, 96.4336
*** SetupOpt [finish] : cpu/real = 0:02:47.7/0:01:07.0 (2.5), totSession cpu/real = 2:15:26.9/0:38:17.2 (3.5), mem = 4360.6M
End: GigaOpt Optimization in TNS mode
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:28.1/0:38:18.4 (3.5), mem = 4124.6M
(I,S,L,T): WC_VIEW: 51.6684, 42.6251, 2.14019, 96.4336
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.841  TNS Slack -172.525 Density 98.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.81%|        -|  -2.841|-172.525|   0:00:00.0| 4124.6M|
|    98.75%|      135|  -2.841|-172.169|   0:00:03.0| 4429.9M|
|    98.75%|      421|  -2.841|-171.796|   0:00:04.0| 4429.9M|
|    98.54%|      286|  -2.841|-171.052|   0:00:03.0| 4429.9M|
|    97.25%|     4097|  -2.841|-170.719|   0:00:15.0| 4429.9M|
|    97.18%|      167|  -2.841|-170.682|   0:00:02.0| 4429.9M|
|    97.17%|       11|  -2.841|-170.682|   0:00:00.0| 4429.9M|
|    97.17%|        1|  -2.841|-170.682|   0:00:01.0| 4429.9M|
|    97.17%|        0|  -2.841|-170.682|   0:00:00.0| 4429.9M|
|    97.17%|        4|  -2.841|-170.682|   0:00:00.0| 4429.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.841  TNS Slack -170.682 Density 97.17
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 87 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:25) (real = 0:00:30.0) **
*** Starting refinePlace (2:16:53 mem=4429.9M) ***
Total net bbox length = 8.427e+05 (3.664e+05 4.762e+05) (ext = 2.619e+04)
Move report: Detail placement moves 622 insts, mean move: 6.54 um, max move: 164.80 um
	Max move on inst (FILLER__5_3912): (557.40, 152.20) --> (468.20, 227.80)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4457.4MB
Summary Report:
Instances move: 166 (out of 40935 movable)
Instances flipped: 15
Mean displacement: 2.28 um
Max displacement: 11.80 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U115) (509.4, 94.6) -> (512.2, 103.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.430e+05 (3.666e+05 4.764e+05) (ext = 2.619e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4457.4MB
*** Finished refinePlace (2:16:56 mem=4457.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4457.4M)


Density : 0.9717
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4457.4M) ***
(I,S,L,T): WC_VIEW: 49.8018, 40.4474, 2.08132, 92.3305
*** AreaOpt [finish] : cpu/real = 0:01:29.9/0:00:33.7 (2.7), totSession cpu/real = 2:16:58.0/0:38:52.1 (3.5), mem = 4457.4M
End: Area Reclaim Optimization (cpu=0:01:30, real=0:00:34, mem=3918.39M, totSessionCpu=2:16:58).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3960.01 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3960.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 461  Num Prerouted Wires = 39514
[NR-eGR] Read numTotalNets=43312  numIgnoredNets=461
[NR-eGR] There are 106 clock nets ( 106 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42745 
[NR-eGR] Rule id: 1  Nets: 106 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 87 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.711000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 106 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.20% V. EstWL: 1.033380e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42658 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.08% V. EstWL: 8.595306e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       939( 0.97%)       146( 0.15%)         9( 0.01%)   ( 1.13%) 
[NR-eGR]      M3  (3)       123( 0.12%)         1( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M4  (4)       405( 0.45%)         1( 0.00%)         0( 0.00%)   ( 0.45%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)        27( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1500( 0.22%)       149( 0.02%)         9( 0.00%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.410000e+00um, number of vias: 135266
[NR-eGR]     M2  (2V) length: 2.317758e+05um, number of vias: 184946
[NR-eGR]     M3  (3H) length: 2.984351e+05um, number of vias: 34131
[NR-eGR]     M4  (4V) length: 1.628915e+05um, number of vias: 15736
[NR-eGR]     M5  (5H) length: 1.129875e+05um, number of vias: 6859
[NR-eGR]     M6  (6V) length: 1.273493e+05um, number of vias: 1167
[NR-eGR]     M7  (7H) length: 6.928000e+03um, number of vias: 1344
[NR-eGR]     M8  (8V) length: 1.973628e+04um, number of vias: 0
[NR-eGR] Total length: 9.601049e+05um, number of vias: 379449
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.380000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.20 sec, Real: 1.83 sec, Curr Mem: 3873.98 MB )
Extraction called for design 'dualcore' of instances=76046 and nets=43430 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3864.977M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3895.43)
Total number of fetched objects 43686
End delay calculation. (MEM=4267.43 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4267.43 CPU=0:00:08.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:16.1/0:38:59.6 (3.5), mem = 4235.4M
(I,S,L,T): WC_VIEW: 49.9023, 42.1963, 2.08132, 94.1798
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    33|   254|    -0.48|    30|    30|    -0.03|     0|     0|     0|     0|    -2.71|  -186.25|       0|       0|       0|  97.17|          |         |
|    12|   183|    -0.11|    10|    10|    -0.01|     0|     0|     0|     0|    -2.70|  -183.74|       0|       0|      19|  97.17| 0:00:01.0|  4497.7M|
|    12|   183|    -0.11|    10|    10|    -0.01|     0|     0|     0|     0|    -2.70|  -183.74|       0|       0|       0|  97.17| 0:00:00.0|  4505.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=4505.8M) ***

*** Starting refinePlace (2:17:28 mem=4505.8M) ***
Total net bbox length = 8.429e+05 (3.666e+05 4.764e+05) (ext = 2.619e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4505.7MB
Summary Report:
Instances move: 0 (out of 40935 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.429e+05 (3.666e+05 4.764e+05) (ext = 2.619e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4505.7MB
*** Finished refinePlace (2:17:31 mem=4505.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4505.8M)


Density : 0.9717
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4505.8M) ***
(I,S,L,T): WC_VIEW: 49.8949, 42.1954, 2.08146, 94.1718
*** DrvOpt [finish] : cpu/real = 0:00:16.5/0:00:10.1 (1.6), totSession cpu/real = 2:17:32.6/0:39:09.6 (3.5), mem = 4297.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.510 -> -1.917 (bump = 0.407)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:33.1/0:39:10.1 (3.5), mem = 4297.8M
(I,S,L,T): WC_VIEW: 49.8949, 42.1954, 2.08146, 94.1718
*info: 567 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -183.740 Density 97.17
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -50.950|
|reg2cgate |-1.211|  -4.314|
|reg2reg   |-1.874|-128.477|
|HEPG      |-1.874|-132.791|
|All Paths |-2.703|-183.740|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.211ns TNS -4.314ns; reg2reg* WNS -1.874ns TNS -128.476ns; HEPG WNS -1.874ns TNS -128.476ns; all paths WNS -2.703ns TNS -183.739ns; Real time 0:07:14
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.874|   -2.703|-132.791| -183.740|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.743|   -2.703|-131.095| -182.044|    97.17%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.722|   -2.703|-130.923| -181.873|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.713|   -2.703|-130.652| -181.602|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.706|   -2.703|-130.597| -181.547|    97.17%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.696|   -2.703|-130.465| -181.414|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.688|   -2.703|-130.404| -181.354|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.672|   -2.703|-130.249| -181.198|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.668|   -2.703|-130.080| -181.029|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.658|   -2.703|-129.862| -180.811|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.649|   -2.703|-129.790| -180.740|    97.17%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.622|   -2.703|-129.445| -180.394|    97.17%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.584|   -2.703|-129.110| -180.059|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.574|   -2.703|-128.973| -179.923|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.565|   -2.703|-128.844| -179.794|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.556|   -2.703|-128.526| -179.475|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.546|   -2.703|-128.484| -179.434|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.532|   -2.703|-128.391| -179.340|    97.18%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.524|   -2.703|-128.267| -179.217|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.513|   -2.703|-128.199| -179.149|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.505|   -2.703|-128.077| -179.027|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.496|   -2.703|-127.961| -178.910|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.485|   -2.703|-127.694| -178.643|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.475|   -2.703|-127.653| -178.602|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.465|   -2.703|-127.469| -178.418|    97.18%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.456|   -2.703|-127.260| -178.210|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.445|   -2.703|-125.820| -176.769|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.436|   -2.703|-125.717| -176.667|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.427|   -2.703|-125.679| -176.629|    97.18%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.419|   -2.703|-125.647| -176.596|    97.18%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.414|   -2.703|-125.546| -176.496|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.411|   -2.703|-125.499| -176.449|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.402|   -2.703|-125.457| -176.406|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.394|   -2.703|-125.363| -176.312|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.383|   -2.703|-125.178| -176.127|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.376|   -2.703|-125.086| -176.036|    97.19%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.368|   -2.703|-125.041| -175.990|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.354|   -2.703|-124.931| -175.881|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.346|   -2.703|-124.800| -175.750|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.338|   -2.703|-124.721| -175.670|    97.19%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.339|   -2.703|-124.705| -175.655|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.325|   -2.703|-124.665| -175.614|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.319|   -2.703|-124.485| -175.434|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.311|   -2.703|-124.408| -175.357|    97.19%|   0:00:01.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.301|   -2.703|-124.363| -175.312|    97.19%|   0:00:00.0| 4505.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.298|   -2.703|-124.208| -175.158|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.298|   -2.703|-124.190| -175.140|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.298|   -2.703|-124.173| -175.122|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.298|   -2.703|-124.173| -175.123|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.1 real=0:00:10.0 mem=4524.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.703|   -2.703| -50.950| -175.123|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.703|   -2.703| -50.950| -175.123|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4524.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.4 real=0:00:10.0 mem=4524.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -50.950|
|reg2cgate |-1.211|  -4.314|
|reg2reg   |-1.298|-119.859|
|HEPG      |-1.298|-124.173|
|All Paths |-2.703|-175.123|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.211ns TNS -4.314ns; reg2reg* WNS -1.298ns TNS -119.858ns; HEPG WNS -1.298ns TNS -119.858ns; all paths WNS -2.703ns TNS -175.122ns; Real time 0:07:24
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -175.123 Density 97.19
*** Starting refinePlace (2:18:09 mem=4524.8M) ***
Total net bbox length = 8.321e+05 (3.652e+05 4.669e+05) (ext = 2.619e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4524.8MB
Summary Report:
Instances move: 0 (out of 40934 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.321e+05 (3.652e+05 4.669e+05) (ext = 2.619e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4524.8MB
*** Finished refinePlace (2:18:12 mem=4524.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4524.8M)


Density : 0.9719
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4524.8M) ***
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -175.127 Density 97.19
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -50.950|
|reg2cgate |-1.211|  -4.314|
|reg2reg   |-1.298|-119.864|
|HEPG      |-1.298|-124.178|
|All Paths |-2.703|-175.127|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:31.7 real=0:00:14.0 mem=4524.8M) ***

(I,S,L,T): WC_VIEW: 49.9109, 41.9213, 2.08269, 93.9149
*** SetupOpt [finish] : cpu/real = 0:00:41.0/0:00:23.1 (1.8), totSession cpu/real = 2:18:14.1/0:39:33.2 (3.5), mem = 4316.9M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.510 -> -1.372 (bump = -0.138)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -170.690 -> -175.127
Begin: GigaOpt TNS recovery
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:15.0/0:39:34.1 (3.5), mem = 4316.9M
(I,S,L,T): WC_VIEW: 49.9109, 41.9213, 2.08269, 93.9149
*info: 567 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -175.127 Density 97.19
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -50.950|
|reg2cgate |-1.211|  -4.314|
|reg2reg   |-1.298|-119.864|
|HEPG      |-1.298|-124.178|
|All Paths |-2.703|-175.127|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.211ns TNS -4.314ns; reg2reg* WNS -1.298ns TNS -119.863ns; HEPG WNS -1.298ns TNS -119.863ns; all paths WNS -2.703ns TNS -175.126ns; Real time 0:07:39
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.298|   -2.703|-124.178| -175.127|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.298|   -2.703|-123.947| -174.897|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.298|   -2.703|-123.935| -174.885|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.298|   -2.703|-123.874| -174.823|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.298|   -2.703|-123.778| -174.727|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.298|   -2.703|-123.733| -174.683|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.298|   -2.703|-123.700| -174.649|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.298|   -2.703|-123.665| -174.614|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -1.298|   -2.703|-123.332| -174.281|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.298|   -2.703|-123.319| -174.268|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.298|   -2.703|-123.289| -174.238|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/CN                     |
|  -1.298|   -2.703|-122.989| -173.938|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.298|   -2.703|-122.952| -173.901|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.948| -173.898|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.929| -173.878|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.919| -173.869|    97.19%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.868| -173.818|    97.19%|   0:00:01.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.866| -173.815|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.703|-122.865| -173.814|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.298|   -2.703|-122.501| -173.450|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.298|   -2.703|-122.457| -173.407|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/CN                      |
|  -1.298|   -2.703|-122.182| -173.131|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.298|   -2.703|-121.857| -172.806|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.298|   -2.703|-121.732| -172.682|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-121.452| -172.401|    97.20%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.298|   -2.703|-121.377| -172.327|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.298|   -2.703|-120.975| -171.925|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.298|   -2.703|-120.942| -171.891|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.298|   -2.703|-120.689| -171.638|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.298|   -2.703|-120.673| -171.623|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.298|   -2.703|-120.640| -171.589|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/CN                      |
|  -1.298|   -2.703|-120.327| -171.277|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.298|   -2.703|-120.008| -170.958|    97.20%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.298|   -2.703|-119.918| -170.868|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.298|   -2.703|-119.753| -170.702|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.298|   -2.703|-119.620| -170.569|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.298|   -2.703|-119.440| -170.389|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-119.381| -170.331|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-119.312| -170.261|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.298|   -2.703|-119.247| -170.197|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.298|   -2.703|-119.174| -170.124|    97.20%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.298|   -2.703|-119.079| -170.029|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-119.034| -169.983|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-119.010| -169.959|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.954| -169.903|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.891| -169.840|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.818| -169.767|    97.20%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.806| -169.755|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.783| -169.733|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.748| -169.698|    97.20%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.669| -169.618|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.652| -169.602|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.616| -169.565|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.298|   -2.703|-118.593| -169.542|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.575| -169.524|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.550| -169.500|    97.21%|   0:00:01.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.530| -169.479|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.521| -169.470|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.494| -169.443|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.464| -169.413|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.298|   -2.703|-118.435| -169.385|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.413| -169.363|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.387| -169.336|    97.21%|   0:00:00.0| 4524.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.386| -169.335|    97.21%|   0:00:01.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.371| -169.320|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.369| -169.319|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -2.703|-118.358| -169.307|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.339| -169.289|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.298|   -2.703|-118.317| -169.267|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.298|   -2.703|-118.284| -169.233|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.298|   -2.703|-118.257| -169.207|    97.21%|   0:00:01.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/CN                      |
|  -1.298|   -2.703|-118.246| -169.195|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -2.703|-118.229| -169.178|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.298|   -2.703|-118.218| -169.168|    97.21%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -1.298|   -2.703|-118.213| -169.163|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -1.298|   -2.703|-118.177| -169.126|    97.22%|   0:00:01.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.298|   -2.703|-118.173| -169.123|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.298|   -2.703|-118.170| -169.119|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.298|   -2.703|-118.130| -169.079|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__7_/D               |
|  -1.298|   -2.703|-118.122| -169.071|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__8_/D               |
|  -1.298|   -2.703|-118.116| -169.065|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.298|   -2.703|-117.850| -168.800|    97.22%|   0:00:00.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__9_/D               |
|  -1.298|   -2.703|-117.832| -168.781|    97.22%|   0:00:01.0| 4518.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.298|   -2.703|-117.815| -168.764|    97.22%|   0:00:00.0| 4537.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__7_/D               |
|  -1.298|   -2.703|-117.654| -168.603|    97.22%|   0:00:00.0| 4537.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -1.298|   -2.703|-117.573| -168.522|    97.22%|   0:00:00.0| 4537.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -1.298|   -2.703|-117.541| -168.490|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__4_/D               |
|  -1.298|   -2.703|-117.536| -168.485|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__1_/D               |
|  -1.298|   -2.703|-117.435| -168.385|    97.22%|   0:00:01.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__2_/D               |
|  -1.298|   -2.703|-117.409| -168.358|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__2_/D               |
|  -1.298|   -2.703|-117.390| -168.339|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__2_/D               |
|  -1.298|   -2.703|-117.370| -168.320|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__2_/D               |
|  -1.298|   -2.703|-117.350| -168.300|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__5_/D               |
|  -1.298|   -2.703|-117.331| -168.281|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__5_/D               |
|  -1.298|   -2.703|-117.311| -168.261|    97.22%|   0:00:01.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__5_/D               |
|  -1.298|   -2.703|-117.291| -168.241|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__5_/D               |
|  -1.298|   -2.703|-117.185| -168.135|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__5_/D               |
|  -1.298|   -2.703|-117.136| -168.086|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__4_/D               |
|  -1.298|   -2.703|-117.106| -168.056|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__4_/D               |
|  -1.298|   -2.703|-117.086| -168.035|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__4_/D               |
|  -1.298|   -2.703|-116.733| -167.682|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.298|   -2.703|-116.592| -167.542|    97.22%|   0:00:01.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__10_/D              |
|  -1.298|   -2.703|-116.217| -167.166|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-116.151| -167.101|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-115.855| -166.804|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.298|   -2.703|-115.374| -166.324|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.298|   -2.703|-115.157| -166.107|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.298|   -2.703|-114.625| -165.575|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.298|   -2.703|-114.590| -165.540|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.298|   -2.703|-114.039| -164.988|    97.22%|   0:00:01.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-113.940| -164.889|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-113.361| -164.310|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__3_/D               |
|  -1.298|   -2.703|-113.297| -164.247|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__3_/D               |
|  -1.298|   -2.703|-112.873| -163.823|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__1_/D               |
|  -1.298|   -2.703|-112.247| -163.197|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-112.214| -163.163|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-112.022| -162.971|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-111.964| -162.914|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.298|   -2.703|-111.478| -162.427|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.298|   -2.703|-111.435| -162.385|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.298|   -2.703|-111.311| -162.261|    97.22%|   0:00:01.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.298|   -2.703|-111.289| -162.239|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.298|   -2.703|-111.121| -162.071|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_1_/D      |
|  -1.298|   -2.703|-111.114| -162.063|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_1_/D      |
|  -1.298|   -2.703|-111.114| -162.063|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:53.4 real=0:00:20.0 mem=4557.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.703|   -2.703| -50.950| -162.063|    97.22%|   0:00:00.0| 4557.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.681|   -2.681| -49.823| -160.937|    97.22%|   0:00:01.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.681|   -2.681| -49.532| -160.645|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -2.681|   -2.681| -49.510| -160.624|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -2.681|   -2.681| -49.392| -160.506|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -2.681|   -2.681| -49.354| -160.467|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -2.681|   -2.681| -49.248| -160.362|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -2.681|   -2.681| -49.148| -160.262|    97.23%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -2.681|   -2.681| -49.132| -160.245|    97.23%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -2.681|   -2.681| -48.828| -159.942|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -2.680|   -2.680| -48.828| -159.942|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4547.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:54.4 real=0:00:21.0 mem=4547.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.680| -48.828|
|reg2cgate |-1.192|  -4.106|
|reg2reg   |-1.298|-107.008|
|HEPG      |-1.298|-111.114|
|All Paths |-2.680|-159.942|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.193ns TNS -4.106ns; reg2reg* WNS -1.298ns TNS -107.007ns; HEPG WNS -1.298ns TNS -107.007ns; all paths WNS -2.680ns TNS -159.942ns; Real time 0:08:00
** GigaOpt Optimizer WNS Slack -2.680 TNS Slack -159.942 Density 97.22
*** Starting refinePlace (2:19:21 mem=4547.0M) ***
Total net bbox length = 8.320e+05 (3.652e+05 4.668e+05) (ext = 2.732e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4547.0MB
Summary Report:
Instances move: 0 (out of 40921 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.320e+05 (3.652e+05 4.668e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4547.0MB
*** Finished refinePlace (2:19:24 mem=4547.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4547.0M)


Density : 0.9722
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4547.0M) ***
** GigaOpt Optimizer WNS Slack -2.680 TNS Slack -159.942 Density 97.22
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.680| -48.828|
|reg2cgate |-1.192|  -4.106|
|reg2reg   |-1.298|-107.008|
|HEPG      |-1.298|-111.114|
|All Paths |-2.680|-159.942|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:00 real=0:00:24.0 mem=4547.0M) ***

(I,S,L,T): WC_VIEW: 49.9727, 41.9775, 2.08589, 94.0361
*** SetupOpt [finish] : cpu/real = 0:01:10.7/0:00:34.9 (2.0), totSession cpu/real = 2:19:25.8/0:40:09.0 (3.5), mem = 4339.0M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.938%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:26.0/0:40:09.2 (3.5), mem = 4339.0M
(I,S,L,T): WC_VIEW: 49.9727, 41.9775, 2.08589, 94.0361
*info: 567 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 461 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.680 TNS Slack -159.942 Density 97.22
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.680| -48.828|
|reg2cgate |-1.192|  -4.106|
|reg2reg   |-1.298|-107.008|
|HEPG      |-1.298|-111.114|
|All Paths |-2.680|-159.942|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.193ns TNS -4.106ns; reg2reg* WNS -1.298ns TNS -107.007ns; HEPG WNS -1.298ns TNS -107.007ns; all paths WNS -2.680ns TNS -159.942ns; Real time 0:08:13
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.298|   -2.680|-111.114| -159.942|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.298|   -2.681|-111.113| -159.941|    97.22%|   0:00:01.0| 4547.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.298|   -2.681|-111.113| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.298|   -2.681|-111.113| -159.941|    97.22%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -1.298|   -2.681|-111.113| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__7_/D               |
|  -1.298|   -2.681|-111.113| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__3_/D               |
|  -1.298|   -2.680|-111.112| -159.941|    97.22%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:03.0 mem=4547.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.680|   -2.680| -48.828| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.681|   -2.681| -48.828| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -2.680|   -2.680| -48.828| -159.941|    97.22%|   0:00:00.0| 4547.0M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4547.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:03.0 mem=4547.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.680| -48.828|
|reg2cgate |-1.192|  -4.106|
|reg2reg   |-1.298|-107.007|
|HEPG      |-1.298|-111.112|
|All Paths |-2.680|-159.941|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.193ns TNS -4.106ns; reg2reg* WNS -1.298ns TNS -107.006ns; HEPG WNS -1.298ns TNS -107.006ns; all paths WNS -2.680ns TNS -159.940ns; Real time 0:08:16
** GigaOpt Optimizer WNS Slack -2.680 TNS Slack -159.941 Density 97.22
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.680| -48.828|
|reg2cgate |-1.192|  -4.106|
|reg2reg   |-1.298|-107.007|
|HEPG      |-1.298|-111.112|
|All Paths |-2.680|-159.941|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:03.0 mem=4547.0M) ***

(I,S,L,T): WC_VIEW: 49.9726, 41.9775, 2.08589, 94.036
*** SetupOpt [finish] : cpu/real = 0:00:14.6/0:00:12.6 (1.2), totSession cpu/real = 2:19:40.6/0:40:21.8 (3.5), mem = 4339.0M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:15:00, real = 0:06:20, mem = 3209.7M, totSessionCpu=2:19:43 **
**optDesign ... cpu = 0:15:00, real = 0:06:20, mem = 3207.7M, totSessionCpu=2:19:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=3915.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3915.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3995.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3995.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.680  | -1.298  | -1.193  | -2.680  |
|           TNS (ns):|-159.940 |-107.006 | -4.106  | -48.828 |
|    Violating Paths:|   744   |   713   |    8    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.004   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.781%
       (97.224% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3995.0M
Info: 461 nets with fixed/cover wires excluded.
Info: 567 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3235.29MB/5251.33MB/3642.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3235.29MB/5251.33MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3235.29MB/5251.33MB/3642.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT)
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 10%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 20%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 30%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 40%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 50%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 60%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 70%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 80%
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 90%

Finished Levelizing
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT)

Starting Activity Propagation
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT)
2023-Mar-23 06:20:54 (2023-Mar-23 13:20:54 GMT): 10%
2023-Mar-23 06:20:55 (2023-Mar-23 13:20:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:20:55 (2023-Mar-23 13:20:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3236.62MB/5251.33MB/3642.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:20:55 (2023-Mar-23 13:20:55 GMT)
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 10%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 20%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 30%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 40%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 50%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 60%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 70%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 80%
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT): 90%

Finished Calculating power
2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3240.62MB/5308.09MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3240.62MB/5308.09MB/3642.71MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3240.62MB/5308.09MB/3642.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3240.62MB/5308.09MB/3642.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:20:57 (2023-Mar-23 13:20:57 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.31941108 	   51.9542%
Total Switching Power:      45.24644692 	   45.8061%
Total Leakage Power:         2.21231593 	    2.2397%
Total Power:                98.77817377
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.23       3.023      0.5811       26.84       27.17
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.078e-05
Physical-Only                          0           0      0.6903      0.6903      0.6989
Combinational                      25.13       38.89      0.8838        64.9        65.7
Clock (Combinational)              1.694       2.528     0.02808        4.25       4.302
Clock (Sequential)                 1.267      0.8079       0.029       2.104        2.13
-----------------------------------------------------------------------------------------
Total                              51.32       45.25       2.212       98.78         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.32       45.25       2.212       98.78         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.013       1.331     0.02474       2.369       2.398
clk1                               1.948       2.005     0.03234       3.985       4.034
-----------------------------------------------------------------------------------------
Total                              2.961       3.336     0.05708       6.354       6.432
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4129_CTS_20 (BUFFD16):           0.1774
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      3.04831e-10 F
*                Total instances in design: 76032
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3271.55MB/5308.09MB/3642.71MB)


Phase 1 finished in (cpu = 0:00:06.8) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 567 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.6) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 49.903, 41.8858, 2.08274, 93.8716
*** PowerOpt [finish] : cpu/real = 0:00:10.6/0:00:04.9 (2.2), totSession cpu/real = 2:20:03.5/0:40:35.5 (3.5), mem = 4546.6M
Finished Timing Update in (cpu = 0:00:10.9) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 24 and inserted 13 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.511|
|reg2reg   |-1.274|-101.040|
|HEPG      |-1.274|-105.551|
|All Paths |-2.944|-159.423|
+----------+------+--------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:16.4/0:40:46.6 (3.4), mem = 4493.8M
(I,S,L,T): WC_VIEW: 49.9031, 41.8858, 2.08274, 93.8716
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -159.423 Density 97.21
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.511|
|reg2reg   |-1.274|-101.040|
|HEPG      |-1.274|-105.551|
|All Paths |-2.944|-159.423|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.511ns; reg2reg* WNS -1.274ns TNS -101.040ns; HEPG WNS -1.274ns TNS -101.040ns; all paths WNS -2.944ns TNS -159.423ns; Real time 0:08:50
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.274|   -2.944|-105.551| -159.423|    97.21%|   0:00:00.0| 4692.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:20:58 mem=4565.1M) ***
Total net bbox length = 8.322e+05 (3.653e+05 4.669e+05) (ext = 2.732e+04)
Move report: Detail placement moves 291 insts, mean move: 11.99 um, max move: 70.40 um
	Max move on inst (FILLER__5_6361): (297.80, 148.60) --> (368.20, 148.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4578.2MB
Summary Report:
Instances move: 19 (out of 40936 movable)
Instances flipped: 0
Mean displacement: 3.04 um
Max displacement: 5.60 um (Instance: core2_inst/ofifo_inst/col_idx_0__fifo_instance/U19) (307.4, 195.4) -> (307.2, 200.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.322e+05 (3.653e+05 4.669e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4578.2MB
*** Finished refinePlace (2:21:01 mem=4578.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4578.2M)


Density : 0.9721
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4578.2M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:15.2/0:41:28.2 (3.4), mem = 4824.8M
(I,S,L,T): WC_VIEW: 49.9105, 41.8887, 2.08333, 93.8826
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.442 Density 97.21
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.061|
|HEPG      |-1.272|-104.570|
|All Paths |-2.944|-158.442|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.061ns; HEPG WNS -1.272ns TNS -100.061ns; all paths WNS -2.944ns TNS -158.442ns; Real time 0:09:31
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.272|   -2.944|-104.570| -158.442|    97.21%|   0:00:00.0| 5024.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:21:27 mem=4864.4M) ***
Total net bbox length = 8.322e+05 (3.653e+05 4.669e+05) (ext = 2.732e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4864.4MB
Summary Report:
Instances move: 0 (out of 40936 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.322e+05 (3.653e+05 4.669e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4864.4MB
*** Finished refinePlace (2:21:30 mem=4864.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4864.4M)


Density : 0.9721
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4864.4M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:31.4/0:41:41.4 (3.4), mem = 4864.4M
(I,S,L,T): WC_VIEW: 49.9105, 41.8887, 2.08333, 93.8826
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.944  TNS Slack -158.442 Density 97.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.21%|        -|  -2.944|-158.442|   0:00:00.0| 4864.4M|
|    97.21%|        0|  -2.944|-158.442|   0:00:00.0| 4864.4M|
|    97.17%|       63|  -2.944|-158.424|   0:00:02.0| 4864.4M|
|    97.17%|        2|  -2.944|-158.424|   0:00:00.0| 4845.4M|
|    97.17%|        2|  -2.944|-158.424|   0:00:02.0| 4845.4M|
|    97.17%|        3|  -2.944|-158.424|   0:00:02.0| 4845.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.944  TNS Slack -158.425 Density 97.17
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:30.2) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 49.9021, 41.7866, 2.08265, 93.7714
*** PowerOpt [finish] : cpu/real = 0:00:30.5/0:00:09.2 (3.3), totSession cpu/real = 2:22:01.8/0:41:50.6 (3.4), mem = 4845.4M
*** Starting refinePlace (2:22:02 mem=4845.4M) ***
Total net bbox length = 8.278e+05 (3.645e+05 4.633e+05) (ext = 2.732e+04)
Move report: Detail placement moves 9 insts, mean move: 2.82 um, max move: 6.00 um
	Max move on inst (normalizer_inst/U1950): (369.80, 344.80) --> (365.60, 346.60)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 4845.4MB
Summary Report:
Instances move: 9 (out of 40854 movable)
Instances flipped: 0
Mean displacement: 2.82 um
Max displacement: 6.00 um (Instance: normalizer_inst/U1950) (369.8, 344.8) -> (365.6, 346.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 8.278e+05 (3.645e+05 4.633e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 4845.4MB
*** Finished refinePlace (2:22:05 mem=4845.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4845.4M)


Density : 0.9717
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:04.0 mem=4845.4M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:07.6/0:41:54.8 (3.4), mem = 4845.4M
(I,S,L,T): WC_VIEW: 49.9021, 41.7866, 2.08265, 93.7714
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.425 Density 97.17
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.044|
|HEPG      |-1.272|-104.553|
|All Paths |-2.944|-158.425|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.044ns; HEPG WNS -1.272ns TNS -100.044ns; all paths WNS -2.944ns TNS -158.425ns; Real time 0:09:58
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.272|   -2.944|-104.553| -158.425|    97.17%|   0:00:00.0| 5043.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.272|   -2.944|-104.553| -158.425|    97.17%|   0:00:00.0| 5043.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5043.8M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.944|   -2.944| -53.872| -158.425|    97.17%|   0:00:00.0| 5043.8M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.944|   -2.944| -53.872| -158.425|    97.17%|   0:00:00.0| 5043.8M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5043.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5043.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.044|
|HEPG      |-1.272|-104.553|
|All Paths |-2.944|-158.425|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.044ns; HEPG WNS -1.272ns TNS -100.044ns; all paths WNS -2.944ns TNS -158.425ns; Real time 0:09:59
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.044|
|HEPG      |-1.272|-104.553|
|All Paths |-2.944|-158.425|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=5043.8M) ***

(I,S,L,T): WC_VIEW: 49.9021, 41.7866, 2.08265, 93.7714
*** SetupOpt [finish] : cpu/real = 0:00:09.8/0:00:09.5 (1.0), totSession cpu/real = 2:22:17.4/0:42:04.3 (3.4), mem = 4843.9M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:17.9/0:42:04.8 (3.4), mem = 4843.9M
(I,S,L,T): WC_VIEW: 49.9021, 41.7866, 2.08265, 93.7714
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.425 Density 97.17
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.044|
|HEPG      |-1.272|-104.553|
|All Paths |-2.944|-158.425|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.044ns; HEPG WNS -1.272ns TNS -100.044ns; all paths WNS -2.944ns TNS -158.425ns; Real time 0:10:08
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.272|   -2.944|-104.553| -158.425|    97.17%|   0:00:00.0| 5043.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5082.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:01.0| 5082.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/CN                      |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5082.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5082.0M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_0_/DB              |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5082.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__8_/D               |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:01.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__1_/D               |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__8_/D               |
|  -1.272|   -2.944|-104.542| -158.414|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.272|   -2.944|-104.541| -158.413|    97.17%|   0:00:01.0| 5101.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.272|   -2.944|-104.541| -158.413|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.272|   -2.944|-104.536| -158.408|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.272|   -2.944|-104.536| -158.408|    97.17%|   0:00:01.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.2 real=0:00:04.0 mem=5101.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:04.0 mem=5101.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.027ns; HEPG WNS -1.272ns TNS -100.027ns; all paths WNS -2.944ns TNS -158.408ns; Real time 0:10:12
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.408 Density 97.17
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:05.0 mem=5101.1M) ***

(I,S,L,T): WC_VIEW: 49.9027, 41.787, 2.08268, 93.7724
*** SetupOpt [finish] : cpu/real = 0:00:21.4/0:00:12.7 (1.7), totSession cpu/real = 2:22:39.3/0:42:17.5 (3.4), mem = 4901.2M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:22:41 mem=4902.6M) ***
Total net bbox length = 8.278e+05 (3.645e+05 4.633e+05) (ext = 2.732e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4902.6MB
Summary Report:
Instances move: 0 (out of 40854 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.278e+05 (3.645e+05 4.633e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4902.6MB
*** Finished refinePlace (2:22:44 mem=4902.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4902.6M)


Density : 0.9717
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4902.6M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:45.8/0:42:21.7 (3.4), mem = 4902.6M
(I,S,L,T): WC_VIEW: 49.9027, 41.787, 2.08268, 93.7724
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.408 Density 97.17
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.027ns; HEPG WNS -1.272ns TNS -100.027ns; all paths WNS -2.944ns TNS -158.408ns; Real time 0:10:25
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.272|   -2.944|-104.536| -158.408|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.272|   -2.944|-104.536| -158.408|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5101.1M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.944|   -2.944| -53.872| -158.408|    97.17%|   0:00:01.0| 5101.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.944|   -2.944| -53.872| -158.408|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=5101.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=5101.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.027ns; HEPG WNS -1.272ns TNS -100.027ns; all paths WNS -2.944ns TNS -158.408ns; Real time 0:10:26
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=5101.1M) ***

(I,S,L,T): WC_VIEW: 49.9027, 41.787, 2.08268, 93.7724
*** SetupOpt [finish] : cpu/real = 0:00:09.8/0:00:09.5 (1.0), totSession cpu/real = 2:22:55.6/0:42:31.2 (3.4), mem = 4901.2M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:57.3/0:42:32.4 (3.4), mem = 4901.2M
(I,S,L,T): WC_VIEW: 49.9027, 41.787, 2.08268, 93.7724
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.408 Density 97.17
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.272|-100.027|
|HEPG      |-1.272|-104.536|
|All Paths |-2.944|-158.408|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.272ns TNS -100.027ns; HEPG WNS -1.272ns TNS -100.027ns; all paths WNS -2.944ns TNS -158.408ns; Real time 0:10:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.272|   -2.944|-104.536| -158.408|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.264|   -2.944|-104.491| -158.363|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=5101.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:00.0 mem=5101.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.264| -99.982|
|HEPG      |-1.264|-104.491|
|All Paths |-2.944|-158.363|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.253ns TNS -4.509ns; reg2reg* WNS -1.263ns TNS -99.981ns; HEPG WNS -1.263ns TNS -99.981ns; all paths WNS -2.944ns TNS -158.362ns; Real time 0:10:37
** GigaOpt Optimizer WNS Slack -2.944 TNS Slack -158.363 Density 97.17
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.944| -53.872|
|reg2cgate |-1.253|  -4.509|
|reg2reg   |-1.264| -99.982|
|HEPG      |-1.264|-104.491|
|All Paths |-2.944|-158.363|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=5101.1M) ***

(I,S,L,T): WC_VIEW: 49.9031, 41.7874, 2.08269, 93.7732
*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:10.5 (1.1), totSession cpu/real = 2:23:08.6/0:42:43.0 (3.4), mem = 4901.2M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:23:10 mem=4902.6M) ***
Total net bbox length = 8.278e+05 (3.646e+05 4.633e+05) (ext = 2.732e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4902.6MB
Summary Report:
Instances move: 0 (out of 40854 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.278e+05 (3.646e+05 4.633e+05) (ext = 2.732e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4902.6MB
*** Finished refinePlace (2:23:13 mem=4902.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4902.6M)


Density : 0.9717
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4902.6M) ***
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:14.6/0:42:46.9 (3.3), mem = 4902.6M
(I,S,L,T): WC_VIEW: 49.9031, 41.7874, 2.08269, 93.7732
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.944|   -2.944|-158.363| -158.363|    97.17%|   0:00:00.0| 5101.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5101.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5101.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 49.9031, 41.7874, 2.08269, 93.7732
*** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 2:23:24.2/0:42:56.5 (3.3), mem = 4901.2M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3481.68MB/6157.59MB/3642.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3481.68MB/6157.59MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3481.68MB/6157.59MB/3642.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT)
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 10%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 20%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 30%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 40%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 50%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 60%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 70%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 80%
2023-Mar-23 06:23:26 (2023-Mar-23 13:23:26 GMT): 90%

Finished Levelizing
2023-Mar-23 06:23:27 (2023-Mar-23 13:23:27 GMT)

Starting Activity Propagation
2023-Mar-23 06:23:27 (2023-Mar-23 13:23:27 GMT)
2023-Mar-23 06:23:27 (2023-Mar-23 13:23:27 GMT): 10%
2023-Mar-23 06:23:27 (2023-Mar-23 13:23:27 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:23:28 (2023-Mar-23 13:23:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3482.27MB/6157.59MB/3642.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:23:28 (2023-Mar-23 13:23:28 GMT)
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 10%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 20%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 30%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 40%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 50%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 60%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 70%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 80%
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT): 90%

Finished Calculating power
2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3486.28MB/6222.35MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3486.28MB/6222.35MB/3642.71MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3486.28MB/6222.35MB/3642.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3486.28MB/6222.35MB/3642.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:23:30 (2023-Mar-23 13:23:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.15882604 	   51.9493%
Total Switching Power:      45.11097853 	   45.8080%
Total Leakage Power:         2.20856104 	    2.2427%
Total Power:                98.47836549
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.23       3.023       0.581       26.83       27.25
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.087e-05
Physical-Only                          0           0      0.6903      0.6903       0.701
Combinational                      25.07       38.75      0.8805        64.7        65.7
Clock (Combinational)              1.596       2.527     0.02767        4.15       4.214
Clock (Sequential)                 1.266      0.8066       0.029       2.102       2.134
-----------------------------------------------------------------------------------------
Total                              51.16       45.11       2.209       98.48         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.16       45.11       2.209       98.48         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.008        1.34     0.02516       2.373        2.41
clk1                               1.854       1.993     0.03152       3.879       3.939
-----------------------------------------------------------------------------------------
Total                              2.862       3.333     0.05667       6.252       6.349
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4129_CTS_20 (BUFFD16):           0.1771
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      3.03651e-10 F
*                Total instances in design: 75963
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3525.94MB/6222.35MB/3642.71MB)

** Power Reclaim End WNS Slack -2.944  TNS Slack -158.363 
End: Power Optimization (cpu=0:03:39, real=0:02:32, mem=4093.66M, totSessionCpu=2:23:32).
**optDesign ... cpu = 0:18:50, real = 0:08:59, mem = 3252.0M, totSessionCpu=2:23:32 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=75963 and nets=43347 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 4040.664M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4085.54 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4085.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 461  Num Prerouted Wires = 39514
[NR-eGR] Read numTotalNets=43229  numIgnoredNets=461
[NR-eGR] There are 119 clock nets ( 119 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42649 
[NR-eGR] Rule id: 1  Nets: 119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.164000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 119 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.20% V. EstWL: 7.948800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42606 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.07% V. EstWL: 8.446014e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       885( 0.91%)       130( 0.13%)         5( 0.01%)   ( 1.05%) 
[NR-eGR]      M3  (3)       100( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M4  (4)       378( 0.42%)         1( 0.00%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1383( 0.20%)       132( 0.02%)         5( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.55 sec, Real: 0.95 sec, Curr Mem: 4096.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3966.48)
Total number of fetched objects 43603
End delay calculation. (MEM=4330.94 CPU=0:00:06.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4330.94 CPU=0:00:08.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:03.0 totSessionCpu=2:23:47 mem=4298.9M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3279.69MB/5555.37MB/3642.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3279.69MB/5555.37MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3279.69MB/5555.37MB/3642.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT)
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 10%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 20%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 30%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 40%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 50%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 60%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 70%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 80%
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT): 90%

Finished Levelizing
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT)

Starting Activity Propagation
2023-Mar-23 06:23:38 (2023-Mar-23 13:23:38 GMT)
2023-Mar-23 06:23:39 (2023-Mar-23 13:23:39 GMT): 10%
2023-Mar-23 06:23:39 (2023-Mar-23 13:23:39 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:23:40 (2023-Mar-23 13:23:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3281.37MB/5555.37MB/3642.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:23:40 (2023-Mar-23 13:23:40 GMT)
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 10%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 20%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 30%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 40%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 50%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 60%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 70%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 80%
2023-Mar-23 06:23:41 (2023-Mar-23 13:23:41 GMT): 90%

Finished Calculating power
2023-Mar-23 06:23:42 (2023-Mar-23 13:23:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3285.93MB/5635.40MB/3642.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3285.93MB/5635.40MB/3642.71MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3285.93MB/5635.40MB/3642.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3285.93MB/5635.40MB/3642.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:23:42 (2023-Mar-23 13:23:42 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.15871433 	   51.9492%
Total Switching Power:      45.11097853 	   45.8081%
Total Leakage Power:         2.20856104 	    2.2427%
Total Power:                98.47825378
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.23       3.023       0.581       26.83       27.25
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.087e-05
Physical-Only                          0           0      0.6903      0.6903       0.701
Combinational                      25.07       38.75      0.8805        64.7        65.7
Clock (Combinational)              1.596       2.527     0.02767        4.15       4.214
Clock (Sequential)                 1.266      0.8066       0.029       2.102       2.134
-----------------------------------------------------------------------------------------
Total                              51.16       45.11       2.209       98.48         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.16       45.11       2.209       98.48         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.008        1.34     0.02516       2.373        2.41
clk1                               1.854       1.993     0.03152       3.879       3.939
-----------------------------------------------------------------------------------------
Total                              2.862       3.333     0.05667       6.252       6.348
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3323.18MB/5635.40MB/3642.71MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:19:13, real = 0:09:11, mem = 3238.9M, totSessionCpu=2:23:55 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:19:13, real = 0:09:11, mem = 3228.6M, totSessionCpu=2:23:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=4009.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4009.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4096.4M
** Profile ** Total reports :  cpu=0:00:00.6, mem=4019.4M
** Profile ** DRVs :  cpu=0:00:02.5, mem=4023.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.944  | -1.263  | -1.253  | -2.944  |
|           TNS (ns):|-158.496 |-100.118 | -4.510  | -53.867 |
|    Violating Paths:|   746   |   715   |    8    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.004   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.730%
       (97.173% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4023.9M
**optDesign ... cpu = 0:19:17, real = 0:09:15, mem = 3213.0M, totSessionCpu=2:23:59 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      898  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 924 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 06:23:47, total cpu=0:22:52, real=0:11:13, peak res=3648.1M, current mem=3134.1M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3020.5M, totSessionCpu=2:24:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 06:23:52 (2023-Mar-23 13:23:52 GMT)
2023-Mar-23 06:23:52 (2023-Mar-23 13:23:52 GMT): 10%
2023-Mar-23 06:23:52 (2023-Mar-23 13:23:52 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:23:53 (2023-Mar-23 13:23:53 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:08, mem = 3336.0M, totSessionCpu=2:24:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4157.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:24:19 mem=4160.3M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43603
End delay calculation. (MEM=199.789 CPU=0:00:06.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=199.789 CPU=0:00:08.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:03.0 totSessionCpu=0:00:26.6 mem=167.8M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:16.1 real=0:00:05.0 totSessionCpu=0:00:28.2 mem=198.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=198.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=198.3M
Done building hold timer [54141 node(s), 76925 edge(s), 1 view(s)] (fixHold) cpu=0:00:19.4 real=0:00:07.0 totSessionCpu=0:00:31.4 mem=198.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:19.5/0:00:06.6 (2.9), mem = 198.3M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4202.75)
Total number of fetched objects 43603
End delay calculation. (MEM=4595.82 CPU=0:00:06.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4595.82 CPU=0:00:08.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:02.0 totSessionCpu=2:24:50 mem=4563.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:31.9 real=0:00:10.0 totSessionCpu=2:24:50 mem=4563.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4563.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4571.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4571.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=4571.8M
** Profile ** DRVs :  cpu=0:00:01.4, mem=4594.4M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.944  | -1.263  | -1.253  | -2.944  |
|           TNS (ns):|-158.496 |-100.118 | -4.510  | -53.867 |
|    Violating Paths:|   746   |   715   |    8    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.984  | -0.984  |  0.058  |  0.000  |
|           TNS (ns):| -78.389 | -78.389 |  0.000  |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.004   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.730%
       (97.173% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:23, mem = 3465.3M, totSessionCpu=2:24:55 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:55.0/0:43:41.5 (3.3), mem = 4195.4M
(I,S,L,T): WC_VIEW: 49.8965, 41.7778, 2.08269, 93.757
*info: Run optDesign holdfix with 8 threads.
Info: 461 nets with fixed/cover wires excluded.
Info: 580 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:41.4 real=0:00:17.0 totSessionCpu=2:25:00 mem=4532.9M density=97.173% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4532.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=4532.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4563.4M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9842
      TNS :     -78.3887
      #VP :          241
  Density :      97.173%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:43.1 real=0:00:18.0 totSessionCpu=2:25:02 mem=4563.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9842
      TNS :     -78.3887
      #VP :          241
  Density :      97.173%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:43.3 real=0:00:19.0 totSessionCpu=2:25:02 mem=4563.4M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4563.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=4563.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4563.4M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17001 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:44.6 real=0:00:19.0 totSessionCpu=2:25:03 mem=4531.4M density=97.173% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:44.6 real=0:00:19.0 totSessionCpu=2:25:03 mem=4531.4M density=97.173%) ***
(I,S,L,T): WC_VIEW: 49.8965, 41.7778, 2.08269, 93.757
*** HoldOpt [finish] : cpu/real = 0:00:08.5/0:00:07.4 (1.1), totSession cpu/real = 2:25:03.5/0:43:48.9 (3.3), mem = 4320.4M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4275.44 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4320.31 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4320.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 461  Num Prerouted Wires = 39514
[NR-eGR] Read numTotalNets=43229  numIgnoredNets=461
[NR-eGR] There are 119 clock nets ( 119 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42649 
[NR-eGR] Rule id: 1  Nets: 119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.164000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 119 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.20% V. EstWL: 7.948800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42606 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.07% V. EstWL: 8.446014e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       885( 0.91%)       130( 0.13%)         5( 0.01%)   ( 1.05%) 
[NR-eGR]      M3  (3)       100( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M4  (4)       378( 0.42%)         1( 0.00%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1383( 0.20%)       132( 0.02%)         5( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 0.97 sec, Curr Mem: 4331.27 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:00:32, mem = 3530.6M, totSessionCpu=2:25:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=4267.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=4267.3M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43603
End delay calculation. (MEM=169.031 CPU=0:00:06.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=169.031 CPU=0:00:08.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:02.0 totSessionCpu=0:00:43.7 mem=137.0M)
** Profile ** Overall slacks :  cpu=0:00:10.9, mem=145.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:14.6/0:00:04.1 (3.5), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.8, mem=4346.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4269.7M
** Profile ** DRVs :  cpu=0:00:02.3, mem=4266.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.944  | -1.263  | -1.253  | -2.944  |
|           TNS (ns):|-158.496 |-100.118 | -4.510  | -53.867 |
|    Violating Paths:|   746   |   715   |    8    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.984  | -0.984  |  0.058  |  0.000  |
|           TNS (ns):| -78.389 | -78.389 |  0.000  |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.004   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.730%
       (97.173% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4266.2M
**optDesign ... cpu = 0:01:23, real = 0:00:40, mem = 3513.1M, totSessionCpu=2:25:23 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 06:24:28, mem=3439.2M)
% Begin Save ccopt configuration ... (date=03/23 06:24:28, mem=3439.2M)
% End Save ccopt configuration ... (date=03/23 06:24:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=3439.4M, current mem=3439.4M)
% Begin Save netlist data ... (date=03/23 06:24:28, mem=3439.4M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 06:24:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=3440.5M, current mem=3440.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 06:24:28, mem=3441.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 06:24:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=3441.4M, current mem=3441.4M)
Saving scheduling_file.cts.13642 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 06:24:29, mem=3441.4M)
% End Save clock tree data ... (date=03/23 06:24:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=3441.4M, current mem=3441.4M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4279.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=4271.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=4255.5M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 06:24:32, mem=3441.8M)
% End Save power constraints data ... (date=03/23 06:24:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=3441.8M, current mem=3441.8M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 06:24:34, total cpu=0:00:05.5, real=0:00:06.0, peak res=3442.1M, current mem=3442.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 06:24:34, mem=3442.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3442.10 (MB), peak = 3771.60 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4214.5M, init mem=4217.7M)
*info: Placed = 75963          (Fixed = 459)
*info: Unplaced = 0           
Placement Density:97.17%(290429/298879)
Placement Density (including fixed std cells):97.17%(290429/298879)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4214.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (461) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4214.5M) ***
#Start route 580 clock and analog nets...
% Begin globalDetailRoute (date=03/23 06:24:34, mem=3434.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 06:24:34 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=42767
#need_extraction net=42767 (total=43347)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:24:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43341 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3482.93 (MB), peak = 3771.60 (MB)
#Merging special wires: starts on Thu Mar 23 06:24:39 2023 with memory = 3483.51 (MB), peak = 3771.60 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.7 GB --0.79 [8]--
#
#Finished routing data preparation on Thu Mar 23 06:24:40 2023
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = 18.80 (MB)
#Total memory = 3485.04 (MB)
#Peak memory = 3771.60 (MB)
#
#
#Start global routing on Thu Mar 23 06:24:40 2023
#
#
#Start global routing initialization on Thu Mar 23 06:24:40 2023
#
#Number of eco nets is 405
#
#Start global routing data preparation on Thu Mar 23 06:24:40 2023
#
#Start routing resource analysis on Thu Mar 23 06:24:40 2023
#
#Routing resource analysis is done on Thu Mar 23 06:24:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.90%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  580 nets (1.34%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:24:40 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3490.97 (MB), peak = 3771.60 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 06:24:40 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3492.50 (MB), peak = 3771.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3529.25 (MB), peak = 3771.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3535.48 (MB), peak = 3771.60 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3535.57 (MB), peak = 3771.60 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3545.37 (MB), peak = 3771.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of nets with skipped attribute = 42649 (skipped).
#Total number of routable nets = 580.
#Total number of nets in the design = 43347.
#
#524 routable nets have only global wires.
#56 routable nets have only detail routed wires.
#42649 skipped nets have only detail routed wires.
#524 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                524               0  
#------------------------------------------------
#        Total                524               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                580           43                50           42599  
#-------------------------------------------------------------------------------
#        Total                580           43                50           42599  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           84(0.24%)      1(0.00%)   (0.24%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     84(0.03%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 89215 um.
#Total half perimeter of net bounding box = 41923 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 146 um.
#Total wire length on LAYER M3 = 49117 um.
#Total wire length on LAYER M4 = 31394 um.
#Total wire length on LAYER M5 = 5957 um.
#Total wire length on LAYER M6 = 2578 um.
#Total wire length on LAYER M7 = 12 um.
#Total wire length on LAYER M8 = 10 um.
#Total number of vias = 32547
#Total number of multi-cut vias = 232 (  0.7%)
#Total number of single cut vias = 32315 ( 99.3%)
#Up-Via Summary (total 32547):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11169 ( 98.0%)       231 (  2.0%)      11400
# M2             10443 (100.0%)         0 (  0.0%)      10443
# M3              9084 (100.0%)         0 (  0.0%)       9084
# M4              1213 (100.0%)         0 (  0.0%)       1213
# M5               401 ( 99.8%)         1 (  0.2%)        402
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                32315 ( 99.3%)       232 (  0.7%)      32547 
#
#Total number of involved priority nets 524
#Maximum src to sink distance for priority net 405.1
#Average of max src_to_sink distance for priority net 60.7
#Average of ave src_to_sink distance for priority net 36.2
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.24%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 64.88 (MB)
#Total memory = 3549.92 (MB)
#Peak memory = 3771.60 (MB)
#
#Finished global routing on Thu Mar 23 06:24:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3510.33 (MB), peak = 3771.60 (MB)
#Start Track Assignment.
#Done with 6492 horizontal wires in 2 hboxes and 2147 vertical wires in 2 hboxes.
#Done with 423 horizontal wires in 2 hboxes and 105 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 101383 um.
#Total half perimeter of net bounding box = 41923 um.
#Total wire length on LAYER M1 = 4444 um.
#Total wire length on LAYER M2 = 172 um.
#Total wire length on LAYER M3 = 54929 um.
#Total wire length on LAYER M4 = 33241 um.
#Total wire length on LAYER M5 = 5993 um.
#Total wire length on LAYER M6 = 2582 um.
#Total wire length on LAYER M7 = 12 um.
#Total wire length on LAYER M8 = 10 um.
#Total number of vias = 32547
#Total number of multi-cut vias = 232 (  0.7%)
#Total number of single cut vias = 32315 ( 99.3%)
#Up-Via Summary (total 32547):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11169 ( 98.0%)       231 (  2.0%)      11400
# M2             10443 (100.0%)         0 (  0.0%)      10443
# M3              9084 (100.0%)         0 (  0.0%)       9084
# M4              1213 (100.0%)         0 (  0.0%)       1213
# M5               401 ( 99.8%)         1 (  0.2%)        402
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                32315 ( 99.3%)       232 (  0.7%)      32547 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3535.60 (MB), peak = 3771.60 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:10
#Increased memory = 69.39 (MB)
#Total memory = 3535.60 (MB)
#Peak memory = 3771.60 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.1% of the total area was rechecked for DRC, and 57.4% required routing.
#   number of violations = 0
#75550 out of 75963 instances (99.5%) need to be verified(marked ipoed), dirty area = 105.8%.
#   number of violations = 0
#cpu time = 00:01:48, elapsed time = 00:00:15, memory = 3847.78 (MB), peak = 3869.97 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 88158 um.
#Total half perimeter of net bounding box = 41923 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 7607 um.
#Total wire length on LAYER M3 = 46571 um.
#Total wire length on LAYER M4 = 30863 um.
#Total wire length on LAYER M5 = 2176 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 13 um.
#Total wire length on LAYER M8 = 7 um.
#Total number of vias = 30215
#Total number of multi-cut vias = 283 (  0.9%)
#Total number of single cut vias = 29932 ( 99.1%)
#Up-Via Summary (total 30215):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10774 ( 97.5%)       281 (  2.5%)      11055
# M2             10409 (100.0%)         0 (  0.0%)      10409
# M3              8181 (100.0%)         0 (  0.0%)       8181
# M4               429 (100.0%)         0 (  0.0%)        429
# M5               134 ( 98.5%)         2 (  1.5%)        136
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29932 ( 99.1%)       283 (  0.9%)      30215 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:50
#Elapsed time = 00:00:17
#Increased memory = -27.69 (MB)
#Total memory = 3507.91 (MB)
#Peak memory = 3869.97 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3509.91 (MB), peak = 3869.97 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 88158 um.
#Total half perimeter of net bounding box = 41923 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 7607 um.
#Total wire length on LAYER M3 = 46571 um.
#Total wire length on LAYER M4 = 30863 um.
#Total wire length on LAYER M5 = 2176 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 13 um.
#Total wire length on LAYER M8 = 7 um.
#Total number of vias = 30215
#Total number of multi-cut vias = 283 (  0.9%)
#Total number of single cut vias = 29932 ( 99.1%)
#Up-Via Summary (total 30215):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10774 ( 97.5%)       281 (  2.5%)      11055
# M2             10409 (100.0%)         0 (  0.0%)      10409
# M3              8181 (100.0%)         0 (  0.0%)       8181
# M4               429 (100.0%)         0 (  0.0%)        429
# M5               134 ( 98.5%)         2 (  1.5%)        136
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29932 ( 99.1%)       283 (  0.9%)      30215 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 88158 um.
#Total half perimeter of net bounding box = 41923 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 7607 um.
#Total wire length on LAYER M3 = 46571 um.
#Total wire length on LAYER M4 = 30863 um.
#Total wire length on LAYER M5 = 2176 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 13 um.
#Total wire length on LAYER M8 = 7 um.
#Total number of vias = 30215
#Total number of multi-cut vias = 283 (  0.9%)
#Total number of single cut vias = 29932 ( 99.1%)
#Up-Via Summary (total 30215):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10774 ( 97.5%)       281 (  2.5%)      11055
# M2             10409 (100.0%)         0 (  0.0%)      10409
# M3              8181 (100.0%)         0 (  0.0%)       8181
# M4               429 (100.0%)         0 (  0.0%)        429
# M5               134 ( 98.5%)         2 (  1.5%)        136
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29932 ( 99.1%)       283 (  0.9%)      30215 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:52
#Elapsed time = 00:00:18
#Increased memory = -22.07 (MB)
#Total memory = 3513.54 (MB)
#Peak memory = 3869.97 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:12
#Elapsed time = 00:00:31
#Increased memory = 30.21 (MB)
#Total memory = 3464.27 (MB)
#Peak memory = 3869.97 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:25:05 2023
#
% End globalDetailRoute (date=03/23 06:25:05, total cpu=0:02:12, real=0:00:31.0, peak res=3870.0M, current mem=3339.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 06:25:05, mem=3339.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 06:25:05 2023
#
#Generating timing data, please wait...
#43229 total nets, 580 already routed, 580 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 43603
End delay calculation. (MEM=4675.44 CPU=0:00:06.3 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:09, memory = 3412.56 (MB), peak = 3869.97 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=43347)
#Start reading timing information from file .timing_file_13642.tif.gz ...
#Read in timing information for 305 ports, 41311 instances from timing file .timing_file_13642.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:25:18 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43341 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3394.64 (MB), peak = 3869.97 (MB)
#Merging special wires: starts on Thu Mar 23 06:25:20 2023 with memory = 3395.33 (MB), peak = 3869.97 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --0.93 [8]--
#
#Finished routing data preparation on Thu Mar 23 06:25:20 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 13.82 (MB)
#Total memory = 3395.95 (MB)
#Peak memory = 3869.97 (MB)
#
#
#Start global routing on Thu Mar 23 06:25:20 2023
#
#
#Start global routing initialization on Thu Mar 23 06:25:20 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 06:25:20 2023
#
#Start routing resource analysis on Thu Mar 23 06:25:21 2023
#
#Routing resource analysis is done on Thu Mar 23 06:25:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.90%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  580 nets (1.34%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:25:21 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3402.45 (MB), peak = 3869.97 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 06:25:21 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3403.59 (MB), peak = 3869.97 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3472.78 (MB), peak = 3869.97 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3472.77 (MB), peak = 3869.97 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:21, elapsed time = 00:00:20, memory = 3500.96 (MB), peak = 3869.97 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 43229.
#Total number of nets in the design = 43347.
#
#42649 routable nets have only global wires.
#580 routable nets have only detail routed wires.
#50 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#580 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           43                50           42599  
#------------------------------------------------------------
#        Total           43                50           42599  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                580           43                50           42599  
#-------------------------------------------------------------------------------
#        Total                580           43                50           42599  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          311(0.88%)     59(0.17%)     11(0.03%)      1(0.00%)   (1.08%)
#  M3           14(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#  M4           11(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    337(0.13%)     59(0.02%)     11(0.00%)      1(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.16% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          7.56 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)     7.56 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 925436 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 365 um.
#Total wire length on LAYER M2 = 190921 um.
#Total wire length on LAYER M3 = 306404 um.
#Total wire length on LAYER M4 = 200087 um.
#Total wire length on LAYER M5 = 113050 um.
#Total wire length on LAYER M6 = 103524 um.
#Total wire length on LAYER M7 = 2545 um.
#Total wire length on LAYER M8 = 8539 um.
#Total number of vias = 273268
#Total number of multi-cut vias = 283 (  0.1%)
#Total number of single cut vias = 272985 ( 99.9%)
#Up-Via Summary (total 273268):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            129303 ( 99.8%)       281 (  0.2%)     129584
# M2             97543 (100.0%)         0 (  0.0%)      97543
# M3             29537 (100.0%)         0 (  0.0%)      29537
# M4             10972 (100.0%)         0 (  0.0%)      10972
# M5              4485 (100.0%)         2 (  0.0%)       4487
# M6               660 (100.0%)         0 (  0.0%)        660
# M7               485 (100.0%)         0 (  0.0%)        485
#-----------------------------------------------------------
#               272985 ( 99.9%)       283 (  0.1%)     273268 
#
#Max overcon = 7 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:29
#Increased memory = 108.37 (MB)
#Total memory = 3504.32 (MB)
#Peak memory = 3869.97 (MB)
#
#Finished global routing on Thu Mar 23 06:25:49 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3428.17 (MB), peak = 3869.97 (MB)
#Start Track Assignment.
#Done with 60790 horizontal wires in 2 hboxes and 56094 vertical wires in 2 hboxes.
#Done with 13247 horizontal wires in 2 hboxes and 10639 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           267.73 	  0.00%  	  0.00% 	  0.00%
# M2        181643.32 	  0.06%  	  0.00% 	  0.01%
# M3        258612.54 	  0.15%  	  0.00% 	  0.03%
# M4        168509.37 	  0.05%  	  0.00% 	  0.02%
# M5        110768.21 	  0.01%  	  0.00% 	  0.00%
# M6        102654.60 	  0.00%  	  0.00% 	  0.00%
# M7          2658.00 	  0.10%  	  0.00% 	  0.00%
# M8          8619.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      833733.18  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 963408 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 26569 um.
#Total wire length on LAYER M2 = 188265 um.
#Total wire length on LAYER M3 = 318844 um.
#Total wire length on LAYER M4 = 200541 um.
#Total wire length on LAYER M5 = 113990 um.
#Total wire length on LAYER M6 = 103976 um.
#Total wire length on LAYER M7 = 2601 um.
#Total wire length on LAYER M8 = 8621 um.
#Total number of vias = 273268
#Total number of multi-cut vias = 283 (  0.1%)
#Total number of single cut vias = 272985 ( 99.9%)
#Up-Via Summary (total 273268):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            129303 ( 99.8%)       281 (  0.2%)     129584
# M2             97543 (100.0%)         0 (  0.0%)      97543
# M3             29537 (100.0%)         0 (  0.0%)      29537
# M4             10972 (100.0%)         0 (  0.0%)      10972
# M5              4485 (100.0%)         2 (  0.0%)       4487
# M6               660 (100.0%)         0 (  0.0%)        660
# M7               485 (100.0%)         0 (  0.0%)        485
#-----------------------------------------------------------
#               272985 ( 99.9%)       283 (  0.1%)     273268 
#
#cpu time = 00:00:16, elapsed time = 00:00:15, memory = 3485.99 (MB), peak = 3869.97 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	231       154       385       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:47
#Increased memory = 104.83 (MB)
#Total memory = 3486.95 (MB)
#Peak memory = 3869.97 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 393
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0       20        0       21
#	M2           26       20      314        0       12      372
#	Totals       26       21      314       20       12      393
#cpu time = 00:06:00, elapsed time = 00:00:47, memory = 3924.59 (MB), peak = 3931.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 284
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           37       17      198       10       21      283
#	Totals       37       18      198       10       21      284
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 3930.06 (MB), peak = 3933.25 (MB)
#start 2nd optimization iteration ...
#   number of violations = 271
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           36        4      194       16       19      269
#	M3            0        0        0        0        1        1
#	Totals       36        5      194       16       20      271
#cpu time = 00:00:14, elapsed time = 00:00:02, memory = 3931.64 (MB), peak = 3933.25 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	M1            1        0        1
#	M2            0        1        1
#	Totals        1        1        2
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 3929.41 (MB), peak = 3934.43 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.42 (MB), peak = 3934.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 971435 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 216639 um.
#Total wire length on LAYER M3 = 311413 um.
#Total wire length on LAYER M4 = 213674 um.
#Total wire length on LAYER M5 = 111816 um.
#Total wire length on LAYER M6 = 105066 um.
#Total wire length on LAYER M7 = 1845 um.
#Total wire length on LAYER M8 = 8935 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 1436 (  0.5%)
#Total number of single cut vias = 299597 ( 99.5%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132015 ( 99.1%)      1178 (  0.9%)     133193
# M2            115610 (100.0%)         0 (  0.0%)     115610
# M3             35444 (100.0%)         0 (  0.0%)      35444
# M4             11704 (100.0%)         0 (  0.0%)      11704
# M5              4171 ( 94.2%)       258 (  5.8%)       4429
# M6               352 (100.0%)         0 (  0.0%)        352
# M7               301 (100.0%)         0 (  0.0%)        301
#-----------------------------------------------------------
#               299597 ( 99.5%)      1436 (  0.5%)     301033 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:50
#Elapsed time = 00:00:55
#Increased memory = -23.89 (MB)
#Total memory = 3463.29 (MB)
#Peak memory = 3934.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3465.80 (MB), peak = 3934.43 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 971435 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 216639 um.
#Total wire length on LAYER M3 = 311413 um.
#Total wire length on LAYER M4 = 213674 um.
#Total wire length on LAYER M5 = 111816 um.
#Total wire length on LAYER M6 = 105066 um.
#Total wire length on LAYER M7 = 1845 um.
#Total wire length on LAYER M8 = 8935 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 1436 (  0.5%)
#Total number of single cut vias = 299597 ( 99.5%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132015 ( 99.1%)      1178 (  0.9%)     133193
# M2            115610 (100.0%)         0 (  0.0%)     115610
# M3             35444 (100.0%)         0 (  0.0%)      35444
# M4             11704 (100.0%)         0 (  0.0%)      11704
# M5              4171 ( 94.2%)       258 (  5.8%)       4429
# M6               352 (100.0%)         0 (  0.0%)        352
# M7               301 (100.0%)         0 (  0.0%)        301
#-----------------------------------------------------------
#               299597 ( 99.5%)      1436 (  0.5%)     301033 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 971435 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 216639 um.
#Total wire length on LAYER M3 = 311413 um.
#Total wire length on LAYER M4 = 213674 um.
#Total wire length on LAYER M5 = 111816 um.
#Total wire length on LAYER M6 = 105066 um.
#Total wire length on LAYER M7 = 1845 um.
#Total wire length on LAYER M8 = 8935 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 1436 (  0.5%)
#Total number of single cut vias = 299597 ( 99.5%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132015 ( 99.1%)      1178 (  0.9%)     133193
# M2            115610 (100.0%)         0 (  0.0%)     115610
# M3             35444 (100.0%)         0 (  0.0%)      35444
# M4             11704 (100.0%)         0 (  0.0%)      11704
# M5              4171 ( 94.2%)       258 (  5.8%)       4429
# M6               352 (100.0%)         0 (  0.0%)        352
# M7               301 (100.0%)         0 (  0.0%)        301
#-----------------------------------------------------------
#               299597 ( 99.5%)      1436 (  0.5%)     301033 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#76.49% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:07, memory = 3574.98 (MB), peak = 3934.43 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 971435 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2047 um.
#Total wire length on LAYER M2 = 216639 um.
#Total wire length on LAYER M3 = 311413 um.
#Total wire length on LAYER M4 = 213674 um.
#Total wire length on LAYER M5 = 111816 um.
#Total wire length on LAYER M6 = 105066 um.
#Total wire length on LAYER M7 = 1845 um.
#Total wire length on LAYER M8 = 8935 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 213181 ( 70.8%)
#Total number of single cut vias = 87852 ( 29.2%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84508 ( 63.4%)     48685 ( 36.6%)     133193
# M2              2861 (  2.5%)    112749 ( 97.5%)     115610
# M3               392 (  1.1%)     35052 ( 98.9%)      35444
# M4                47 (  0.4%)     11657 ( 99.6%)      11704
# M5                12 (  0.3%)      4417 ( 99.7%)       4429
# M6                22 (  6.2%)       330 ( 93.8%)        352
# M7                10 (  3.3%)       291 ( 96.7%)        301
#-----------------------------------------------------------
#                87852 ( 29.2%)    213181 ( 70.8%)     301033 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:04, memory = 3768.95 (MB), peak = 3934.43 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 06:27:15 2023
#
#
#Start Post Route Wire Spread.
#Done with 9863 horizontal wires in 3 hboxes and 10322 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 978906 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2048 um.
#Total wire length on LAYER M2 = 217752 um.
#Total wire length on LAYER M3 = 313833 um.
#Total wire length on LAYER M4 = 215837 um.
#Total wire length on LAYER M5 = 112913 um.
#Total wire length on LAYER M6 = 105677 um.
#Total wire length on LAYER M7 = 1856 um.
#Total wire length on LAYER M8 = 8990 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 213181 ( 70.8%)
#Total number of single cut vias = 87852 ( 29.2%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84508 ( 63.4%)     48685 ( 36.6%)     133193
# M2              2861 (  2.5%)    112749 ( 97.5%)     115610
# M3               392 (  1.1%)     35052 ( 98.9%)      35444
# M4                47 (  0.4%)     11657 ( 99.6%)      11704
# M5                12 (  0.3%)      4417 ( 99.7%)       4429
# M6                22 (  6.2%)       330 ( 93.8%)        352
# M7                10 (  3.3%)       291 ( 96.7%)        301
#-----------------------------------------------------------
#                87852 ( 29.2%)    213181 ( 70.8%)     301033 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:06, memory = 3847.06 (MB), peak = 3934.43 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:53, elapsed time = 00:00:14, memory = 3492.27 (MB), peak = 3934.43 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 580
#Total wire length = 978906 um.
#Total half perimeter of net bounding box = 882868 um.
#Total wire length on LAYER M1 = 2048 um.
#Total wire length on LAYER M2 = 217752 um.
#Total wire length on LAYER M3 = 313833 um.
#Total wire length on LAYER M4 = 215837 um.
#Total wire length on LAYER M5 = 112913 um.
#Total wire length on LAYER M6 = 105677 um.
#Total wire length on LAYER M7 = 1856 um.
#Total wire length on LAYER M8 = 8990 um.
#Total number of vias = 301033
#Total number of multi-cut vias = 213181 ( 70.8%)
#Total number of single cut vias = 87852 ( 29.2%)
#Up-Via Summary (total 301033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             84508 ( 63.4%)     48685 ( 36.6%)     133193
# M2              2861 (  2.5%)    112749 ( 97.5%)     115610
# M3               392 (  1.1%)     35052 ( 98.9%)      35444
# M4                47 (  0.4%)     11657 ( 99.6%)      11704
# M5                12 (  0.3%)      4417 ( 99.7%)       4429
# M6                22 (  6.2%)       330 ( 93.8%)        352
# M7                10 (  3.3%)       291 ( 96.7%)        301
#-----------------------------------------------------------
#                87852 ( 29.2%)    213181 ( 70.8%)     301033 
#
#detailRoute Statistics:
#Cpu time = 00:09:11
#Elapsed time = 00:01:24
#Increased memory = 1.03 (MB)
#Total memory = 3488.20 (MB)
#Peak memory = 3934.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:26
#Elapsed time = 00:02:25
#Increased memory = 59.17 (MB)
#Total memory = 3398.66 (MB)
#Peak memory = 3934.43 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:27:30 2023
#
% End globalDetailRoute (date=03/23 06:27:30, total cpu=0:10:26, real=0:02:25, peak res=3934.4M, current mem=3365.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:12:39, elapsed time = 00:02:57, memory = 3321.10 (MB), peak = 3934.43 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 06:27:31, total cpu=0:12:39, real=0:02:57, peak res=3934.4M, current mem=3321.1M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75963 and nets=43347 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4227.5M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 4279.9M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 4279.9M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 4279.9M)
Extracted 40.0003% (CPU Time= 0:00:03.5  MEM= 4279.9M)
Extracted 50.0005% (CPU Time= 0:00:04.3  MEM= 4283.9M)
Extracted 60.0004% (CPU Time= 0:00:05.2  MEM= 4283.9M)
Extracted 70.0003% (CPU Time= 0:00:07.0  MEM= 4283.9M)
Extracted 80.0004% (CPU Time= 0:00:08.0  MEM= 4283.9M)
Extracted 90.0003% (CPU Time= 0:00:08.6  MEM= 4283.9M)
Extracted 100% (CPU Time= 0:00:10.5  MEM= 4283.9M)
Number of Extracted Resistors     : 776958
Number of Extracted Ground Cap.   : 767494
Number of Extracted Coupling Cap. : 1387900
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4267.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.8  Real Time: 0:00:14.0  MEM: 4267.922M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3323.0M, totSessionCpu=2:38:23 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4271.8 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4327.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4359.7M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT)
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 10%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 20%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 30%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 40%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 50%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 60%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 70%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 80%
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT): 90%

Finished Levelizing
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT)

Starting Activity Propagation
2023-Mar-23 06:27:54 (2023-Mar-23 13:27:54 GMT)
2023-Mar-23 06:27:55 (2023-Mar-23 13:27:55 GMT): 10%
2023-Mar-23 06:27:55 (2023-Mar-23 13:27:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:27:56 (2023-Mar-23 13:27:56 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:23, real = 0:00:13, mem = 3643.2M, totSessionCpu=2:38:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4561.7M, init mem=4561.7M)
*info: Placed = 75963          (Fixed = 457)
*info: Unplaced = 0           
Placement Density:97.17%(290429/298879)
Placement Density (including fixed std cells):97.17%(290429/298879)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=4558.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41311

Instance distribution across the VT partitions:

 LVT : inst = 14004 (33.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14004 (33.9%)

 HVT : inst = 27307 (66.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27307 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75963 and nets=43347 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4551.7M)
Extracted 10.0004% (CPU Time= 0:00:02.5  MEM= 4620.1M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 4620.1M)
Extracted 30.0004% (CPU Time= 0:00:03.3  MEM= 4620.1M)
Extracted 40.0003% (CPU Time= 0:00:03.8  MEM= 4620.1M)
Extracted 50.0005% (CPU Time= 0:00:04.6  MEM= 4624.1M)
Extracted 60.0004% (CPU Time= 0:00:05.4  MEM= 4624.1M)
Extracted 70.0003% (CPU Time= 0:00:07.3  MEM= 4624.1M)
Extracted 80.0004% (CPU Time= 0:00:08.4  MEM= 4624.1M)
Extracted 90.0003% (CPU Time= 0:00:09.1  MEM= 4624.1M)
Extracted 100% (CPU Time= 0:00:11.0  MEM= 4624.1M)
Number of Extracted Resistors     : 776958
Number of Extracted Ground Cap.   : 767494
Number of Extracted Coupling Cap. : 1387900
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4592.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:14.0  MEM: 4592.133M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43603. 
Total number of fetched objects 43603
End delay calculation. (MEM=276.242 CPU=0:00:08.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=193.164 CPU=0:00:10.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:03.0 totSessionCpu=0:00:59.4 mem=161.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.4 real=0:00:04.0 totSessionCpu=0:00:59.4 mem=161.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.1/0:00:06.1 (3.0), mem = 191.7M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4671.21)
Total number of fetched objects 43603
AAE_INFO-618: Total number of nets in the design is 43347,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5090.21 CPU=0:00:15.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5007.14 CPU=0:00:16.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4975.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5007.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4669.25)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43603. 
Total number of fetched objects 43603
AAE_INFO-618: Total number of nets in the design is 43347,  20.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4942.5 CPU=0:00:07.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4942.5 CPU=0:00:07.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:34.1 real=0:00:09.0 totSessionCpu=2:39:56 mem=4942.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=4942.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4942.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4950.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4973.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.784  | -1.272  | -1.174  | -2.784  |
|           TNS (ns):|-147.027 | -92.141 | -4.245  | -50.642 |
|    Violating Paths:|   748   |   716   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.005   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.730%
       (97.173% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:00:48, mem = 3907.5M, totSessionCpu=2:39:59 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       580 (unrouted=0, trialRouted=0, noStatus=0, routed=580, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42767 (unrouted=118, trialRouted=0, noStatus=0, routed=42649, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 578 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        523     [min=1, max=473, avg=69, sd=60, total=36136]
       0          1         44     [min=1, max=414, avg=73, sd=103, total=3230]
       0          2          2     [min=399, max=401, avg=400, sd=1, total=800]
       1          1         11     [min=6, max=359, avg=149, sd=101, total=1638]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=242, i=0, icg=334, nicg=2, l=0, total=578
    cell areas       : b=1290.240um^2, i=0.000um^2, icg=2847.600um^2, nicg=13.680um^2, l=0.000um^2, total=4151.520um^2
    cell capacitance : b=0.718pF, i=0.000pF, icg=0.661pF, nicg=0.007pF, l=0.000pF, total=1.386pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.376pF, leaf=11.813pF, total=13.189pF
    wire lengths     : top=0.000um, trunk=9685.600um, leaf=78529.000um, total=88214.600um
    hp wire lengths  : top=0.000um, trunk=7713.400um, leaf=33290.400um, total=41003.800um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=78, worst=[0.024ns, 0.023ns, 0.021ns, 0.020ns, 0.017ns, 0.015ns, 0.014ns, 0.014ns, 0.014ns, 0.013ns, ...]} avg=0.007ns sd=0.005ns sum=0.531ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=195 avg=0.040ns sd=0.022ns min=0.013ns max=0.122ns {157 <= 0.063ns, 32 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns} {0 <= 0.110ns, 0 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=385 avg=0.091ns sd=0.015ns min=0.015ns max=0.129ns {8 <= 0.063ns, 120 <= 0.084ns, 95 <= 0.094ns, 40 <= 0.100ns, 45 <= 0.105ns} {34 <= 0.110ns, 30 <= 0.115ns, 10 <= 0.126ns, 3 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 7 CKBD16: 39 BUFFD12: 2 CKBD12: 56 CKBD8: 17 CKBD6: 5 BUFFD4: 11 CKBD4: 6 CKBD3: 22 BUFFD2: 2 CKBD2: 31 BUFFD1: 10 CKBD1: 9 BUFFD0: 1 CKBD0: 24 
     ICGs: CKLNQD16: 15 CKLNQD12: 4 CKLNQD8: 83 CKLNQD6: 29 CKLNQD4: 5 CKLNQD3: 67 CKLNQD2: 79 CKLNQD1: 52 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.307, max=2.936, avg=0.412, sd=0.295], skew [2.629 vs 0.057*], 91.3% {0.316, 0.373} (wid=0.049 ws=0.044) (gid=2.887 gs=2.590)
    skew_group clk2/CON: insertion delay [min=0.324, max=0.485, avg=0.370, sd=0.025], skew [0.161 vs 0.057*], 86.2% {0.335, 0.392} (wid=0.036 ws=0.026) (gid=0.460 gs=0.163)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 580, tested: 580, violation detected: 78, violation ignored (due to small violation): 0, cannot run: 0, attempted: 78, unsuccessful: 0, sized: 70
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed        Not Sized
  ----------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                    0
  trunk              1 [1.3%]             0                   0            1 (100.0%)           1 (100.0%)           0 (0.0%)
  leaf              77 [98.7%]           69 (89.6%)           0            0                   69 (89.6%)            8 (10.4%)
  ----------------------------------------------------------------------------------------------------------------------------
  Total             78 [100.0%]          69 (88.5%)           0            1 (1.3%)            70 (89.7%)            8 (10.3%)
  ----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 69, Downsized: 0, Sized but same area: 1, Unchanged: 8, Area change: 105.120um^2 (2.532%)
  Max. move: 1.800um(core1_inst/mac_array_instance/col_idx_7__mac_col_inst/clk_gate_add0_reg_l2_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f020c961508, uid:A759df, a CKLNQD12 at (211.000,190.000) in powerdomain auto-default in usermodule module core1_inst/mac_array_instance/col_idx_7__mac_col_inst/clk_gate_add0_reg_l2_reg in clock tree clk1} and 35 others), Min. move: 0.000um, Avg. move: 0.123um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=242, i=0, icg=334, nicg=2, l=0, total=578
    cell areas       : b=1303.200um^2, i=0.000um^2, icg=2939.760um^2, nicg=13.680um^2, l=0.000um^2, total=4256.640um^2
    cell capacitance : b=0.724pF, i=0.000pF, icg=0.664pF, nicg=0.007pF, l=0.000pF, total=1.395pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.376pF, leaf=11.813pF, total=13.189pF
    wire lengths     : top=0.000um, trunk=9685.600um, leaf=78529.000um, total=88214.600um
    hp wire lengths  : top=0.000um, trunk=7712.600um, leaf=33291.400um, total=41004.000um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=8, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=195 avg=0.040ns sd=0.021ns min=0.013ns max=0.093ns {157 <= 0.063ns, 33 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=385 avg=0.087ns sd=0.012ns min=0.015ns max=0.113ns {9 <= 0.063ns, 142 <= 0.084ns, 106 <= 0.094ns, 67 <= 0.100ns, 53 <= 0.105ns} {4 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 13 CKBD6: 7 BUFFD4: 9 CKBD4: 6 CKBD3: 22 BUFFD2: 2 CKBD2: 31 BUFFD1: 10 CKBD1: 10 BUFFD0: 1 CKBD0: 23 
     ICGs: CKLNQD16: 20 CKLNQD12: 31 CKLNQD8: 61 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 64 CKLNQD1: 50 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.307, max=2.936, avg=0.412, sd=0.294], skew [2.629 vs 0.057*], 89.9% {0.323, 0.380} (wid=0.049 ws=0.044) (gid=2.887 gs=2.590)
    skew_group clk2/CON: insertion delay [min=0.293, max=0.485, avg=0.370, sd=0.025], skew [0.192 vs 0.057*], 85.8% {0.331, 0.389} (wid=0.036 ws=0.026) (gid=0.460 gs=0.178)
  Fixing DRVs done. (took cpu=0:00:03.2 real=0:00:03.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
  Set dirty flag on 104 insts, 350 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=242, i=0, icg=334, nicg=2, l=0, total=578
    cell areas       : b=1303.200um^2, i=0.000um^2, icg=2939.760um^2, nicg=13.680um^2, l=0.000um^2, total=4256.640um^2
    cell capacitance : b=0.724pF, i=0.000pF, icg=0.664pF, nicg=0.007pF, l=0.000pF, total=1.395pF
    sink capacitance : count=10295, total=8.255pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.376pF, leaf=11.813pF, total=13.189pF
    wire lengths     : top=0.000um, trunk=9685.600um, leaf=78529.000um, total=88214.600um
    hp wire lengths  : top=0.000um, trunk=7712.600um, leaf=33291.400um, total=41004.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=8, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=195 avg=0.040ns sd=0.021ns min=0.013ns max=0.093ns {157 <= 0.063ns, 33 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=385 avg=0.087ns sd=0.012ns min=0.015ns max=0.113ns {9 <= 0.063ns, 142 <= 0.084ns, 106 <= 0.094ns, 67 <= 0.100ns, 53 <= 0.105ns} {4 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 13 CKBD6: 7 BUFFD4: 9 CKBD4: 6 CKBD3: 22 BUFFD2: 2 CKBD2: 31 BUFFD1: 10 CKBD1: 10 BUFFD0: 1 CKBD0: 23 
     ICGs: CKLNQD16: 20 CKLNQD12: 31 CKLNQD8: 61 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 64 CKLNQD1: 50 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.307, max=2.936, avg=0.412, sd=0.294], skew [2.629 vs 0.057*], 89.9% {0.323, 0.380} (wid=0.049 ws=0.044) (gid=2.887 gs=2.590)
    skew_group clk2/CON: insertion delay [min=0.293, max=0.485, avg=0.370, sd=0.025], skew [0.192 vs 0.057*], 85.8% {0.331, 0.389} (wid=0.036 ws=0.026) (gid=0.460 gs=0.178)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       580 (unrouted=0, trialRouted=0, noStatus=0, routed=580, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42767 (unrouted=118, trialRouted=0, noStatus=0, routed=42649, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:13.1 real=0:00:09.1)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4687.95M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 580 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:40:19.0/0:48:16.1 (3.3), mem = 4687.9M
(I,S,L,T): WC_VIEW: 49.699, 39.4181, 2.08269, 91.1998
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -2.78|  -146.47|       0|       0|       0|  97.21|          |         |
|     0|     0|     0.00|     1|     1|    -0.01|     0|     0|     0|     0|     0|     0|    -2.78|  -146.47|       2|       0|       0|  97.21| 0:00:00.0|  5280.2M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -2.78|  -146.47|       0|       0|       0|  97.21| 0:00:00.0|  5280.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 580 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:02.0 mem=5280.2M) ***

(I,S,L,T): WC_VIEW: 49.699, 39.4181, 2.08273, 91.1999
*** DrvOpt [finish] : cpu/real = 0:00:11.8/0:00:10.1 (1.2), totSession cpu/real = 2:40:30.9/0:48:26.3 (3.3), mem = 5070.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:40:31 mem=5070.7M) ***
Move report: Detail placement moves 23614 insts, mean move: 1.05 um, max move: 17.60 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_2__mac_col_inst/U43): (26.20, 112.60) --> (27.60, 96.40)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:04.0 MEM: 5070.7MB
Summary Report:
Instances move: 12656 (out of 40924 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 17.60 um (Instance: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/U43) (26.2, 112.6) -> (27.6, 96.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:06.6 REAL: 0:00:05.0 MEM: 5070.7MB
*** Finished refinePlace (2:40:38 mem=5070.7M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:15, real = 0:01:15, mem = 4090.1M, totSessionCpu=2:40:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:20, Mem = 4754.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4754.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=4754.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4856.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4855.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.32min real=0.25min mem=4754.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.783  | -1.271  | -1.174  | -2.783  |
|           TNS (ns):|-146.474 | -91.632 | -4.205  | -50.637 |
|    Violating Paths:|   718   |   686   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.766%
       (97.209% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4855.2M
**optDesign ... cpu = 0:02:18, real = 0:01:16, mem = 4079.2M, totSessionCpu=2:40:40 **
*** Timing NOT met, worst failing slack is -2.783
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 580 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:40:41.9/0:48:33.4 (3.3), mem = 4743.6M
(I,S,L,T): WC_VIEW: 49.699, 39.4181, 2.08273, 91.1999
*info: 580 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.783 TNS Slack -146.473 Density 97.21
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.783| -50.636|
|reg2cgate |-1.174|  -4.205|
|reg2reg   |-1.271| -91.632|
|HEPG      |-1.271| -95.837|
|All Paths |-2.783|-146.473|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.783| -95.837| -146.473|    97.21%|   0:00:00.0| 4954.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.166|   -2.783| -94.776| -145.250|    97.21%|   0:00:08.0| 5419.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.166|   -2.783| -94.675| -145.149|    97.21%|   0:00:00.0| 5419.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.166|   -2.783| -94.645| -145.119|    97.22%|   0:00:00.0| 5419.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/Q                      |
|  -1.166|   -2.783| -94.635| -145.109|    97.22%|   0:00:01.0| 5419.2M|        NA|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.122|   -2.784| -94.518| -144.711|    97.22%|   0:00:06.0| 5444.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.117|   -2.784| -94.434| -144.627|    97.22%|   0:00:01.0| 5444.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.117|   -2.784| -94.412| -144.605|    97.22%|   0:00:00.0| 5444.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.117|   -2.784| -94.412| -144.605|    97.22%|   0:00:00.0| 5444.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.2 real=0:00:16.0 mem=5444.7M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.116|   -2.784| -90.408| -144.605|    97.22%|   0:00:00.0| 5444.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.120|   -2.784| -90.417| -144.614|    97.22%|   0:00:01.0| 5452.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:01.0 mem=5452.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.784|   -2.784| -50.193| -144.614|    97.22%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.697|   -2.697| -49.858| -144.279|    97.23%|   0:00:01.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.687|   -2.687| -49.813| -144.234|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.667|   -2.667| -49.690| -144.112|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -2.658|   -2.658| -49.602| -144.023|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -2.649|   -2.649| -49.316| -143.737|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -2.637|   -2.637| -49.255| -143.677|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -2.612|   -2.612| -49.175| -143.597|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.603|   -2.603| -49.092| -143.513|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -2.589|   -2.589| -48.950| -143.372|    97.24%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -2.578|   -2.578| -48.762| -143.184|    97.23%|   0:00:01.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -2.573|   -2.573| -48.586| -143.008|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -2.565|   -2.565| -48.570| -142.991|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -2.557|   -2.557| -48.184| -142.605|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -2.551|   -2.551| -47.876| -142.297|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -2.545|   -2.545| -47.631| -142.052|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.528|   -2.528| -47.561| -141.983|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.523|   -2.523| -47.481| -141.902|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -2.507|   -2.507| -47.420| -141.842|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -2.475|   -2.475| -47.371| -141.792|    97.23%|   0:00:01.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.462|   -2.462| -47.313| -141.735|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -2.458|   -2.458| -47.166| -141.588|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -2.448|   -2.448| -47.116| -141.537|    97.23%|   0:00:01.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.439|   -2.439| -47.067| -141.488|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.432|   -2.432| -47.030| -141.452|    97.23%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.423|   -2.423| -47.009| -141.430|    97.24%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.423|   -2.423| -47.009| -141.430|    97.24%|   0:00:00.0| 5452.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:04.0 mem=5452.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.1 real=0:00:21.0 mem=5452.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -47.009|
|reg2cgate |-1.117|  -4.004|
|reg2reg   |-1.120| -90.417|
|HEPG      |-1.120| -94.421|
|All Paths |-2.423|-141.430|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -141.430 Density 97.24
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 99 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -47.033|
|reg2cgate |-1.117|  -4.004|
|reg2reg   |-1.120| -90.523|
|HEPG      |-1.120| -94.527|
|All Paths |-2.423|-141.560|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 594 constrained nets 
Layer 7 has 44 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.5 real=0:00:22.0 mem=5452.7M) ***
(I,S,L,T): WC_VIEW: 49.7213, 39.4366, 2.0842, 91.2421
*** SetupOpt [finish] : cpu/real = 0:00:51.7/0:00:35.7 (1.4), totSession cpu/real = 2:41:33.6/0:49:09.1 (3.3), mem = 5243.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:41:34 mem=5243.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 5243.3MB
Summary Report:
Instances move: 0 (out of 40953 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 5243.3MB
*** Finished refinePlace (2:41:38 mem=5243.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 594 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:41:38.4/0:49:12.5 (3.3), mem = 4869.3M
(I,S,L,T): WC_VIEW: 49.7213, 39.4366, 2.0842, 91.242
*info: 594 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -141.560 Density 97.25
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -47.033|
|reg2cgate |-1.117|  -4.004|
|reg2reg   |-1.120| -90.523|
|HEPG      |-1.120| -94.527|
|All Paths |-2.423|-141.560|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.120|   -2.423| -94.527| -141.560|    97.25%|   0:00:00.0| 5080.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.120|   -2.423| -94.224| -141.258|    97.26%|   0:00:02.0| 5432.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/CN                     |
|  -1.120|   -2.423| -94.186| -141.219|    97.26%|   0:00:00.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.181| -141.215|    97.26%|   0:00:00.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.158| -141.191|    97.26%|   0:00:00.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.158| -141.191|    97.26%|   0:00:00.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.105| -141.139|    97.27%|   0:00:01.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.104| -141.137|    97.27%|   0:00:00.0| 5432.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.120|   -2.423| -94.085| -141.119|    97.27%|   0:00:00.0| 5432.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.120|   -2.423| -94.055| -141.089|    97.27%|   0:00:00.0| 5432.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.120|   -2.423| -94.050| -141.084|    97.27%|   0:00:01.0| 5432.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.120|   -2.423| -94.050| -141.084|    97.27%|   0:00:00.0| 5432.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.117|   -2.423| -90.568| -137.602|    97.27%|   0:00:06.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.117|   -2.423| -90.496| -137.530|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.117|   -2.423| -90.419| -137.452|    97.28%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.117|   -2.423| -90.154| -137.188|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/CN                      |
|  -1.117|   -2.423| -90.095| -137.128|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.117|   -2.423| -90.048| -137.081|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.117|   -2.423| -89.909| -136.942|    97.28%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.117|   -2.423| -89.897| -136.931|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.117|   -2.423| -89.867| -136.900|    97.28%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.117|   -2.423| -89.838| -136.871|    97.29%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/CN                      |
|  -1.117|   -2.423| -89.770| -136.803|    97.29%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.117|   -2.423| -89.680| -136.714|    97.29%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.620| -136.653|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.553| -136.587|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.528| -136.561|    97.30%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.470| -136.503|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.424| -136.457|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.117|   -2.423| -89.416| -136.449|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.117|   -2.423| -89.366| -136.399|    97.30%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.117|   -2.423| -89.336| -136.369|    97.30%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.117|   -2.423| -89.300| -136.333|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.117|   -2.423| -89.277| -136.310|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
|  -1.117|   -2.423| -89.272| -136.305|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.248| -136.281|    97.31%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.232| -136.265|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.223| -136.257|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.208| -136.242|    97.31%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.196| -136.229|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.175| -136.208|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.165| -136.199|    97.31%|   0:00:00.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.139| -136.173|    97.32%|   0:00:01.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.108| -136.141|    97.32%|   0:00:00.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.098| -136.131|    97.32%|   0:00:00.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.089| -136.122|    97.32%|   0:00:00.0| 5472.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.117|   -2.423| -89.065| -136.098|    97.32%|   0:00:01.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.117|   -2.423| -89.037| -136.071|    97.33%|   0:00:00.0| 5472.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.117|   -2.423| -89.037| -136.071|    97.33%|   0:00:05.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.117|   -2.423| -89.029| -136.063|    97.33%|   0:00:01.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -1.117|   -2.423| -89.023| -136.057|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -1.117|   -2.423| -88.938| -135.971|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__4_/D               |
|  -1.117|   -2.423| -88.938| -135.971|    97.33%|   0:00:01.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__4__8_/D               |
|  -1.117|   -2.423| -88.923| -135.956|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -1.117|   -2.423| -88.897| -135.930|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__7_/D               |
|  -1.117|   -2.423| -88.890| -135.923|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__8_/D               |
|  -1.117|   -2.423| -88.877| -135.911|    97.33%|   0:00:01.0| 5492.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__8_/D               |
|  -1.117|   -2.423| -88.871| -135.905|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.117|   -2.423| -88.733| -135.766|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.117|   -2.423| -88.694| -135.728|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.117|   -2.423| -88.674| -135.707|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.117|   -2.423| -88.670| -135.703|    97.33%|   0:00:01.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.117|   -2.423| -88.640| -135.673|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.117|   -2.423| -88.613| -135.646|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.117|   -2.423| -88.548| -135.582|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.117|   -2.423| -88.524| -135.557|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.117|   -2.423| -88.524| -135.557|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:00:29.0 mem=5492.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.423|   -2.423| -47.033| -135.557|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.423|   -2.423| -46.999| -135.523|    97.33%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.423|   -2.423| -46.961| -135.484|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -2.423|   -2.423| -46.826| -135.350|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -2.423|   -2.423| -46.709| -135.232|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[8]                                     |
|  -2.423|   -2.423| -46.394| -134.917|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -2.423|   -2.423| -46.252| -134.775|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -2.423|   -2.423| -46.029| -134.552|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -2.423|   -2.423| -46.013| -134.536|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -2.423|   -2.423| -45.952| -134.476|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -2.423|   -2.423| -45.952| -134.476|    97.34%|   0:00:00.0| 5492.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=5492.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:00:29.0 mem=5492.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.952|
|reg2cgate |-1.117|  -4.004|
|reg2reg   |-1.110| -84.519|
|HEPG      |-1.117| -88.524|
|All Paths |-2.423|-134.476|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -134.476 Density 97.34
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 432 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.445| -46.009|
|reg2cgate |-1.117|  -4.004|
|reg2reg   |-1.108| -84.564|
|HEPG      |-1.117| -88.568|
|All Paths |-2.445|-134.577|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 597 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:06 real=0:00:31.0 mem=5492.2M) ***
(I,S,L,T): WC_VIEW: 49.8666, 39.527, 2.08961, 91.4831
*** SetupOpt [finish] : cpu/real = 0:01:18.7/0:00:42.8 (1.8), totSession cpu/real = 2:42:57.2/0:49:55.3 (3.3), mem = 5282.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:42:57 mem=5282.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5282.7MB
Summary Report:
Instances move: 0 (out of 41046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 5282.7MB
*** Finished refinePlace (2:43:01 mem=5282.7M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:04:39, real = 0:02:42, mem = 4160.1M, totSessionCpu=2:43:02 **
** Profile ** Start :  cpu=0:00:00.0, mem=4894.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=4894.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4974.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4972.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.445  | -1.108  | -1.117  | -2.445  |
|           TNS (ns):|-134.577 | -84.565 | -4.004  | -46.009 |
|    Violating Paths:|   702   |   670   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4972.7M
Info: 597 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4191.72MB/6258.56MB/4441.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4191.72MB/6258.56MB/4441.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4191.72MB/6258.56MB/4441.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT)
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 10%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 20%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 30%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 40%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 50%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 60%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 70%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 80%
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 90%

Finished Levelizing
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT)

Starting Activity Propagation
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT)
2023-Mar-23 06:30:30 (2023-Mar-23 13:30:30 GMT): 10%
2023-Mar-23 06:30:31 (2023-Mar-23 13:30:31 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:30:31 (2023-Mar-23 13:30:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4192.93MB/6258.56MB/4441.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:30:31 (2023-Mar-23 13:30:31 GMT)
2023-Mar-23 06:30:32 (2023-Mar-23 13:30:32 GMT): 10%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 20%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 30%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 40%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 50%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 60%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 70%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 80%
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT): 90%

Finished Calculating power
2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4197.29MB/6307.32MB/4441.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4197.29MB/6307.32MB/4441.71MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4197.29MB/6307.32MB/4441.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4197.29MB/6307.32MB/4441.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:30:33 (2023-Mar-23 13:30:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.33578627 	   53.2340%
Total Switching Power:      42.87939275 	   44.4649%
Total Leakage Power:         2.21904833 	    2.3011%
Total Power:                96.43422722
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.17       2.836       0.581       26.59       27.58
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.152e-05
Physical-Only                          0           0      0.6903      0.6903      0.7158
Combinational                      25.19        36.7      0.8876       62.78        65.1
Clock (Combinational)              1.669       2.502     0.02869       4.199       4.355
Clock (Sequential)                 1.298      0.8434     0.03144       2.173       2.253
-----------------------------------------------------------------------------------------
Total                              51.34       42.88       2.219       96.43         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.34       42.88       2.219       96.43         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.026       1.353      0.0265       2.405       2.494
clk1                               1.941       1.992     0.03362       3.967       4.114
-----------------------------------------------------------------------------------------
Total                              2.967       3.345     0.06013       6.372       6.608
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4129_CTS_20 (BUFFD16):           0.1547
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.87962e-10 F
*                Total instances in design: 76085
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4227.45MB/6307.32MB/4441.71MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:10.9/0:50:05.3 (3.3), mem = 5214.1M
(I,S,L,T): WC_VIEW: 49.8741, 39.5344, 2.08961, 91.4982
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.445  TNS Slack -134.577 Density 97.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.35%|        -|  -2.445|-134.577|   0:00:00.0| 5230.1M|
|    97.35%|        0|  -2.445|-134.577|   0:00:02.0| 5363.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.445  TNS Slack -134.577 Density 97.35
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 597 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.7) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 49.8741, 39.5344, 2.08961, 91.4982
*** PowerOpt [finish] : cpu/real = 0:00:12.2/0:00:05.6 (2.2), totSession cpu/real = 2:43:23.1/0:50:11.0 (3.3), mem = 5363.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:43:23 mem=5363.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5363.7MB
Summary Report:
Instances move: 0 (out of 41046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5363.7MB
*** Finished refinePlace (2:43:27 mem=5363.7M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:05:04, real = 0:02:58, mem = 4197.5M, totSessionCpu=2:43:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:00, mem=5306.68M, totSessionCpu=2:43:28).
**optDesign ... cpu = 0:05:06, real = 0:02:58, mem = 4198.1M, totSessionCpu=2:43:28 **

Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4198.09MB/6592.57MB/4441.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:30:43 (2023-Mar-23 13:30:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.33578627 	   53.2340%
Total Switching Power:      42.87939275 	   44.4649%
Total Leakage Power:         2.21904833 	    2.3011%
Total Power:                96.43422722
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.17       2.836       0.581       26.59       27.58
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.152e-05
Physical-Only                          0           0      0.6903      0.6903      0.7158
Combinational                      25.19        36.7      0.8876       62.78        65.1
Clock (Combinational)              1.669       2.502     0.02869       4.199       4.355
Clock (Sequential)                 1.298      0.8434     0.03144       2.173       2.253
-----------------------------------------------------------------------------------------
Total                              51.34       42.88       2.219       96.43         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.34       42.88       2.219       96.43         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.026       1.353      0.0265       2.405       2.494
clk1                               1.941       1.992     0.03362       3.967       4.114
-----------------------------------------------------------------------------------------
Total                              2.967       3.345     0.06013       6.372       6.608
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4129_CTS_20 (BUFFD16):           0.1547
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.87962e-10 F
*                Total instances in design: 76085
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4246.29MB/6645.07MB/4441.71MB)

** Power Reclaim End WNS Slack -2.445  TNS Slack -134.577 
End: Power Optimization (cpu=0:00:19, real=0:00:11, mem=4940.72M, totSessionCpu=2:43:30).
**optDesign ... cpu = 0:05:07, real = 0:03:00, mem = 4170.3M, totSessionCpu=2:43:30 **
**ERROR: (IMPOPT-310):	Design density (97.35%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:43:32 mem=4944.2M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=107.914 CPU=0:00:13.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=107.914 CPU=0:00:15.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 75.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 107.9M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  8.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=16.2773 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=16.2773 CPU=0:00:03.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.4 real=0:00:08.0 totSessionCpu=0:01:29 mem=16.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:29.9 real=0:00:09.0 totSessionCpu=0:01:29 mem=16.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=16.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=24.3M
Timing Data dump into file /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/coe_eosdata_BByHwk/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [54032 node(s), 71728 edge(s), 1 view(s)] (fixHold) cpu=0:00:33.7 real=0:00:12.0 totSessionCpu=0:01:33 mem=46.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:33.8/0:00:11.8 (2.9), mem = 46.8M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:31.2 real=0:00:12.0 totSessionCpu=2:44:03 mem=4944.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4944.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5023.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/coe_eosdata_BByHwk/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5023.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5023.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5022.2M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.445  | -1.108  | -1.117  | -2.445  |
|           TNS (ns):|-134.577 | -84.565 | -4.004  | -46.009 |
|    Violating Paths:|   702   |   670   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.919  | -0.919  |  0.054  |  0.000  |
|           TNS (ns):| -75.480 | -75.480 |  0.000  |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:43, real = 0:03:16, mem = 4166.6M, totSessionCpu=2:44:06 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:05.9/0:50:31.9 (3.2), mem = 4941.2M
(I,S,L,T): WC_VIEW: 49.8741, 39.5344, 2.08961, 91.4982
*info: Run optDesign holdfix with 8 threads.
Info: 597 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:36.5 real=0:00:17.0 totSessionCpu=2:44:09 mem=5160.1M density=97.348% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5160.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=5160.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5270.1M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9189
      TNS :     -75.4805
      #VP :          241
  Density :      97.348%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.4 real=0:00:18.0 totSessionCpu=2:44:11 mem=5270.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9189
      TNS :     -75.4805
      #VP :          241
  Density :      97.348%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.5 real=0:00:18.0 totSessionCpu=2:44:11 mem=5270.1M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5270.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=5270.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5270.1M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17088 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:39.9 real=0:00:19.0 totSessionCpu=2:44:12 mem=5270.1M density=97.348% ***


*** Finish Post Route Hold Fixing (cpu=0:00:39.9 real=0:00:19.0 totSessionCpu=2:44:12 mem=5270.1M density=97.348%) ***
(I,S,L,T): WC_VIEW: 49.8741, 39.5344, 2.08961, 91.4982
*** HoldOpt [finish] : cpu/real = 0:00:06.5/0:00:05.2 (1.3), totSession cpu/real = 2:44:12.5/0:50:37.2 (3.2), mem = 5059.1M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:05:50, real = 0:03:21, mem = 4176.9M, totSessionCpu=2:44:13 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=4970.63M, totSessionCpu=2:44:15).
**optDesign ... cpu = 0:05:52, real = 0:03:23, mem = 4182.5M, totSessionCpu=2:44:15 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.117 ns

Start Layer Assignment ...
WNS(-1.117ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 133 cadidates out of 43469.
Total Assign Layers on 1 Nets (cpu 0:00:02.9).
GigaOpt: setting up router preferences
        design wns: -1.1165
        slack threshold: 0.3335
GigaOpt: 55 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1286 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.445 ns

Start Layer Assignment ...
WNS(-2.445ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 148 cadidates out of 43469.
Total Assign Layers on 0 Nets (cpu 0:00:03.0).
GigaOpt: setting up router preferences
        design wns: -2.4451
        slack threshold: -0.9951
GigaOpt: 13 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1286 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5063.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5063.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5063.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5063.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.445  | -1.108  | -1.117  | -2.445  |
|           TNS (ns):|-134.577 | -84.565 | -4.004  | -46.009 |
|    Violating Paths:|   702   |   670   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5063.6M
**optDesign ... cpu = 0:06:01, real = 0:03:31, mem = 4114.3M, totSessionCpu=2:44:24 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 473
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 473

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 06:31:16 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43469)
#Processed 44767 dirty instances, 1633 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(22508 insts marked dirty, reset pre-exisiting dirty flag on 23943 insts, 19108 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:31:19 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43463 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3974.83 (MB), peak = 4517.16 (MB)
#Merging special wires: starts on Thu Mar 23 06:31:22 2023 with memory = 3975.70 (MB), peak = 4517.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.4 GB --0.85 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 454.47500 187.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 451.12000 183.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 453.72000 181.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 445.92000 181.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 443.92000 180.11000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 463.87500 178.29000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 459.07500 174.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 532.87500 172.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 469.47500 172.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 465.67500 172.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 534.67500 169.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 530.27500 169.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 474.67500 169.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 464.72000 169.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 455.92000 169.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 450.50500 169.29000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 520.27500 165.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 467.07500 165.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 453.92000 165.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.32000 163.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#19081 routed nets are extracted.
#    18834 (43.33%) extracted nets are partially routed.
#24245 routed net(s) are imported.
#25 (0.06%) nets are without wires.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43469.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 06:31:25 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 16.25 (MB)
#Total memory = 3981.44 (MB)
#Peak memory = 4517.16 (MB)
#
#
#Start global routing on Thu Mar 23 06:31:25 2023
#
#
#Start global routing initialization on Thu Mar 23 06:31:25 2023
#
#Number of eco nets is 18913
#
#Start global routing data preparation on Thu Mar 23 06:31:25 2023
#
#Start routing resource analysis on Thu Mar 23 06:31:25 2023
#
#Routing resource analysis is done on Thu Mar 23 06:31:26 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.95%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  665 nets (1.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:31:26 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3988.16 (MB), peak = 4517.16 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 06:31:26 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3989.68 (MB), peak = 4517.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4024.09 (MB), peak = 4517.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4070.01 (MB), peak = 4517.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4070.16 (MB), peak = 4517.16 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4089.85 (MB), peak = 4517.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 43351.
#Total number of nets in the design = 43469.
#
#18938 routable nets have only global wires.
#24413 routable nets have only detail routed wires.
#526 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#193 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                480           39                46           18412  
#-------------------------------------------------------------------------------
#        Total                480           39                46           18412  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                665           46                54           42632  
#-------------------------------------------------------------------------------
#        Total                665           46                54           42632  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           46(0.13%)     10(0.03%)      1(0.00%)   (0.16%)
#  M3            3(0.01%)      1(0.00%)      0(0.00%)   (0.01%)
#  M4            1(0.00%)      1(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     50(0.02%)     12(0.00%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 986142 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1909 um.
#Total wire length on LAYER M2 = 216050 um.
#Total wire length on LAYER M3 = 322645 um.
#Total wire length on LAYER M4 = 216034 um.
#Total wire length on LAYER M5 = 112915 um.
#Total wire length on LAYER M6 = 105634 um.
#Total wire length on LAYER M7 = 1937 um.
#Total wire length on LAYER M8 = 9020 um.
#Total number of vias = 297439
#Total number of multi-cut vias = 198828 ( 66.8%)
#Total number of single cut vias = 98611 ( 33.2%)
#Up-Via Summary (total 297439):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             85218 ( 66.3%)     43302 ( 33.7%)     128520
# M2             12293 ( 10.5%)    104297 ( 89.5%)     116590
# M3               806 (  2.3%)     34614 ( 97.7%)      35420
# M4               140 (  1.2%)     11617 ( 98.8%)      11757
# M5                66 (  1.5%)      4395 ( 98.5%)       4461
# M6                59 ( 15.6%)       318 ( 84.4%)        377
# M7                29 (  9.2%)       285 ( 90.8%)        314
#-----------------------------------------------------------
#                98611 ( 33.2%)    198828 ( 66.8%)     297439 
#
#Total number of involved priority nets 438
#Maximum src to sink distance for priority net 404.3
#Average of max src_to_sink distance for priority net 68.8
#Average of ave src_to_sink distance for priority net 40.0
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:10
#Increased memory = 112.26 (MB)
#Total memory = 4093.78 (MB)
#Peak memory = 4517.16 (MB)
#
#Finished global routing on Thu Mar 23 06:31:35 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4022.54 (MB), peak = 4517.16 (MB)
#Start Track Assignment.
#Done with 5525 horizontal wires in 2 hboxes and 2960 vertical wires in 2 hboxes.
#Done with 442 horizontal wires in 2 hboxes and 275 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 1007430 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 4377 um.
#Total wire length on LAYER M2 = 223767 um.
#Total wire length on LAYER M3 = 333384 um.
#Total wire length on LAYER M4 = 216270 um.
#Total wire length on LAYER M5 = 112981 um.
#Total wire length on LAYER M6 = 105658 um.
#Total wire length on LAYER M7 = 1964 um.
#Total wire length on LAYER M8 = 9029 um.
#Total number of vias = 297439
#Total number of multi-cut vias = 198828 ( 66.8%)
#Total number of single cut vias = 98611 ( 33.2%)
#Up-Via Summary (total 297439):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             85218 ( 66.3%)     43302 ( 33.7%)     128520
# M2             12293 ( 10.5%)    104297 ( 89.5%)     116590
# M3               806 (  2.3%)     34614 ( 97.7%)      35420
# M4               140 (  1.2%)     11617 ( 98.8%)      11757
# M5                66 (  1.5%)      4395 ( 98.5%)       4461
# M6                59 ( 15.6%)       318 ( 84.4%)        377
# M7                29 (  9.2%)       285 ( 90.8%)        314
#-----------------------------------------------------------
#                98611 ( 33.2%)    198828 ( 66.8%)     297439 
#
#cpu time = 00:00:10, elapsed time = 00:00:08, memory = 4119.62 (MB), peak = 4517.16 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M5        M7        M8        Total 
#	554       88        1         17        6         666       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:26
#Increased memory = 155.62 (MB)
#Total memory = 4120.81 (MB)
#Peak memory = 4517.16 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 63.5% required routing.
#   number of violations = 858
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           17        3       43       12       46        0        2      123
#	M2          109       71      495        0        1       34        8      718
#	M3            2        1        7        0        0        1        0       11
#	M4            0        0        5        0        0        0        0        5
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        1        0        0        0        0        1
#	Totals      128       75      551       12       47       35       10      858
#22508 out of 76085 instances (29.6%) need to be verified(marked ipoed), dirty area = 28.1%.
#2.4% of the total area is being checked for drcs
#2.4% of the total area was checked
#   number of violations = 858
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           17        3       43       12       46        0        2      123
#	M2          109       71      495        0        1       34        8      718
#	M3            2        1        7        0        0        1        0       11
#	M4            0        0        5        0        0        0        0        5
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        1        0        0        0        0        1
#	Totals      128       75      551       12       47       35       10      858
#cpu time = 00:03:11, elapsed time = 00:00:30, memory = 4435.62 (MB), peak = 4517.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           14        6       41       11        0        0        4       76
#	M2           36       21       77        6        5       21        0      166
#	M3            0        0        5        0        0        0        0        5
#	M4            0        0        4        0        0        0        0        4
#	Totals       50       27      127       17        5       21        4      251
#cpu time = 00:00:34, elapsed time = 00:00:05, memory = 4495.56 (MB), peak = 4517.16 (MB)
#start 2nd optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           14        6       41       11        0        0        4       76
#	M2           36       18       63        4        6       18        0      145
#	M3            0        0        3        0        0        0        0        3
#	M4            0        0        4        0        0        0        0        4
#	Totals       50       24      111       15        6       18        4      228
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 4493.07 (MB), peak = 4517.16 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        2        2        1        6
#	Totals        1        2        2        1        6
#cpu time = 00:00:14, elapsed time = 00:00:02, memory = 4494.20 (MB), peak = 4517.16 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4493.57 (MB), peak = 4517.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 991119 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211361 um.
#Total wire length on LAYER M3 = 324462 um.
#Total wire length on LAYER M4 = 222718 um.
#Total wire length on LAYER M5 = 113820 um.
#Total wire length on LAYER M6 = 105946 um.
#Total wire length on LAYER M7 = 1872 um.
#Total wire length on LAYER M8 = 9010 um.
#Total number of vias = 323784
#Total number of multi-cut vias = 158572 ( 49.0%)
#Total number of single cut vias = 165212 ( 51.0%)
#Up-Via Summary (total 323784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100882 ( 75.5%)     32790 ( 24.5%)     133672
# M2             51212 ( 39.0%)     80094 ( 61.0%)     131306
# M3             10806 ( 26.3%)     30354 ( 73.7%)      41160
# M4              1840 ( 14.8%)     10572 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165212 ( 51.0%)    158572 ( 49.0%)     323784 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:13
#Elapsed time = 00:00:42
#Increased memory = -93.26 (MB)
#Total memory = 4027.55 (MB)
#Peak memory = 4517.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4030.64 (MB), peak = 4517.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 991119 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211361 um.
#Total wire length on LAYER M3 = 324462 um.
#Total wire length on LAYER M4 = 222718 um.
#Total wire length on LAYER M5 = 113820 um.
#Total wire length on LAYER M6 = 105946 um.
#Total wire length on LAYER M7 = 1872 um.
#Total wire length on LAYER M8 = 9010 um.
#Total number of vias = 323784
#Total number of multi-cut vias = 158572 ( 49.0%)
#Total number of single cut vias = 165212 ( 51.0%)
#Up-Via Summary (total 323784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100882 ( 75.5%)     32790 ( 24.5%)     133672
# M2             51212 ( 39.0%)     80094 ( 61.0%)     131306
# M3             10806 ( 26.3%)     30354 ( 73.7%)      41160
# M4              1840 ( 14.8%)     10572 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165212 ( 51.0%)    158572 ( 49.0%)     323784 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 991119 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211361 um.
#Total wire length on LAYER M3 = 324462 um.
#Total wire length on LAYER M4 = 222718 um.
#Total wire length on LAYER M5 = 113820 um.
#Total wire length on LAYER M6 = 105946 um.
#Total wire length on LAYER M7 = 1872 um.
#Total wire length on LAYER M8 = 9010 um.
#Total number of vias = 323784
#Total number of multi-cut vias = 158572 ( 49.0%)
#Total number of single cut vias = 165212 ( 51.0%)
#Up-Via Summary (total 323784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100882 ( 75.5%)     32790 ( 24.5%)     133672
# M2             51212 ( 39.0%)     80094 ( 61.0%)     131306
# M3             10806 ( 26.3%)     30354 ( 73.7%)      41160
# M4              1840 ( 14.8%)     10572 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165212 ( 51.0%)    158572 ( 49.0%)     323784 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 06:32:31 2023
#
#
#Start Post Route Wire Spread.
#Done with 2437 horizontal wires in 3 hboxes and 2710 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992751 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211694 um.
#Total wire length on LAYER M3 = 325069 um.
#Total wire length on LAYER M4 = 223213 um.
#Total wire length on LAYER M5 = 113936 um.
#Total wire length on LAYER M6 = 106019 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323784
#Total number of multi-cut vias = 158572 ( 49.0%)
#Total number of single cut vias = 165212 ( 51.0%)
#Up-Via Summary (total 323784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100882 ( 75.5%)     32790 ( 24.5%)     133672
# M2             51212 ( 39.0%)     80094 ( 61.0%)     131306
# M3             10806 ( 26.3%)     30354 ( 73.7%)      41160
# M4              1840 ( 14.8%)     10572 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165212 ( 51.0%)    158572 ( 49.0%)     323784 
#
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:09, memory = 4124.04 (MB), peak = 4517.16 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992751 um.
#Total half perimeter of net bounding box = 890096 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211694 um.
#Total wire length on LAYER M3 = 325069 um.
#Total wire length on LAYER M4 = 223213 um.
#Total wire length on LAYER M5 = 113936 um.
#Total wire length on LAYER M6 = 106019 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323784
#Total number of multi-cut vias = 158572 ( 49.0%)
#Total number of single cut vias = 165212 ( 51.0%)
#Up-Via Summary (total 323784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100882 ( 75.5%)     32790 ( 24.5%)     133672
# M2             51212 ( 39.0%)     80094 ( 61.0%)     131306
# M3             10806 ( 26.3%)     30354 ( 73.7%)      41160
# M4              1840 ( 14.8%)     10572 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165212 ( 51.0%)    158572 ( 49.0%)     323784 
#
#detailRoute Statistics:
#Cpu time = 00:04:37
#Elapsed time = 00:00:55
#Increased memory = -102.99 (MB)
#Total memory = 4017.82 (MB)
#Peak memory = 4517.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:05:20
#Elapsed time = 00:01:25
#Increased memory = -162.00 (MB)
#Total memory = 3952.28 (MB)
#Peak memory = 4517.16 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:32:41 2023
#
**optDesign ... cpu = 0:11:22, real = 0:04:56, mem = 3761.1M, totSessionCpu=2:49:44 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76085 and nets=43469 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 4828.3M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 4880.7M)
Extracted 20.0004% (CPU Time= 0:00:03.0  MEM= 4880.7M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 4880.7M)
Extracted 40.0004% (CPU Time= 0:00:03.9  MEM= 4880.7M)
Extracted 50.0004% (CPU Time= 0:00:04.8  MEM= 4884.7M)
Extracted 60.0003% (CPU Time= 0:00:05.7  MEM= 4884.7M)
Extracted 70.0004% (CPU Time= 0:00:07.7  MEM= 4884.7M)
Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 4884.7M)
Extracted 90.0004% (CPU Time= 0:00:09.6  MEM= 4884.7M)
Extracted 100% (CPU Time= 0:00:11.6  MEM= 4884.7M)
Number of Extracted Resistors     : 830366
Number of Extracted Ground Cap.   : 813110
Number of Extracted Coupling Cap. : 1474924
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 4864.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.2  Real Time: 0:00:16.0  MEM: 4857.406M)
**optDesign ... cpu = 0:11:38, real = 0:05:12, mem = 3765.5M, totSessionCpu=2:50:01 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4830.98)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5185.98 CPU=0:00:16.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5185.98 CPU=0:00:18.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5154.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5186.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4852.1)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  22.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5134.88 CPU=0:00:09.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5134.88 CPU=0:00:09.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:40.5 real=0:00:11.0 totSessionCpu=2:50:41 mem=5134.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5134.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=5134.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5142.9M
** Profile ** DRVs :  cpu=0:00:01.3, mem=5165.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.111  | -1.119  | -2.423  |
|           TNS (ns):|-137.057 | -87.030 | -4.063  | -45.964 |
|    Violating Paths:|   735   |   702   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5165.4M
**optDesign ... cpu = 0:12:21, real = 0:05:24, mem = 3994.0M, totSessionCpu=2:50:44 **
**optDesign ... cpu = 0:12:21, real = 0:05:24, mem = 3994.0M, totSessionCpu=2:50:44 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.423
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 597 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:50:44.1/0:52:40.9 (3.2), mem = 4859.4M
(I,S,L,T): WC_VIEW: 49.8838, 39.5986, 2.08961, 91.572
*info: 597 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -137.059 Density 97.35
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.964|
|reg2cgate |-1.119|  -4.063|
|reg2reg   |-1.111| -87.032|
|HEPG      |-1.119| -91.095|
|All Paths |-2.423|-137.059|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.119|   -2.423| -91.095| -137.059|    97.35%|   0:00:00.0| 5189.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.120|   -2.423| -91.095| -137.059|    97.35%|   0:00:01.0| 5303.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.120|   -2.423| -91.095| -137.059|    97.35%|   0:00:01.0| 5303.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.120|   -2.423| -91.095| -137.059|    97.35%|   0:00:00.0| 5303.6M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__7_/D               |
|  -1.120|   -2.423| -91.095| -137.059|    97.35%|   0:00:00.0| 5303.6M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_2_/D     |
|  -1.119|   -2.423| -91.095| -137.059|    97.35%|   0:00:00.0| 5303.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=5303.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=5303.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.964|
|reg2cgate |-1.119|  -4.063|
|reg2reg   |-1.111| -87.032|
|HEPG      |-1.119| -91.095|
|All Paths |-2.423|-137.059|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.964|
|reg2cgate |-1.119|  -4.063|
|reg2reg   |-1.111| -87.032|
|HEPG      |-1.119| -91.095|
|All Paths |-2.423|-137.059|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 597 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.2 real=0:00:03.0 mem=5303.6M) ***
(I,S,L,T): WC_VIEW: 49.8838, 39.5986, 2.08961, 91.572
*** SetupOpt [finish] : cpu/real = 0:00:17.9/0:00:16.4 (1.1), totSession cpu/real = 2:51:02.0/0:52:57.3 (3.2), mem = 5095.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:39, real = 0:05:41, mem = 4169.1M, totSessionCpu=2:51:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4908.20M, totSessionCpu=2:51:04).
**optDesign ... cpu = 0:12:41, real = 0:05:42, mem = 4168.3M, totSessionCpu=2:51:04 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4177.68MB/6165.59MB/4441.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4177.68MB/6165.59MB/4441.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4177.68MB/6165.59MB/4441.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:33:29 (2023-Mar-23 13:33:29 GMT)
2023-Mar-23 06:33:29 (2023-Mar-23 13:33:29 GMT): 10%
2023-Mar-23 06:33:29 (2023-Mar-23 13:33:29 GMT): 20%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 30%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 40%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 50%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 60%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 70%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 80%
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT): 90%

Finished Levelizing
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT)

Starting Activity Propagation
2023-Mar-23 06:33:30 (2023-Mar-23 13:33:30 GMT)
2023-Mar-23 06:33:31 (2023-Mar-23 13:33:31 GMT): 10%
2023-Mar-23 06:33:31 (2023-Mar-23 13:33:31 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:33:32 (2023-Mar-23 13:33:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4178.00MB/6165.59MB/4441.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:33:32 (2023-Mar-23 13:33:32 GMT)
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 10%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 20%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 30%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 40%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 50%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 60%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 70%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 80%
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT): 90%

Finished Calculating power
2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4183.41MB/6245.62MB/4441.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4183.41MB/6245.62MB/4441.71MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=4183.41MB/6245.62MB/4441.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4183.41MB/6245.62MB/4441.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 06:33:33 (2023-Mar-23 13:33:33 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.34335533 	   53.2070%
Total Switching Power:      42.93505362 	   44.4935%
Total Leakage Power:         2.21904833 	    2.2996%
Total Power:                96.49745714
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.18       2.855       0.581       26.62       27.58
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    3.15e-05
Physical-Only                          0           0      0.6903      0.6903      0.7154
Combinational                      25.19       36.74      0.8876       62.83       65.11
Clock (Combinational)              1.669       2.494     0.02869       4.192       4.344
Clock (Sequential)                 1.298      0.8423     0.03144       2.172        2.25
-----------------------------------------------------------------------------------------
Total                              51.34       42.94       2.219        96.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.34       42.94       2.219        96.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.026       1.351      0.0265       2.403        2.49
clk1                               1.941       1.986     0.03362        3.96       4.104
-----------------------------------------------------------------------------------------
Total                              2.967       3.336     0.06013       6.364       6.595
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4229.67MB/6298.12MB/4441.71MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:12:52, real = 0:05:50, mem = 4167.4M, totSessionCpu=2:51:15 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:52, real = 0:05:50, mem = 4157.9M, totSessionCpu=2:51:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=4958.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=4958.2M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=134.938 CPU=0:00:15.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=134.938 CPU=0:00:16.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 102.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 134.9M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  8.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=40.3008 CPU=0:00:03.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=40.3008 CPU=0:00:03.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.4 real=0:00:08.0 totSessionCpu=0:02:03 mem=40.3M)
** Profile ** Overall slacks :  cpu=0:00:29.8, mem=48.3M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:34.1/0:00:09.9 (3.4), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:32.8, mem=5043.6M
** Profile ** Total reports :  cpu=0:00:00.7, mem=4969.6M
** Profile ** DRVs :  cpu=0:00:02.3, mem=4974.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.111  | -1.119  | -2.423  |
|           TNS (ns):|-137.057 | -87.030 | -4.063  | -45.964 |
|    Violating Paths:|   735   |   702   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.918  | -0.918  |  0.054  |  0.000  |
|           TNS (ns):| -75.766 | -75.766 |  0.000  |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |    0    |
|          All Paths:|  8489   |  8271   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4974.1M
**optDesign ... cpu = 0:13:29, real = 0:06:04, mem = 4138.1M, totSessionCpu=2:51:51 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4055.1M, totSessionCpu=2:51:52 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 06:33:55 (2023-Mar-23 13:33:55 GMT)
2023-Mar-23 06:33:55 (2023-Mar-23 13:33:55 GMT): 10%
2023-Mar-23 06:33:55 (2023-Mar-23 13:33:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:33:56 (2023-Mar-23 13:33:56 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:08, mem = 4390.9M, totSessionCpu=2:52:07 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5222.6M, init mem=5222.6M)
*info: Placed = 76085          (Fixed = 410)
*info: Unplaced = 0           
Placement Density:97.33%(290954/298947)
Placement Density (including fixed std cells):97.33%(290954/298947)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5219.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41433

Instance distribution across the VT partitions:

 LVT : inst = 14178 (34.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14178 (34.2%)

 HVT : inst = 27255 (65.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27255 (65.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76085 and nets=43469 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5212.6M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 5281.1M)
Extracted 20.0004% (CPU Time= 0:00:02.6  MEM= 5281.1M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 5281.1M)
Extracted 40.0004% (CPU Time= 0:00:03.5  MEM= 5281.1M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 5285.1M)
Extracted 60.0003% (CPU Time= 0:00:05.1  MEM= 5285.1M)
Extracted 70.0004% (CPU Time= 0:00:06.7  MEM= 5285.1M)
Extracted 80.0003% (CPU Time= 0:00:07.7  MEM= 5285.1M)
Extracted 90.0004% (CPU Time= 0:00:08.3  MEM= 5285.1M)
Extracted 100% (CPU Time= 0:00:09.9  MEM= 5285.1M)
Number of Extracted Resistors     : 830366
Number of Extracted Ground Cap.   : 813110
Number of Extracted Coupling Cap. : 1474924
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5253.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.7  Real Time: 0:00:13.0  MEM: 5253.039M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5169.31)
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5543.39 CPU=0:00:14.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5543.39 CPU=0:00:15.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5511.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5543.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5162.51)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  22.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5435.76 CPU=0:00:07.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5435.76 CPU=0:00:07.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:31.9 real=0:00:09.0 totSessionCpu=2:52:56 mem=5435.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=5435.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=5435.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5443.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5466.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.111  | -1.119  | -2.423  |
|           TNS (ns):|-137.057 | -87.030 | -4.063  | -45.964 |
|    Violating Paths:|   735   |   702   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.906%
       (97.348% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5466.3M
**optDesign ... cpu = 0:01:06, real = 0:00:34, mem = 4311.3M, totSessionCpu=2:52:58 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       597 (unrouted=0, trialRouted=0, noStatus=0, routed=597, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42872 (unrouted=118, trialRouted=0, noStatus=0, routed=42754, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 595 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        540     [min=1, max=475, avg=68, sd=60, total=36527]
       0          1         44     [min=1, max=414, avg=74, sd=103, total=3239]
       0          2          2     [min=399, max=401, avg=400, sd=1, total=799]
       1          1         11     [min=6, max=359, avg=149, sd=100, total=1641]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=257, i=2, icg=334, nicg=2, l=0, total=595
    cell areas       : b=1335.960um^2, i=6.480um^2, icg=2944.800um^2, nicg=13.680um^2, l=0.000um^2, total=4300.920um^2
    cell capacitance : b=0.745pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.430pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.414pF, leaf=11.753pF, total=13.168pF
    wire lengths     : top=0.000um, trunk=9932.260um, leaf=79815.390um, total=89747.650um
    hp wire lengths  : top=0.000um, trunk=7897.800um, leaf=33509.100um, total=41406.900um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=11, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.004ns sd=0.003ns sum=0.040ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=210 avg=0.040ns sd=0.022ns min=0.013ns max=0.107ns {169 <= 0.063ns, 35 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.015ns max=0.113ns {14 <= 0.063ns, 141 <= 0.084ns, 107 <= 0.094ns, 67 <= 0.100ns, 48 <= 0.105ns} {6 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 8 BUFFD4: 11 CKBD4: 6 CKBD3: 21 BUFFD2: 4 CKBD2: 31 BUFFD1: 20 CKBD1: 11 BUFFD0: 1 CKBD0: 22 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 21 CKLNQD12: 31 CKLNQD8: 60 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 65 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.413, sd=0.295], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.295, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.174)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 597, tested: 597, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 4
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed        Not Sized
  ----------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                    0
  trunk              1 [9.1%]             0                   0            1 (100.0%)           1 (100.0%)           0 (0.0%)
  leaf              10 [90.9%]            3 (30.0%)           0            0                    3 (30.0%)            7 (70.0%)
  ----------------------------------------------------------------------------------------------------------------------------
  Total             11 [100.0%]           3 (27.3%)           0            1 (9.1%)             4 (36.4%)            7 (63.6%)
  ----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 3, Downsized: 0, Sized but same area: 1, Unchanged: 7, Area change: 5.400um^2 (0.126%)
  Max. move: 1.600um(core1_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_add0_reg_l2_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f028e6a0818, uid:Aa2e40, a CKLNQD12 at (166.600,188.200) in powerdomain auto-default in usermodule module core1_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_add0_reg_l2_reg in clock tree clk1} and 2 others), Min. move: 0.000um, Avg. move: 0.145um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=257, i=2, icg=334, nicg=2, l=0, total=595
    cell areas       : b=1335.960um^2, i=6.480um^2, icg=2950.200um^2, nicg=13.680um^2, l=0.000um^2, total=4306.320um^2
    cell capacitance : b=0.745pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.430pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.414pF, leaf=11.753pF, total=13.168pF
    wire lengths     : top=0.000um, trunk=9932.260um, leaf=79815.390um, total=89747.650um
    hp wire lengths  : top=0.000um, trunk=7899.400um, leaf=33509.800um, total=41409.200um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=7, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.035ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=210 avg=0.039ns sd=0.021ns min=0.013ns max=0.097ns {170 <= 0.063ns, 35 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.015ns max=0.113ns {14 <= 0.063ns, 142 <= 0.084ns, 108 <= 0.094ns, 68 <= 0.100ns, 48 <= 0.105ns} {3 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 8 BUFFD4: 11 CKBD4: 6 CKBD3: 21 BUFFD2: 4 CKBD2: 31 BUFFD1: 20 CKBD1: 12 CKBD0: 22 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 22 CKLNQD12: 31 CKLNQD8: 59 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 85 CKLNQD2: 64 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.412, sd=0.295], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.295, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.174)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 21 insts, 58 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=257, i=2, icg=334, nicg=2, l=0, total=595
    cell areas       : b=1335.960um^2, i=6.480um^2, icg=2950.200um^2, nicg=13.680um^2, l=0.000um^2, total=4306.320um^2
    cell capacitance : b=0.745pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.430pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.414pF, leaf=11.753pF, total=13.168pF
    wire lengths     : top=0.000um, trunk=9932.260um, leaf=79815.390um, total=89747.650um
    hp wire lengths  : top=0.000um, trunk=7899.400um, leaf=33509.800um, total=41409.200um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=7, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.035ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=210 avg=0.039ns sd=0.021ns min=0.013ns max=0.097ns {170 <= 0.063ns, 35 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.015ns max=0.113ns {14 <= 0.063ns, 142 <= 0.084ns, 108 <= 0.094ns, 68 <= 0.100ns, 48 <= 0.105ns} {3 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 8 BUFFD4: 11 CKBD4: 6 CKBD3: 21 BUFFD2: 4 CKBD2: 31 BUFFD1: 20 CKBD1: 12 CKBD0: 22 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 22 CKLNQD12: 31 CKLNQD8: 59 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 85 CKLNQD2: 64 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.412, sd=0.295], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.295, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.174)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       597 (unrouted=0, trialRouted=0, noStatus=0, routed=597, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42872 (unrouted=118, trialRouted=0, noStatus=0, routed=42754, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.1 real=0:00:05.2)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5179.20M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 597 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:11.2/0:54:02.6 (3.2), mem = 5179.2M
(I,S,L,T): WC_VIEW: 49.884, 39.5986, 2.08961, 91.5722
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.01|     0|     0|     0|     0|     0|     0|    -2.42|  -137.22|       0|       0|       0|  97.35|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -2.42|  -137.22|       0|       0|       0|  97.35| 0:00:00.0|  5505.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 597 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=5505.2M) ***

(I,S,L,T): WC_VIEW: 49.884, 39.5986, 2.08961, 91.5722
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:08.1 (1.2), totSession cpu/real = 2:53:20.6/0:54:10.7 (3.2), mem = 5295.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:29, real = 0:00:49, mem = 4469.7M, totSessionCpu=2:53:21 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 5233.75M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5233.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=5233.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5343.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5342.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=5233.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.422  | -1.111  | -1.119  | -2.422  |
|           TNS (ns):|-137.214 | -87.203 | -4.061  | -45.950 |
|    Violating Paths:|   734   |   701   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.907%
       (97.350% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5342.2M
**optDesign ... cpu = 0:01:31, real = 0:00:50, mem = 4455.4M, totSessionCpu=2:53:23 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:33, real = 0:00:52, mem = 4434.7M, totSessionCpu=2:53:24 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5223.68M, totSessionCpu=2:53:25).
**optDesign ... cpu = 0:01:34, real = 0:00:52, mem = 4423.7M, totSessionCpu=2:53:25 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5223.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5223.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5303.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5303.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.422  | -1.111  | -1.119  | -2.422  |
|           TNS (ns):|-137.214 | -87.203 | -4.061  | -45.950 |
|    Violating Paths:|   734   |   701   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.907%
       (97.350% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5303.1M
**optDesign ... cpu = 0:01:37, real = 0:00:54, mem = 4422.2M, totSessionCpu=2:53:28 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:53:29 mem=5223.1M) ***
Move report: Detail placement moves 197 insts, mean move: 4.92 um, max move: 81.40 um
	Max move on inst (FILLER__2_3168): (153.80, 238.60) --> (195.60, 278.20)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 5257.2MB
Summary Report:
Instances move: 25 (out of 41049 movable)
Instances flipped: 0
Mean displacement: 3.32 um
Max displacement: 7.40 um (Instance: core2_inst/qmem_instance/U309) (214.8, 290.8) -> (216.8, 285.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 5257.2MB
*** Finished refinePlace (2:53:33 mem=5257.2M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 42
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 42

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 06:34:47 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43469)
#Processed 85 dirty instances, 130 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(44 insts marked dirty, reset pre-exisiting dirty flag on 218 insts, 69 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:34:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43463 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4399.07 (MB), peak = 4538.91 (MB)
#Merging special wires: starts on Thu Mar 23 06:34:53 2023 with memory = 4400.05 (MB), peak = 4538.91 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.4 GB --0.94 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 304.29500 162.08500 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 318.70000 160.30000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 318.09500 160.30000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 309.90000 160.30000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 306.30000 160.30000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 324.70000 158.50000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 324.09500 158.50000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 332.50000 154.90000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 304.74500 163.87000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_OFN142_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 215.89500 291.71500 ) on M1 for NET core2_inst/qmem_instance/n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 212.89500 289.88500 ) on M1 for NET core2_inst/qmem_instance/n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 225.70500 284.51500 ) on M1 for NET core2_inst/qmem_instance/n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 207.30000 288.18500 ) on M1 for NET core2_inst/qmem_instance/n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 214.91000 291.71500 ) on M1 for NET core2_inst/qmem_instance/n332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 211.91000 289.88500 ) on M1 for NET core2_inst/qmem_instance/n332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 226.69000 284.51500 ) on M1 for NET core2_inst/qmem_instance/n332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 205.90000 288.18500 ) on M1 for NET core2_inst/qmem_instance/n332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 229.90500 286.28500 ) on M1 for NET core2_inst/qmem_instance/n343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 230.89000 286.28500 ) on M1 for NET core2_inst/qmem_instance/n342. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 204.10500 288.11500 ) on M1 for NET core2_inst/qmem_instance/n329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#67 routed nets are extracted.
#    59 (0.14%) extracted nets are partially routed.
#43284 routed net(s) are imported.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43469.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 06:34:54 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 11.60 (MB)
#Total memory = 4401.16 (MB)
#Peak memory = 4538.91 (MB)
#
#
#Start global routing on Thu Mar 23 06:34:54 2023
#
#
#Start global routing initialization on Thu Mar 23 06:34:54 2023
#
#Number of eco nets is 81
#
#Start global routing data preparation on Thu Mar 23 06:34:54 2023
#
#Start routing resource analysis on Thu Mar 23 06:34:54 2023
#
#Routing resource analysis is done on Thu Mar 23 06:34:55 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.95%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.76%
#
#  665 nets (1.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:34:55 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4407.80 (MB), peak = 4538.91 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 06:34:55 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4409.09 (MB), peak = 4538.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4410.72 (MB), peak = 4538.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4410.84 (MB), peak = 4538.91 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4415.71 (MB), peak = 4538.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 43351.
#Total number of nets in the design = 43469.
#
#81 routable nets have only global wires.
#43270 routable nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#715 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4              77  
#------------------------------------------------
#        Total                  4              77  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                665           46                54           42632  
#-------------------------------------------------------------------------------
#        Total                665           46                54           42632  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            1(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992843 um.
#Total half perimeter of net bounding box = 890162 um.
#Total wire length on LAYER M1 = 1930 um.
#Total wire length on LAYER M2 = 211761 um.
#Total wire length on LAYER M3 = 325109 um.
#Total wire length on LAYER M4 = 223204 um.
#Total wire length on LAYER M5 = 113931 um.
#Total wire length on LAYER M6 = 106019 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323751
#Total number of multi-cut vias = 158558 ( 49.0%)
#Total number of single cut vias = 165193 ( 51.0%)
#Up-Via Summary (total 323751):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100874 ( 75.5%)     32789 ( 24.5%)     133663
# M2             51204 ( 39.0%)     80083 ( 61.0%)     131287
# M3             10802 ( 26.2%)     30353 ( 73.8%)      41155
# M4              1841 ( 14.8%)     10571 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165193 ( 51.0%)    158558 ( 49.0%)     323751 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 95.4
#Average of max src_to_sink distance for priority net 62.0
#Average of ave src_to_sink distance for priority net 38.4
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 18.43 (MB)
#Total memory = 4419.59 (MB)
#Peak memory = 4538.91 (MB)
#
#Finished global routing on Thu Mar 23 06:34:58 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4410.55 (MB), peak = 4538.91 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 2 hboxes and 39 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992963 um.
#Total half perimeter of net bounding box = 890162 um.
#Total wire length on LAYER M1 = 1943 um.
#Total wire length on LAYER M2 = 211818 um.
#Total wire length on LAYER M3 = 325158 um.
#Total wire length on LAYER M4 = 223205 um.
#Total wire length on LAYER M5 = 113932 um.
#Total wire length on LAYER M6 = 106019 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323751
#Total number of multi-cut vias = 158558 ( 49.0%)
#Total number of single cut vias = 165193 ( 51.0%)
#Up-Via Summary (total 323751):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100874 ( 75.5%)     32789 ( 24.5%)     133663
# M2             51204 ( 39.0%)     80083 ( 61.0%)     131287
# M3             10802 ( 26.2%)     30353 ( 73.8%)      41155
# M4              1841 ( 14.8%)     10571 ( 85.2%)      12412
# M5               346 (  7.6%)      4219 ( 92.4%)       4565
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165193 ( 51.0%)    158558 ( 49.0%)     323751 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4518.34 (MB), peak = 4538.91 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:16
#Increased memory = 129.56 (MB)
#Total memory = 4519.11 (MB)
#Peak memory = 4538.91 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 0.9% required routing.
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	M2            0        5        5
#	M3            0        1        1
#	Totals        2        9       11
#44 out of 76085 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	M2            0        5        5
#	M3            0        1        1
#	Totals        2        9       11
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 4621.46 (MB), peak = 4621.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4646.28 (MB), peak = 4646.28 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4646.28 (MB), peak = 4646.28 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4647.83 (MB), peak = 4647.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992847 um.
#Total half perimeter of net bounding box = 890162 um.
#Total wire length on LAYER M1 = 1931 um.
#Total wire length on LAYER M2 = 211719 um.
#Total wire length on LAYER M3 = 325102 um.
#Total wire length on LAYER M4 = 223244 um.
#Total wire length on LAYER M5 = 113942 um.
#Total wire length on LAYER M6 = 106021 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323831
#Total number of multi-cut vias = 158518 ( 49.0%)
#Total number of single cut vias = 165313 ( 51.0%)
#Up-Via Summary (total 323831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100891 ( 75.5%)     32781 ( 24.5%)     133672
# M2             51268 ( 39.0%)     80058 ( 61.0%)     131326
# M3             10829 ( 26.3%)     30348 ( 73.7%)      41177
# M4              1851 ( 14.9%)     10569 ( 85.1%)      12420
# M5               348 (  7.6%)      4219 ( 92.4%)       4567
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165313 ( 51.0%)    158518 ( 49.0%)     323831 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:05
#Increased memory = -95.74 (MB)
#Total memory = 4423.59 (MB)
#Peak memory = 4647.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4425.14 (MB), peak = 4647.83 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992847 um.
#Total half perimeter of net bounding box = 890162 um.
#Total wire length on LAYER M1 = 1931 um.
#Total wire length on LAYER M2 = 211719 um.
#Total wire length on LAYER M3 = 325102 um.
#Total wire length on LAYER M4 = 223244 um.
#Total wire length on LAYER M5 = 113942 um.
#Total wire length on LAYER M6 = 106021 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323831
#Total number of multi-cut vias = 158518 ( 49.0%)
#Total number of single cut vias = 165313 ( 51.0%)
#Up-Via Summary (total 323831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100891 ( 75.5%)     32781 ( 24.5%)     133672
# M2             51268 ( 39.0%)     80058 ( 61.0%)     131326
# M3             10829 ( 26.3%)     30348 ( 73.7%)      41177
# M4              1851 ( 14.9%)     10569 ( 85.1%)      12420
# M5               348 (  7.6%)      4219 ( 92.4%)       4567
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165313 ( 51.0%)    158518 ( 49.0%)     323831 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 665
#Total wire length = 992847 um.
#Total half perimeter of net bounding box = 890162 um.
#Total wire length on LAYER M1 = 1931 um.
#Total wire length on LAYER M2 = 211719 um.
#Total wire length on LAYER M3 = 325102 um.
#Total wire length on LAYER M4 = 223244 um.
#Total wire length on LAYER M5 = 113942 um.
#Total wire length on LAYER M6 = 106021 um.
#Total wire length on LAYER M7 = 1875 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323831
#Total number of multi-cut vias = 158518 ( 49.0%)
#Total number of single cut vias = 165313 ( 51.0%)
#Up-Via Summary (total 323831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100891 ( 75.5%)     32781 ( 24.5%)     133672
# M2             51268 ( 39.0%)     80058 ( 61.0%)     131326
# M3             10829 ( 26.3%)     30348 ( 73.7%)      41177
# M4              1851 ( 14.9%)     10569 ( 85.1%)      12420
# M5               348 (  7.6%)      4219 ( 92.4%)       4567
# M6                79 ( 21.9%)       282 ( 78.1%)        361
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165313 ( 51.0%)    158518 ( 49.0%)     323831 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:07
#Increased memory = -90.38 (MB)
#Total memory = 4428.96 (MB)
#Peak memory = 4647.83 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:27
#Increased memory = -131.97 (MB)
#Total memory = 4375.12 (MB)
#Peak memory = 4647.83 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:35:14 2023
#
**optDesign ... cpu = 0:02:30, real = 0:01:24, mem = 4200.1M, totSessionCpu=2:54:22 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76085 and nets=43469 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5133.5M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5186.0M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 5186.0M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 5186.0M)
Extracted 40.0004% (CPU Time= 0:00:03.3  MEM= 5186.0M)
Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 5190.0M)
Extracted 60.0003% (CPU Time= 0:00:04.8  MEM= 5190.0M)
Extracted 70.0004% (CPU Time= 0:00:06.4  MEM= 5190.0M)
Extracted 80.0003% (CPU Time= 0:00:07.4  MEM= 5190.0M)
Extracted 90.0004% (CPU Time= 0:00:08.0  MEM= 5190.0M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 5190.0M)
Number of Extracted Resistors     : 829441
Number of Extracted Ground Cap.   : 812176
Number of Extracted Coupling Cap. : 1472036
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5173.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 5173.945M)
**optDesign ... cpu = 0:02:44, real = 0:01:37, mem = 4199.4M, totSessionCpu=2:54:35 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5211.52)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5585.6 CPU=0:00:14.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5585.6 CPU=0:00:16.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5553.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5585.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5230.71)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  22.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5503.96 CPU=0:00:07.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5503.96 CPU=0:00:07.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:34.6 real=0:00:09.0 totSessionCpu=2:55:10 mem=5504.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5504.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=5504.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5512.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5534.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.107  | -1.120  | -2.423  |
|           TNS (ns):|-137.341 | -87.308 | -4.066  | -45.967 |
|    Violating Paths:|   734   |   701   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.907%
       (97.350% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5534.5M
**optDesign ... cpu = 0:03:21, real = 0:01:47, mem = 4426.1M, totSessionCpu=2:55:12 **
**optDesign ... cpu = 0:03:21, real = 0:01:47, mem = 4426.1M, totSessionCpu=2:55:12 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:24, real = 0:01:48, mem = 4407.5M, totSessionCpu=2:55:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=5199.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5199.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5286.4M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5209.4M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5229.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.107  | -1.120  | -2.423  |
|           TNS (ns):|-137.341 | -87.308 | -4.066  | -45.967 |
|    Violating Paths:|   734   |   701   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.907%
       (97.350% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5229.9M
**optDesign ... cpu = 0:03:28, real = 0:01:52, mem = 4400.5M, totSessionCpu=2:55:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4314.6M, totSessionCpu=2:55:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT)
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 10%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 20%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 30%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 40%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 50%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 60%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 70%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 80%
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT): 90%

Finished Levelizing
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT)

Starting Activity Propagation
2023-Mar-23 06:35:47 (2023-Mar-23 13:35:47 GMT)
2023-Mar-23 06:35:48 (2023-Mar-23 13:35:48 GMT): 10%
2023-Mar-23 06:35:48 (2023-Mar-23 13:35:48 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:35:48 (2023-Mar-23 13:35:48 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4659.7M, totSessionCpu=2:55:34 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5475.4M, init mem=5475.4M)
*info: Placed = 76085          (Fixed = 406)
*info: Unplaced = 0           
Placement Density:97.33%(290960/298946)
Placement Density (including fixed std cells):97.33%(290960/298946)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5472.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41433

Instance distribution across the VT partitions:

 LVT : inst = 14179 (34.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14179 (34.2%)

 HVT : inst = 27254 (65.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27254 (65.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76085 and nets=43469 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5465.4M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 5533.9M)
Extracted 20.0004% (CPU Time= 0:00:02.4  MEM= 5533.9M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 5533.9M)
Extracted 40.0004% (CPU Time= 0:00:03.1  MEM= 5533.9M)
Extracted 50.0004% (CPU Time= 0:00:03.8  MEM= 5537.9M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 5537.9M)
Extracted 70.0004% (CPU Time= 0:00:06.1  MEM= 5537.9M)
Extracted 80.0003% (CPU Time= 0:00:07.0  MEM= 5537.9M)
Extracted 90.0004% (CPU Time= 0:00:07.6  MEM= 5537.9M)
Extracted 100% (CPU Time= 0:00:09.2  MEM= 5537.9M)
Number of Extracted Resistors     : 829441
Number of Extracted Ground Cap.   : 812176
Number of Extracted Coupling Cap. : 1472036
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5505.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.9  Real Time: 0:00:12.0  MEM: 5505.836M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
End delay calculation. (MEM=181.75 CPU=0:00:06.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=181.75 CPU=0:00:08.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:02.0 totSessionCpu=0:02:16 mem=149.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.9 real=0:00:04.0 totSessionCpu=0:02:16 mem=149.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.3/0:00:05.0 (3.1), mem = 180.3M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5486.11)
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5858.65 CPU=0:00:13.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5858.65 CPU=0:00:15.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5826.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5858.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5478.77)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43725. 
Total number of fetched objects 43725
AAE_INFO-618: Total number of nets in the design is 43469,  22.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5752.02 CPU=0:00:07.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5752.02 CPU=0:00:07.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:30.1 real=0:00:07.0 totSessionCpu=2:56:35 mem=5752.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5752.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5752.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5760.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5782.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.107  | -1.120  | -2.423  |
|           TNS (ns):|-137.341 | -87.308 | -4.066  | -45.967 |
|    Violating Paths:|   734   |   701   |   10    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.907%
       (97.350% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:00:38, mem = 4675.6M, totSessionCpu=2:56:37 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -2.423
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 597 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:56:41.1/0:55:52.3 (3.2), mem = 5447.0M
(I,S,L,T): WC_VIEW: 49.8844, 39.603, 2.08961, 91.5771
*info: 597 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -137.343 Density 97.35
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.967|
|reg2cgate |-1.120|  -4.066|
|reg2reg   |-1.107| -87.310|
|HEPG      |-1.120| -91.377|
|All Paths |-2.423|-137.343|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.120|   -2.423| -91.377| -137.343|    97.35%|   0:00:00.0| 5808.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.074|   -2.423| -91.081| -136.425|    97.35%|   0:00:07.0| 6198.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.9 real=0:00:07.0 mem=6198.9M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.072|   -2.423| -87.345| -136.425|    97.35%|   0:00:00.0| 6198.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
|  -1.072|   -2.423| -87.691| -136.771|    97.35%|   0:00:01.0| 6198.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/CN                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=6198.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:08.0 mem=6198.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.344|
|reg2cgate |-1.074|  -3.736|
|reg2reg   |-1.072| -87.691|
|HEPG      |-1.074| -91.427|
|All Paths |-2.423|-136.771|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -136.771 Density 97.35
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.344|
|reg2cgate |-1.074|  -3.736|
|reg2reg   |-1.072| -87.691|
|HEPG      |-1.074| -91.427|
|All Paths |-2.423|-136.771|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 607 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:11.5 real=0:00:09.0 mem=6198.9M) ***
(I,S,L,T): WC_VIEW: 49.8832, 39.603, 2.08959, 91.5759
*** SetupOpt [finish] : cpu/real = 0:00:24.7/0:00:21.4 (1.2), totSession cpu/real = 2:57:05.8/0:56:13.7 (3.1), mem = 5989.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:57:06 mem=5989.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5989.5MB
Summary Report:
Instances move: 0 (out of 41060 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 5989.5MB
*** Finished refinePlace (2:57:10 mem=5989.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 607 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:10.9/0:56:17.2 (3.1), mem = 5596.5M
(I,S,L,T): WC_VIEW: 49.8832, 39.603, 2.08959, 91.5759
*info: 607 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -136.771 Density 97.36
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.344|
|reg2cgate |-1.074|  -3.736|
|reg2reg   |-1.072| -87.691|
|HEPG      |-1.074| -91.427|
|All Paths |-2.423|-136.771|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.074|   -2.423| -91.427| -136.771|    97.36%|   0:00:00.0| 5807.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.074|   -2.423| -91.020| -136.364|    97.36%|   0:00:01.0| 6137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.074|   -2.423| -90.980| -136.324|    97.36%|   0:00:00.0| 6137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.074|   -2.423| -91.057| -136.401|    97.37%|   0:00:01.0| 6137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.074|   -2.423| -91.039| -136.383|    97.37%|   0:00:00.0| 6137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.074|   -2.423| -89.678| -135.022|    97.37%|   0:00:05.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/CN                      |
|  -1.074|   -2.423| -89.666| -135.010|    97.37%|   0:00:01.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.074|   -2.423| -89.642| -134.986|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.074|   -2.423| -89.642| -134.986|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_1_/DB              |
|  -1.074|   -2.423| -89.626| -134.970|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.074|   -2.423| -89.603| -134.947|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_0_/DB              |
|  -1.074|   -2.423| -89.591| -134.936|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_0_/DB              |
|  -1.074|   -2.423| -89.573| -134.917|    97.37%|   0:00:00.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_0_/DB              |
|  -1.074|   -2.423| -89.573| -134.917|    97.37%|   0:00:01.0| 6212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.074|   -2.423| -89.533| -134.877|    97.37%|   0:00:00.0| 6214.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.074|   -2.423| -89.459| -134.803|    97.37%|   0:00:01.0| 6214.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/CN                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.074|   -2.423| -89.355| -134.700|    97.37%|   0:00:05.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.074|   -2.423| -89.301| -134.645|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.074|   -2.423| -89.245| -134.589|    97.37%|   0:00:01.0| 6231.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.074|   -2.423| -89.245| -134.589|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__3_/D               |
|  -1.074|   -2.423| -89.245| -134.589|    97.37%|   0:00:01.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__8_/D               |
|  -1.074|   -2.423| -89.216| -134.560|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__2_/D               |
|  -1.074|   -2.423| -89.208| -134.552|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.074|   -2.423| -89.208| -134.552|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.074|   -2.423| -89.140| -134.484|    97.37%|   0:00:01.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.074|   -2.423| -89.108| -134.452|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.074|   -2.423| -89.105| -134.449|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__8_/D               |
|  -1.074|   -2.423| -88.997| -134.341|    97.37%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.074|   -2.423| -88.934| -134.278|    97.38%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.074|   -2.423| -88.908| -134.252|    97.38%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.074|   -2.423| -88.848| -134.192|    97.38%|   0:00:01.0| 6231.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.074|   -2.423| -88.799| -134.143|    97.38%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.074|   -2.423| -88.759| -134.103|    97.38%|   0:00:00.0| 6231.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.074|   -2.423| -88.759| -134.103|    97.38%|   0:00:00.0| 6231.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:19.0 mem=6231.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.3 real=0:00:19.0 mem=6231.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.344|
|reg2cgate |-1.074|  -3.707|
|reg2reg   |-1.052| -85.053|
|HEPG      |-1.074| -88.759|
|All Paths |-2.423|-134.103|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -134.103 Density 97.38
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 76 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.344|
|reg2cgate |-1.074|  -3.707|
|reg2reg   |-1.052| -85.064|
|HEPG      |-1.074| -88.771|
|All Paths |-2.423|-134.115|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:36.7 real=0:00:21.0 mem=6231.1M) ***
(I,S,L,T): WC_VIEW: 49.906, 39.6176, 2.09064, 91.6142
*** SetupOpt [finish] : cpu/real = 0:00:49.6/0:00:33.2 (1.5), totSession cpu/real = 2:58:00.5/0:56:50.4 (3.1), mem = 6021.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:58:01 mem=6021.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 6021.7MB
Summary Report:
Instances move: 0 (out of 41081 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 6021.7MB
*** Finished refinePlace (2:58:04 mem=6021.7M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.074 ns

Start Layer Assignment ...
WNS(-1.074ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 130 cadidates out of 43500.
Total Assign Layers on 0 Nets (cpu 0:00:03.0).
GigaOpt: setting up router preferences
        design wns: -1.0742
        slack threshold: 0.3758
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1286 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.423 ns

Start Layer Assignment ...
WNS(-2.423ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 146 cadidates out of 43500.
Total Assign Layers on 0 Nets (cpu 0:00:03.0).
GigaOpt: setting up router preferences
        design wns: -2.4233
        slack threshold: -0.9733
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1286 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5740.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=5740.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5740.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5740.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.052  | -1.074  | -2.423  |
|           TNS (ns):|-134.113 | -85.063 | -3.706  | -45.344 |
|    Violating Paths:|   717   |   685   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5740.5M
**optDesign ... cpu = 0:02:55, real = 0:01:49, mem = 4826.6M, totSessionCpu=2:58:15 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 64
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 64

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 06:37:31 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43500)
#Processed 85 dirty instances, 297 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(81 insts marked dirty, reset pre-exisiting dirty flag on 84 insts, 206 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:37:33 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43494 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4693.18 (MB), peak = 5196.98 (MB)
#Merging special wires: starts on Thu Mar 23 06:37:36 2023 with memory = 4693.91 (MB), peak = 5196.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:5.1 GB --0.97 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 366.62000 21.68500 ) on M1 for NET normalizer_inst/FE_PSN4342_FE_OFN141_n15516. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 333.31500 408.70000 ) on M1 for NET normalizer_inst/n12029. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 388.36000 284.50000 ) on M1 for NET normalizer_inst/net4032. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 345.20000 313.40000 ) on M1 for NET normalizer_inst/n11488. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 346.51500 286.30000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[49]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 273.00000 412.20000 ) on M1 for NET normalizer_inst/n3807. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.60000 352.98500 ) on M1 for NET normalizer_inst/n1412. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 308.91500 189.10000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 496.28000 266.50000 ) on M1 for NET normalizer_inst/n1940. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 364.83000 314.80000 ) on M1 for NET normalizer_inst/n5732. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 418.88500 279.10000 ) on M1 for NET normalizer_inst/FE_PSN4339_div_in_2_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 214.59500 428.55000 ) on M1 for NET normalizer_inst/FE_RN_224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 432.57000 303.98500 ) on M1 for NET normalizer_inst/n1035. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 251.55500 352.90000 ) on M1 for NET normalizer_inst/FE_PSN4344_n1412. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 413.30000 471.71500 ) on M1 for NET normalizer_inst/FE_PSN4330_n15545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 227.12000 493.30000 ) on M1 for NET normalizer_inst/n8477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 354.71000 266.53000 ) on M1 for NET normalizer_inst/n623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 477.52000 268.30000 ) on M1 for NET normalizer_inst/n10772. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 265.28000 401.49000 ) on M1 for NET normalizer_inst/n8264. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 297.20000 345.80000 ) on M1 for NET normalizer_inst/n6875. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#191 routed nets are extracted.
#    94 (0.22%) extracted nets are partially routed.
#43178 routed net(s) are imported.
#13 (0.03%) nets are without wires.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 43500.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 06:37:37 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.85 (MB)
#Total memory = 4694.52 (MB)
#Peak memory = 5196.98 (MB)
#
#
#Start global routing on Thu Mar 23 06:37:37 2023
#
#
#Start global routing initialization on Thu Mar 23 06:37:37 2023
#
#Number of eco nets is 96
#
#Start global routing data preparation on Thu Mar 23 06:37:37 2023
#
#Start routing resource analysis on Thu Mar 23 06:37:37 2023
#
#Routing resource analysis is done on Thu Mar 23 06:37:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2746          80       35532    92.96%
#  M2             V        2756          84       35532     0.54%
#  M3             H        2826           0       35532     0.09%
#  M4             V        2263         577       35532     0.53%
#  M5             H        2826           0       35532     0.00%
#  M6             V        2840           0       35532     0.00%
#  M7             H         706           0       35532     0.00%
#  M8             V         710           0       35532     0.00%
#  --------------------------------------------------------------
#  Total                  17673       3.26%      284256    11.77%
#
#  680 nets (1.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 06:37:37 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4700.81 (MB), peak = 5196.98 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 06:37:38 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4702.01 (MB), peak = 5196.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4704.07 (MB), peak = 5196.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4704.16 (MB), peak = 5196.98 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4707.99 (MB), peak = 5196.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 43382.
#Total number of nets in the design = 43500.
#
#109 routable nets have only global wires.
#43273 routable nets have only detail routed wires.
#30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#706 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26            2                 4              79  
#-------------------------------------------------------------------------------
#        Total                 26            2                 4              79  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                680           47                56           42646  
#-------------------------------------------------------------------------------
#        Total                680           47                56           42646  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           12(0.03%)      5(0.01%)      0(0.00%)   (0.05%)
#  M3            4(0.01%)      2(0.01%)      1(0.00%)   (0.02%)
#  M4            8(0.02%)      5(0.01%)      0(0.00%)   (0.04%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     24(0.01%)     12(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993263 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1929 um.
#Total wire length on LAYER M2 = 211775 um.
#Total wire length on LAYER M3 = 325256 um.
#Total wire length on LAYER M4 = 223361 um.
#Total wire length on LAYER M5 = 113983 um.
#Total wire length on LAYER M6 = 106063 um.
#Total wire length on LAYER M7 = 1881 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323987
#Total number of multi-cut vias = 158485 ( 48.9%)
#Total number of single cut vias = 165502 ( 51.1%)
#Up-Via Summary (total 323987):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100948 ( 75.5%)     32773 ( 24.5%)     133721
# M2             51319 ( 39.1%)     80043 ( 60.9%)     131362
# M3             10869 ( 26.4%)     30340 ( 73.6%)      41209
# M4              1874 ( 15.1%)     10567 ( 84.9%)      12441
# M5               363 (  7.9%)      4219 ( 92.1%)       4582
# M6                82 ( 22.5%)       282 ( 77.5%)        364
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165502 ( 51.1%)    158485 ( 48.9%)     323987 
#
#Total number of involved priority nets 26
#Maximum src to sink distance for priority net 75.1
#Average of max src_to_sink distance for priority net 21.1
#Average of ave src_to_sink distance for priority net 19.9
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 17.32 (MB)
#Total memory = 4711.83 (MB)
#Peak memory = 5196.98 (MB)
#
#Finished global routing on Thu Mar 23 06:37:40 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4702.91 (MB), peak = 5196.98 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 2 hboxes and 58 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993369 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1943 um.
#Total wire length on LAYER M2 = 211793 um.
#Total wire length on LAYER M3 = 325299 um.
#Total wire length on LAYER M4 = 223392 um.
#Total wire length on LAYER M5 = 113981 um.
#Total wire length on LAYER M6 = 106065 um.
#Total wire length on LAYER M7 = 1883 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 323987
#Total number of multi-cut vias = 158485 ( 48.9%)
#Total number of single cut vias = 165502 ( 51.1%)
#Up-Via Summary (total 323987):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            100948 ( 75.5%)     32773 ( 24.5%)     133721
# M2             51319 ( 39.1%)     80043 ( 60.9%)     131362
# M3             10869 ( 26.4%)     30340 ( 73.6%)      41209
# M4              1874 ( 15.1%)     10567 ( 84.9%)      12441
# M5               363 (  7.9%)      4219 ( 92.1%)       4582
# M6                82 ( 22.5%)       282 ( 77.5%)        364
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165502 ( 51.1%)    158485 ( 48.9%)     323987 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4815.20 (MB), peak = 5196.98 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	16        10        26        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:15
#Increased memory = 132.50 (MB)
#Total memory = 4816.16 (MB)
#Peak memory = 5196.98 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.2% of the total area was rechecked for DRC, and 7.1% required routing.
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        2        1        1        0        6
#	M2            1        1       18        0        1       21
#	M3            0        0        5        0        0        5
#	M4            0        0        8        0        0        8
#	M5            0        0        0        0        0        0
#	M6            0        0        1        0        0        1
#	Totals        3        3       33        1        1       41
#81 out of 76116 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        2        1        1        0        6
#	M2            1        1       18        0        1       21
#	M3            0        0        5        0        0        5
#	M4            0        0        8        0        0        8
#	M5            0        0        0        0        0        0
#	M6            0        0        1        0        0        1
#	Totals        3        3       33        1        1       41
#cpu time = 00:00:15, elapsed time = 00:00:03, memory = 5005.19 (MB), peak = 5196.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            2        2        0        4
#	M2            0        0        2        2
#	M3            0        0        3        3
#	M4            0        0        8        8
#	M5            0        0        0        0
#	M6            0        0        1        1
#	Totals        2        2       14       18
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5053.96 (MB), peak = 5196.98 (MB)
#start 2nd optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            2        2        0        4
#	M2            0        0        2        2
#	M3            0        0        3        3
#	M4            0        0        8        8
#	M5            0        0        0        0
#	M6            0        0        1        1
#	Totals        2        2       14       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5053.96 (MB), peak = 5196.98 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5065.53 (MB), peak = 5196.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993243 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1918 um.
#Total wire length on LAYER M2 = 211718 um.
#Total wire length on LAYER M3 = 325262 um.
#Total wire length on LAYER M4 = 223353 um.
#Total wire length on LAYER M5 = 114027 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324147
#Total number of multi-cut vias = 158241 ( 48.8%)
#Total number of single cut vias = 165906 ( 51.2%)
#Up-Via Summary (total 324147):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101017 ( 75.5%)     32711 ( 24.5%)     133728
# M2             51496 ( 39.2%)     79928 ( 60.8%)     131424
# M3             10970 ( 26.6%)     30300 ( 73.4%)      41270
# M4              1923 ( 15.4%)     10545 ( 84.6%)      12468
# M5               372 (  8.1%)      4215 ( 91.9%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165906 ( 51.2%)    158241 ( 48.8%)     324147 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:06
#Increased memory = -92.80 (MB)
#Total memory = 4723.58 (MB)
#Peak memory = 5196.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4725.12 (MB), peak = 5196.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993243 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1918 um.
#Total wire length on LAYER M2 = 211718 um.
#Total wire length on LAYER M3 = 325262 um.
#Total wire length on LAYER M4 = 223353 um.
#Total wire length on LAYER M5 = 114027 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324147
#Total number of multi-cut vias = 158241 ( 48.8%)
#Total number of single cut vias = 165906 ( 51.2%)
#Up-Via Summary (total 324147):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101017 ( 75.5%)     32711 ( 24.5%)     133728
# M2             51496 ( 39.2%)     79928 ( 60.8%)     131424
# M3             10970 ( 26.6%)     30300 ( 73.4%)      41270
# M4              1923 ( 15.4%)     10545 ( 84.6%)      12468
# M5               372 (  8.1%)      4215 ( 91.9%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165906 ( 51.2%)    158241 ( 48.8%)     324147 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993243 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1918 um.
#Total wire length on LAYER M2 = 211718 um.
#Total wire length on LAYER M3 = 325262 um.
#Total wire length on LAYER M4 = 223353 um.
#Total wire length on LAYER M5 = 114027 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324147
#Total number of multi-cut vias = 158241 ( 48.8%)
#Total number of single cut vias = 165906 ( 51.2%)
#Up-Via Summary (total 324147):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101017 ( 75.5%)     32711 ( 24.5%)     133728
# M2             51496 ( 39.2%)     79928 ( 60.8%)     131424
# M3             10970 ( 26.6%)     30300 ( 73.4%)      41270
# M4              1923 ( 15.4%)     10545 ( 84.6%)      12468
# M5               372 (  8.1%)      4215 ( 91.9%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165906 ( 51.2%)    158241 ( 48.8%)     324147 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:08
#Increased memory = -87.44 (MB)
#Total memory = 4728.94 (MB)
#Peak memory = 5196.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:26
#Increased memory = -160.12 (MB)
#Total memory = 4666.48 (MB)
#Peak memory = 5196.98 (MB)
#Number of warnings = 21
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:37:56 2023
#
**optDesign ... cpu = 0:03:50, real = 0:02:15, mem = 4483.4M, totSessionCpu=2:59:09 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5501.1M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5553.5M)
Extracted 20.0004% (CPU Time= 0:00:02.4  MEM= 5553.5M)
Extracted 30.0004% (CPU Time= 0:00:02.8  MEM= 5553.5M)
Extracted 40.0003% (CPU Time= 0:00:03.2  MEM= 5553.5M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 5557.5M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 5557.5M)
Extracted 70.0002% (CPU Time= 0:00:06.6  MEM= 5557.5M)
Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 5557.5M)
Extracted 90.0004% (CPU Time= 0:00:08.6  MEM= 5557.5M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 5557.5M)
Number of Extracted Resistors     : 830030
Number of Extracted Ground Cap.   : 812692
Number of Extracted Coupling Cap. : 1473292
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5541.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.8  Real Time: 0:00:14.0  MEM: 5534.258M)
**optDesign ... cpu = 0:04:05, real = 0:02:29, mem = 4483.0M, totSessionCpu=2:59:24 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5572.84)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5966 CPU=0:00:16.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5966 CPU=0:00:18.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5934.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5966.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5592.11)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  22.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5865.36 CPU=0:00:08.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5865.36 CPU=0:00:08.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:38.8 real=0:00:11.0 totSessionCpu=3:00:03 mem=5865.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=5865.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=5865.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5873.4M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5895.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.122 | -85.087 | -3.703  | -45.333 |
|    Violating Paths:|   718   |   686   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5895.9M
**optDesign ... cpu = 0:04:46, real = 0:02:41, mem = 4717.0M, totSessionCpu=3:00:06 **
**optDesign ... cpu = 0:04:46, real = 0:02:41, mem = 4717.0M, totSessionCpu=3:00:06 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.423
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:06.0/0:57:54.9 (3.1), mem = 5591.9M
(I,S,L,T): WC_VIEW: 49.9062, 39.6188, 2.09064, 91.6157
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.423 TNS Slack -134.124 Density 97.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.333|
|reg2cgate |-1.077|  -3.703|
|reg2reg   |-1.038| -85.088|
|HEPG      |-1.077| -88.790|
|All Paths |-2.423|-134.124|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:00.0| 5921.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:01.0| 6036.1M|   WC_VIEW|  reg2reg| normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz |
|        |         |        |         |          |            |        |          |         | er/q_sync_regs_reg_0_/D                            |
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:00.0| 6036.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:01.0| 6036.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:00.0| 6036.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.077|   -2.423| -88.790| -134.124|    97.38%|   0:00:00.0| 6036.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:02.0 mem=6036.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=6036.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.333|
|reg2cgate |-1.077|  -3.703|
|reg2reg   |-1.038| -85.088|
|HEPG      |-1.077| -88.790|
|All Paths |-2.423|-134.124|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.423| -45.333|
|reg2cgate |-1.077|  -3.703|
|reg2reg   |-1.038| -85.088|
|HEPG      |-1.077| -88.790|
|All Paths |-2.423|-134.124|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.4 real=0:00:04.0 mem=6036.1M) ***
(I,S,L,T): WC_VIEW: 49.9062, 39.6188, 2.09064, 91.6157
*** SetupOpt [finish] : cpu/real = 0:00:18.0/0:00:16.4 (1.1), totSession cpu/real = 3:00:24.0/0:58:11.3 (3.1), mem = 5828.2M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:05, real = 0:02:58, mem = 4888.3M, totSessionCpu=3:00:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=5641.67M, totSessionCpu=3:00:26).
**optDesign ... cpu = 0:05:06, real = 0:02:59, mem = 4887.5M, totSessionCpu=3:00:26 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:09, real = 0:03:00, mem = 4872.8M, totSessionCpu=3:00:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=5611.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5611.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5698.6M
** Profile ** Total reports :  cpu=0:00:00.7, mem=5622.6M
** Profile ** DRVs :  cpu=0:00:02.6, mem=5643.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.122 | -85.087 | -3.703  | -45.333 |
|    Violating Paths:|   718   |   686   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5643.1M
**optDesign ... cpu = 0:05:14, real = 0:03:05, mem = 4857.0M, totSessionCpu=3:00:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 06:38:47, mem=4774.7M)
% Begin Save ccopt configuration ... (date=03/23 06:38:47, mem=4774.7M)
% End Save ccopt configuration ... (date=03/23 06:38:48, total cpu=0:00:00.4, real=0:00:00.0, peak res=4774.9M, current mem=4774.9M)
% Begin Save netlist data ... (date=03/23 06:38:48, mem=4774.9M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 06:38:48, total cpu=0:00:00.3, real=0:00:00.0, peak res=4776.0M, current mem=4776.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 06:38:48, mem=4776.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 06:38:48, total cpu=0:00:00.2, real=0:00:01.0, peak res=4776.9M, current mem=4776.9M)
Saving scheduling_file.cts.13642 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 06:38:49, mem=4784.4M)
% End Save clock tree data ... (date=03/23 06:38:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=4784.4M, current mem=4784.4M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
Saving property file route.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5647.4M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:00.0 mem=5639.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=5623.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 06:38:52, mem=4784.9M)
% End Save power constraints data ... (date=03/23 06:38:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=4784.9M, current mem=4784.9M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/23 06:38:55, total cpu=0:00:06.6, real=0:00:08.0, peak res=4785.1M, current mem=4785.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5582.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 13.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 25
  Overlap     : 0
End Summary

  Verification Complete : 25 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:39.2  MEM: 920.4M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 06:39:08 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (568.0000, 565.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 06:39:09 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4958.06MB/6840.25MB/5182.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4958.06MB/6840.25MB/5182.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4958.06MB/6840.25MB/5182.30MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT)
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 10%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 20%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 30%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 40%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 50%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 60%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 70%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 80%
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT): 90%

Finished Levelizing
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT)

Starting Activity Propagation
2023-Mar-23 06:39:11 (2023-Mar-23 13:39:11 GMT)
2023-Mar-23 06:39:12 (2023-Mar-23 13:39:12 GMT): 10%
2023-Mar-23 06:39:12 (2023-Mar-23 13:39:12 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:39:13 (2023-Mar-23 13:39:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4958.08MB/6840.25MB/5182.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 06:39:13 (2023-Mar-23 13:39:13 GMT)
2023-Mar-23 06:39:14 (2023-Mar-23 13:39:14 GMT): 10%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 20%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 30%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 40%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 50%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 60%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 70%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 80%
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT): 90%

Finished Calculating power
2023-Mar-23 06:39:15 (2023-Mar-23 13:39:15 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4981.09MB/6938.60MB/5182.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4981.09MB/6938.60MB/5182.30MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=4981.09MB/6938.60MB/5182.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4981.09MB/6938.60MB/5182.30MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.42697822 	   53.2114%
Total Switching Power:      42.99875349 	   44.4908%
Total Leakage Power:         2.22074090 	    2.2978%
Total Power:                96.64647246
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5024.49MB/6991.10MB/5182.30MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          76116

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              504417
    metal layer M1                  4235
    metal layer M2                237523
    metal layer M3                161989
    metal layer M4                 66125
    metal layer M5                 22781
    metal layer M6                 10945
    metal layer M7                   492
    metal layer M8                   327

    Via Instances                 324147

Special Nets                         960
    metal layer M1                   916
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19096

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               43689
    metal layer M1                  1175
    metal layer M2                 27620
    metal layer M3                 12499
    metal layer M4                  1688
    metal layer M5                   413
    metal layer M6                   274
    metal layer M7                    14
    metal layer M8                     6


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Thu Mar 23 06:39:18 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Thu Mar 23 06:39:20 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmc8UYlyx/modes/CON/CON.sdc' ...
Current (total cpu=3:01:41, real=0:58:57, peak res=6558.5M, current mem=4339.0M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4355.0M, current mem=4355.0M)
Current (total cpu=3:01:41, real=0:58:58, peak res=6558.5M, current mem=4355.0M)
Reading latency file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmc8UYlyx/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5391.96 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5522.61)
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5990.45 CPU=0:00:16.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5907.37 CPU=0:00:18.3 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5875.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5907.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5597.37)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  23.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5851.62 CPU=0:00:10.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5851.62 CPU=0:00:11.0 REAL=0:00:02.0)
TAMODEL Cpu User Time =   31.7 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5851.41)
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5921.78 CPU=0:00:13.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5921.78 CPU=0:00:15.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5889.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5921.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5610.78)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  23.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5884.02 CPU=0:00:09.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5884.02 CPU=0:00:10.2 REAL=0:00:01.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmcTnrU1g/modes/CON/CON.sdc' ...
Current (total cpu=3:03:28, real=0:59:53, peak res=6558.5M, current mem=4357.4M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4373.9M, current mem=4373.9M)
Current (total cpu=3:03:29, real=0:59:53, peak res=6558.5M, current mem=4373.9M)
Reading latency file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmcTnrU1g/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5376.29 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5372.3M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5448.7M)
Extracted 20.0004% (CPU Time= 0:00:02.8  MEM= 5448.7M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 5448.7M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5448.7M)
Extracted 50.0003% (CPU Time= 0:00:04.2  MEM= 5452.7M)
Extracted 60.0004% (CPU Time= 0:00:05.0  MEM= 5452.7M)
Extracted 70.0002% (CPU Time= 0:00:06.6  MEM= 5452.7M)
Extracted 80.0003% (CPU Time= 0:00:07.8  MEM= 5452.7M)
Extracted 90.0004% (CPU Time= 0:00:08.4  MEM= 5452.7M)
Extracted 100% (CPU Time= 0:00:10.1  MEM= 5452.7M)
Number of Extracted Resistors     : 830030
Number of Extracted Ground Cap.   : 812692
Number of Extracted Coupling Cap. : 1473240
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5436.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:14.0  MEM: 5436.711M)
Start delay calculation (fullDC) (8 T). (MEM=5534.28)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5988.04 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5904.96 CPU=0:00:15.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5873.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5905.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5608.96)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  9.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5882.21 CPU=0:00:03.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5882.21 CPU=0:00:03.9 REAL=0:00:01.0)
TAMODEL Cpu User Time =   29.2 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5882)
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5952.37 CPU=0:00:13.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5952.37 CPU=0:00:14.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5920.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 5952.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5633.37)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  9.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5906.62 CPU=0:00:03.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5906.62 CPU=0:00:04.0 REAL=0:00:01.0)
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5970.45)
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6063.29 CPU=0:00:12.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6063.29 CPU=0:00:13.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6031.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6063.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5751.41)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=6005.66 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6005.66 CPU=0:00:03.4 REAL=0:00:01.0)
<CMD> zoomBox -1540.48100 -855.59050 825.48500 1332.85150
<CMD> zoomBox -691.29250 -423.31900 761.70700 920.65850
<CMD> zoomBox -169.05850 -157.12500 723.26500 668.24550
<CMD> zoomBox 151.65850 6.35100 699.65700 513.23200
<CMD> zoomBox -68.38900 -163.36150 823.93450 662.00900
<CMD> zoomBox -360.69550 -408.52200 1092.30500 935.45650
<CMD> zoomBox -231.58850 -154.65850 660.73600 670.71300
<CMD> zoomBox -146.95500 8.37250 401.04400 515.25400
<CMD> zoomBox -233.37150 -154.65950 658.95450 670.71300
<CMD> zoomBox -37.82250 59.59750 510.17700 566.47950
<CMD> zoomBox 82.26900 191.17800 418.80950 502.46700
<CMD> zoomBox -37.82300 59.59700 510.17700 566.47950
<CMD> zoomBox -233.37300 -154.66150 658.95500 670.71300
<CMD> zoomBox 22.31100 -76.26350 570.31200 430.61950
<CMD> zoomBox 147.60000 -51.64350 484.14150 259.64650
<CMD> zoomBox 224.54350 -36.52400 431.22250 154.64750
<CMD> zoomBox 271.79550 -27.23900 398.72300 90.16500
<CMD> zoomBox 211.33550 -53.34250 418.01650 137.83050
<CMD> zoomBox 114.90300 -94.67100 451.44850 216.62250
<CMD> zoomBox -12.30300 -155.40200 535.70550 351.48800
<CMD> zoomBox -212.75550 -249.83800 679.58550 575.54850
<CMD> zoomBox 41.15000 -20.87750 589.15950 486.01350
<CMD> zoomBox 197.07950 119.73250 533.62650 431.02750
<CMD> zoomBox -121.36700 -146.56950 770.97850 678.82100
<CMD> zoomBox 226.63500 199.99450 563.18350 511.29100
<CMD> zoomBox -472.43700 -496.18850 980.60350 847.82700
<CMD> zoomBox -202.60850 -288.01450 689.74000 537.37900
<CMD> zoomBox -471.71200 -495.46400 981.32900 848.55200
<CMD> zoomBox -156.18750 -190.81950 736.16200 634.57500
<CMD> zoomBox -59.83950 -74.33900 276.71000 236.95850
<CMD> zoomBox -37.32800 -47.12300 169.35600 144.05300
<CMD> zoomBox -96.50000 -118.65900 451.51950 388.24150
<CMD> zoomBox -156.19250 -190.82300 736.16650 634.58000
<CMD> zoomBox -92.04750 61.75100 455.97350 568.65250
<CMD> zoomBox -49.09800 144.91450 287.45600 456.21600
<CMD> zoomBox -22.72200 195.98750 183.96450 387.16600
<CMD> zoomBox -6.52350 227.35250 120.40850 344.76050
<CMD> zoomBox -22.72250 195.98650 183.96600 387.16650
<CMD> zoomBox -9.94650 239.88850 68.00650 311.99250
<CMD> zoomBox -14.31850 223.35000 112.61500 340.75950
<CMD> zoomBox -33.03150 152.56950 303.53000 463.87800
<CMD> zoomBox -51.90900 81.16600 496.12650 588.08100
<CMD> zoomBox -82.64650 -35.10250 809.73800 790.32450
<CMD> zoomBox 42.08450 -25.30250 590.12100 481.61350
<CMD> zoomBox 120.60000 -23.93550 457.16350 287.37500
<CMD> zoomBox -85.76750 -27.53150 806.62150 797.89950
<CMD> zoomBox 151.96250 298.01750 358.65600 489.20250
<CMD> zoomBox 107.43950 216.53250 444.00550 527.84500
<CMD> zoomBox 34.94100 83.84700 582.98300 590.76800
<CMD> zoomBox -80.88250 -107.26250 811.51200 718.17350
<CMD> zoomBox -36.33550 -14.60400 511.70650 492.31700
<CMD> zoomBox -8.97800 42.30000 327.58850 353.61300
<CMD> zoomBox 7.82300 77.24600 214.51700 268.43150
<CMD> zoomBox 18.24350 98.70700 145.18050 216.11950
<CMD> zoomBox 25.27650 111.76000 103.23200 183.86650
<CMD> zoomBox 29.59550 119.77600 77.47050 164.05900
<CMD> zoomBox 32.24800 124.69900 61.64950 151.89450
<CMD> zoomBox 33.90600 127.75150 51.96300 144.45350
<CMD> zoomBox 35.63600 130.03150 46.72550 140.28900
<CMD> zoomBox 36.69850 131.43150 43.50950 137.73150
<CMD> zoomBox 35.63450 130.03000 46.72650 140.28950
<CMD> zoomBox 26.61350 121.49250 56.02500 148.69700
<CMD> zoomBox 17.50450 112.83750 65.39650 157.13600
<CMD> zoomBox 32.01350 126.75300 50.07650 143.46050
<CMD> zoomBox 36.24900 131.42450 43.06150 137.72600
<CMD> zoomBox 34.42050 129.34750 45.51450 139.60900
<CMD> zoomBox 31.26400 125.96500 49.32950 142.67500
<CMD> zoomBox 26.03650 120.69250 55.45350 147.90250
<CMD> zoomBox 17.52300 112.10800 65.42450 156.41550
<CMD> zoomBox 3.66050 98.12900 81.66100 170.27700
<CMD> zoomBox -18.91100 75.36750 108.10000 192.84850
<CMD> zoomBox -67.43450 38.82000 139.38200 230.11850
<CMD> zoomBox -146.44650 -20.69100 190.31950 290.80650
<CMD> zoomBox -275.10400 -117.59500 273.26300 389.62650
<CMD> zoomBox -11.28050 -34.74200 115.73150 82.74000
<CMD> zoomBox 17.69450 -22.37850 95.69600 49.77050
<CMD> zoomBox 28.09050 -3.53250 75.99350 40.77600
<CMD> zoomBox 34.52300 7.65850 63.94150 34.86950
<CMD> zoomBox 28.09000 -3.53300 75.99350 40.77600
<CMD> zoomBox 37.24800 7.18000 66.66700 34.39150
<CMD> zoomBox 27.80200 -1.69150 75.70550 42.61750
<CMD> zoomBox -24.39400 -27.77550 102.62150 89.70950
<CMD> zoomBox -77.77200 -58.13000 129.05200 133.17550
<CMD> zoomBox -164.68900 -107.55700 172.09000 203.95250
<CMD> zoomBox -297.73250 -186.67200 250.65700 320.57050
<CMD> zoomBox -435.02600 -319.06200 457.93450 506.89750
<CMD> zoomBox -658.58600 -534.63800 795.45150 810.29950
<CMD> zoomBox -371.15250 -291.48100 521.80850 534.47900
<CMD> zoomBox -682.53950 -531.73600 771.49950 813.20300
<CMD> zoomBox -192.59500 -188.41250 700.36700 637.54850
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4832.3M, totSessionCpu=3:08:10 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-7083):	The dynamic power view needs to be an active setup view. Adding the view "WC_VIEW" to active setup view list.
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmax' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmcQVOMjV/modes/CON/CON.sdc' ...
Current (total cpu=3:08:18, real=1:13:30, peak res=6558.5M, current mem=4478.0M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4494.5M, current mem=4494.5M)
Current (total cpu=3:08:18, real=1:13:31, peak res=6558.5M, current mem=4494.5M)
Reading latency file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmcQVOMjV/views/BC_VIEW/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/.mmmcQVOMjV/views/WC_VIEW/latency.sdc' ...
Current (total cpu=3:08:18, real=1:13:31, peak res=6558.5M, current mem=4494.5M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4498.7M, current mem=4498.7M)
Current (total cpu=3:08:19, real=1:13:31, peak res=6558.5M, current mem=4498.7M)
AAE DB initialization (MEM=5517.69 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5696.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5728.4M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5696.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5728.4M)
Starting SI iteration 2
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5688.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 5720.4M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5688.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5720.4M)
Starting SI iteration 2

Starting Levelizing
2023-Mar-23 06:54:07 (2023-Mar-23 13:54:07 GMT)
2023-Mar-23 06:54:07 (2023-Mar-23 13:54:07 GMT): 10%
2023-Mar-23 06:54:07 (2023-Mar-23 13:54:07 GMT): 20%
2023-Mar-23 06:54:07 (2023-Mar-23 13:54:07 GMT): 30%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 40%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 50%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 60%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 70%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 80%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 90%

Finished Levelizing
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT)

Starting Activity Propagation
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT)
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 10%
2023-Mar-23 06:54:08 (2023-Mar-23 13:54:08 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:54:09 (2023-Mar-23 13:54:09 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:40, real = 0:00:19, mem = 4643.5M, totSessionCpu=3:08:50 **
*** Changing analysis mode to setup ***
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5563.4M, init mem=5563.4M)
*info: Placed = 76116          (Fixed = 422)
*info: Unplaced = 0           
Placement Density:97.34%(291042/298980)
Placement Density (including fixed std cells):97.34%(291042/298980)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5560.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41464

Instance distribution across the VT partitions:

 LVT : inst = 14228 (34.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14228 (34.3%)

 HVT : inst = 27236 (65.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27236 (65.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5555.4M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5623.8M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 5623.8M)
Extracted 30.0004% (CPU Time= 0:00:02.8  MEM= 5623.8M)
Extracted 40.0003% (CPU Time= 0:00:03.2  MEM= 5623.8M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 5627.8M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 5627.8M)
Extracted 70.0002% (CPU Time= 0:00:06.3  MEM= 5627.8M)
Extracted 80.0003% (CPU Time= 0:00:07.3  MEM= 5627.8M)
Extracted 90.0004% (CPU Time= 0:00:07.9  MEM= 5627.8M)
Extracted 100% (CPU Time= 0:00:09.5  MEM= 5627.8M)
Number of Extracted Resistors     : 830030
Number of Extracted Ground Cap.   : 812692
Number of Extracted Coupling Cap. : 1473240
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5595.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.3  Real Time: 0:00:13.0  MEM: 5595.781M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5650.28)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6088.55 CPU=0:00:27.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6005.47 CPU=0:00:29.6 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5973.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 6005.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5687.68)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  1.2 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  21.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5960.93 CPU=0:00:08.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5960.93 CPU=0:00:08.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:48.0 real=0:00:10.0 totSessionCpu=3:09:53 mem=5960.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5960.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5960.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5968.9M
** Profile ** DRVs :  cpu=0:00:01.5, mem=5991.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.109 | -85.078 | -3.702  | -45.329 |
|    Violating Paths:|   720   |   688   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5991.5M
**optDesign ... cpu = 0:01:46, real = 0:00:46, mem = 5031.4M, totSessionCpu=3:09:56 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       609 (unrouted=0, trialRouted=0, noStatus=0, routed=609, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42891 (unrouted=118, trialRouted=0, noStatus=0, routed=42773, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 607 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 298879.200um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        552     [min=1, max=475, avg=67, sd=60, total=36735]
       0          1         44     [min=1, max=414, avg=74, sd=103, total=3239]
       0          2          2     [min=399, max=401, avg=400, sd=1, total=799]
       1          1         11     [min=6, max=359, avg=149, sd=100, total=1643]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=269, i=2, icg=334, nicg=2, l=0, total=607
    cell areas       : b=1362.600um^2, i=6.480um^2, icg=2950.200um^2, nicg=13.680um^2, l=0.000um^2, total=4332.960um^2
    cell capacitance : b=0.762pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.447pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.460pF, leaf=11.762pF, total=13.222pF
    wire lengths     : top=0.000um, trunk=10189.655um, leaf=79840.280um, total=90029.935um
    hp wire lengths  : top=0.000um, trunk=8096.400um, leaf=33520.000um, total=41616.400um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=7, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.035ns
    Capacitance          : {count=2, worst=[0.028pF, 0.019pF]} avg=0.023pF sd=0.007pF sum=0.047pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=222 avg=0.039ns sd=0.021ns min=0.013ns max=0.097ns {181 <= 0.063ns, 36 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.014ns max=0.113ns {14 <= 0.063ns, 142 <= 0.084ns, 108 <= 0.094ns, 67 <= 0.100ns, 49 <= 0.105ns} {3 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 9 BUFFD4: 13 CKBD4: 6 CKBD3: 21 BUFFD2: 5 CKBD2: 34 BUFFD1: 27 CKBD1: 13 CKBD0: 19 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 22 CKLNQD12: 31 CKLNQD8: 59 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 85 CKLNQD2: 64 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.413, sd=0.294], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.296, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.173)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 609, tested: 609, violation detected: 9, violation ignored (due to small violation): 0, cannot run: 2, attempted: 7, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=269, i=2, icg=334, nicg=2, l=0, total=607
    cell areas       : b=1362.600um^2, i=6.480um^2, icg=2950.200um^2, nicg=13.680um^2, l=0.000um^2, total=4332.960um^2
    cell capacitance : b=0.762pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.447pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.460pF, leaf=11.762pF, total=13.222pF
    wire lengths     : top=0.000um, trunk=10189.655um, leaf=79840.280um, total=90029.935um
    hp wire lengths  : top=0.000um, trunk=8096.400um, leaf=33520.000um, total=41616.400um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=7, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.035ns
    Capacitance          : {count=2, worst=[0.028pF, 0.019pF]} avg=0.023pF sd=0.007pF sum=0.047pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=222 avg=0.039ns sd=0.021ns min=0.013ns max=0.097ns {181 <= 0.063ns, 36 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.014ns max=0.113ns {14 <= 0.063ns, 142 <= 0.084ns, 108 <= 0.094ns, 67 <= 0.100ns, 49 <= 0.105ns} {3 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 9 BUFFD4: 13 CKBD4: 6 CKBD3: 21 BUFFD2: 5 CKBD2: 34 BUFFD1: 27 CKBD1: 13 CKBD0: 19 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 22 CKLNQD12: 31 CKLNQD8: 59 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 85 CKLNQD2: 64 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.413, sd=0.294], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.296, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.173)
  Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 14 insts, 38 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=269, i=2, icg=334, nicg=2, l=0, total=607
    cell areas       : b=1362.600um^2, i=6.480um^2, icg=2950.200um^2, nicg=13.680um^2, l=0.000um^2, total=4332.960um^2
    cell capacitance : b=0.762pF, i=0.013pF, icg=0.665pF, nicg=0.007pF, l=0.000pF, total=1.447pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.460pF, leaf=11.762pF, total=13.222pF
    wire lengths     : top=0.000um, trunk=10189.655um, leaf=79840.280um, total=90029.935um
    hp wire lengths  : top=0.000um, trunk=8096.400um, leaf=33520.000um, total=41616.400um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=7, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.035ns
    Capacitance          : {count=2, worst=[0.028pF, 0.019pF]} avg=0.023pF sd=0.007pF sum=0.047pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=222 avg=0.039ns sd=0.021ns min=0.013ns max=0.097ns {181 <= 0.063ns, 36 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=387 avg=0.087ns sd=0.013ns min=0.014ns max=0.113ns {14 <= 0.063ns, 142 <= 0.084ns, 108 <= 0.094ns, 67 <= 0.100ns, 49 <= 0.105ns} {3 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 7 CKBD16: 40 BUFFD12: 2 CKBD12: 59 CKBD8: 14 CKBD6: 9 BUFFD4: 13 CKBD4: 6 CKBD3: 21 BUFFD2: 5 CKBD2: 34 BUFFD1: 27 CKBD1: 13 CKBD0: 19 
     Invs: INVD6: 2 
     ICGs: CKLNQD16: 22 CKLNQD12: 31 CKLNQD8: 59 CKLNQD6: 19 CKLNQD4: 5 CKLNQD3: 85 CKLNQD2: 64 CKLNQD1: 49 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.310, max=2.941, avg=0.413, sd=0.294], skew [2.631 vs 0.057*], 89.9% {0.322, 0.379} (wid=0.050 ws=0.045) (gid=2.891 gs=2.593)
    skew_group clk2/CON: insertion delay [min=0.296, max=0.483, avg=0.370, sd=0.025], skew [0.188 vs 0.057*], 85.8% {0.333, 0.391} (wid=0.036 ws=0.026) (gid=0.458 gs=0.173)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       609 (unrouted=0, trialRouted=0, noStatus=0, routed=609, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42891 (unrouted=118, trialRouted=0, noStatus=0, routed=42773, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.0 real=0:00:05.4)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5765.82M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 609 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:10:11.4/1:14:17.5 (2.6), mem = 5765.8M
(I,S,L,T): WC_VIEW: 49.8669, 39.6188, 2.09064, 91.5763
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     2|    -0.01|     0|     0|     0|     0|     0|     0|    -2.42|  -134.00|       0|       0|       0|  97.38|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -2.42|  -134.00|       0|       0|       0|  97.38| 0:00:00.0|  6118.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=6118.5M) ***

(I,S,L,T): WC_VIEW: 49.8669, 39.6188, 2.09064, 91.5763
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:08.9 (1.2), totSession cpu/real = 3:10:22.0/1:14:26.4 (2.6), mem = 5909.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:12, real = 0:01:03, mem = 5208.0M, totSessionCpu=3:10:22 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 5870.01M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5870.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=5870.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5951.4M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5950.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.15min mem=5870.0M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.422  | -1.039  | -1.077  | -2.422  |
|           TNS (ns):|-133.996 | -84.987 | -3.699  | -45.310 |
|    Violating Paths:|   717   |   685   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5950.0M
**optDesign ... cpu = 0:02:14, real = 0:01:04, mem = 5193.5M, totSessionCpu=3:10:24 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:21, real = 0:01:06, mem = 5166.7M, totSessionCpu=3:10:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5858.41M, totSessionCpu=3:10:32).
**optDesign ... cpu = 0:02:22, real = 0:01:07, mem = 5167.1M, totSessionCpu=3:10:32 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5858.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5858.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5937.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5937.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.422  | -1.039  | -1.077  | -2.422  |
|           TNS (ns):|-133.996 | -84.987 | -3.699  | -45.310 |
|    Violating Paths:|   717   |   685   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5937.8M
**optDesign ... cpu = 0:02:26, real = 0:01:09, mem = 5156.7M, totSessionCpu=3:10:36 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:10:36 mem=5858.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5877.7MB
Summary Report:
Instances move: 0 (out of 41081 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5877.7MB
*** Finished refinePlace (3:10:40 mem=5877.7M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 28
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 28

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 06:55:03 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43500)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 14 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:55:06 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43494 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5074.20 (MB), peak = 5249.06 (MB)
#Merging special wires: starts on Thu Mar 23 06:55:10 2023 with memory = 5074.94 (MB), peak = 5249.06 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.1 GB --0.95 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 06:55:10 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 11.36 (MB)
#Total memory = 5076.04 (MB)
#Peak memory = 5249.06 (MB)
#
#
#Start global routing on Thu Mar 23 06:55:10 2023
#
#
#Start global routing initialization on Thu Mar 23 06:55:10 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 11.34 (MB)
#Total memory = 5076.01 (MB)
#Peak memory = 5249.06 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 25
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           25       25
#	Totals       25       25
#0.0% of the total area was checked
#   number of violations = 25
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           25       25
#	Totals       25       25
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5079.00 (MB), peak = 5249.06 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5197.91 (MB), peak = 5249.06 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5197.96 (MB), peak = 5249.06 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:03
#Increased memory = 10.25 (MB)
#Total memory = 5086.25 (MB)
#Peak memory = 5249.06 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5087.80 (MB), peak = 5249.06 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:05
#Increased memory = 15.86 (MB)
#Total memory = 5091.86 (MB)
#Peak memory = 5249.06 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:14
#Increased memory = -196.70 (MB)
#Total memory = 5010.10 (MB)
#Peak memory = 5249.06 (MB)
#Number of warnings = 1
#Total number of warnings = 73
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:55:18 2023
#
**optDesign ... cpu = 0:02:58, real = 0:01:26, mem = 4818.0M, totSessionCpu=3:11:08 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5775.1M)
Extracted 10.0004% (CPU Time= 0:00:02.1  MEM= 5827.5M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 5827.5M)
Extracted 30.0004% (CPU Time= 0:00:02.8  MEM= 5827.5M)
Extracted 40.0004% (CPU Time= 0:00:03.3  MEM= 5827.5M)
Extracted 50.0003% (CPU Time= 0:00:04.0  MEM= 5831.5M)
Extracted 60.0003% (CPU Time= 0:00:04.8  MEM= 5831.5M)
Extracted 70.0003% (CPU Time= 0:00:06.5  MEM= 5831.5M)
Extracted 80.0003% (CPU Time= 0:00:07.4  MEM= 5831.5M)
Extracted 90.0002% (CPU Time= 0:00:08.0  MEM= 5831.5M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 5831.5M)
Number of Extracted Resistors     : 830092
Number of Extracted Ground Cap.   : 812742
Number of Extracted Coupling Cap. : 1473360
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5815.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 5815.508M)
**optDesign ... cpu = 0:03:12, real = 0:01:39, mem = 4820.8M, totSessionCpu=3:11:22 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5855.09)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6202.29 CPU=0:00:26.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6202.29 CPU=0:00:29.5 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6170.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6202.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5885.5)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  1.2 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  21.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6158.74 CPU=0:00:08.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6158.74 CPU=0:00:08.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:50.7 real=0:00:11.0 totSessionCpu=3:12:13 mem=6158.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=6158.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=6158.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6166.7M
** Profile ** DRVs :  cpu=0:00:01.6, mem=6189.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.116 | -85.086 | -3.701  | -45.328 |
|    Violating Paths:|   720   |   688   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6189.3M
**optDesign ... cpu = 0:04:05, real = 0:01:52, mem = 5176.4M, totSessionCpu=3:12:15 **
**optDesign ... cpu = 0:04:05, real = 0:01:52, mem = 5176.4M, totSessionCpu=3:12:15 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:09, real = 0:01:53, mem = 5157.4M, totSessionCpu=3:12:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=5854.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=5854.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5935.2M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5866.2M
** Profile ** DRVs :  cpu=0:00:02.9, mem=5886.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.116 | -85.086 | -3.701  | -45.328 |
|    Violating Paths:|   720   |   688   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5886.7M
**optDesign ... cpu = 0:04:14, real = 0:01:57, mem = 5155.3M, totSessionCpu=3:12:24 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
*** Changing analysis mode to hold ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4885.0M, totSessionCpu=3:12:46 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5781.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5813.8M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT)
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 10%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 20%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 30%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 40%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 50%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 60%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 70%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 80%
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT): 90%

Finished Levelizing
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT)

Starting Activity Propagation
2023-Mar-23 06:57:50 (2023-Mar-23 13:57:50 GMT)
2023-Mar-23 06:57:51 (2023-Mar-23 13:57:51 GMT): 10%
2023-Mar-23 06:57:51 (2023-Mar-23 13:57:51 GMT): 20%

Finished Activity Propagation
2023-Mar-23 06:57:52 (2023-Mar-23 13:57:52 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:11, mem = 5216.1M, totSessionCpu=3:13:06 **
*** Changing analysis mode to setup ***
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=6027.9M, init mem=6027.9M)
*info: Placed = 76116          (Fixed = 422)
*info: Unplaced = 0           
Placement Density:97.34%(291042/298980)
Placement Density (including fixed std cells):97.34%(291042/298980)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=6024.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41464

Instance distribution across the VT partitions:

 LVT : inst = 14228 (34.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14228 (34.3%)

 HVT : inst = 27236 (65.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27236 (65.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6017.9M)
Extracted 10.0004% (CPU Time= 0:00:02.1  MEM= 6086.3M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 6086.3M)
Extracted 30.0004% (CPU Time= 0:00:02.8  MEM= 6086.3M)
Extracted 40.0004% (CPU Time= 0:00:03.3  MEM= 6086.3M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 6090.3M)
Extracted 60.0003% (CPU Time= 0:00:04.8  MEM= 6090.3M)
Extracted 70.0003% (CPU Time= 0:00:06.5  MEM= 6090.3M)
Extracted 80.0003% (CPU Time= 0:00:07.4  MEM= 6090.3M)
Extracted 90.0002% (CPU Time= 0:00:08.0  MEM= 6090.3M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 6090.3M)
Number of Extracted Resistors     : 830092
Number of Extracted Ground Cap.   : 812742
Number of Extracted Coupling Cap. : 1473360
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6058.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.4  Real Time: 0:00:13.0  MEM: 6058.281M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
End delay calculation. (MEM=167.883 CPU=0:00:08.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=167.883 CPU=0:00:09.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:03.0 totSessionCpu=0:03:08 mem=135.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.3 real=0:00:04.0 totSessionCpu=0:03:08 mem=135.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.8/0:00:05.1 (3.3), mem = 166.4M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6115.79)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6490.06 CPU=0:00:27.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6490.06 CPU=0:00:28.9 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6458.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6490.1M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views: BC_VIEW 
  Hold  views: BC_VIEW 

Active setup views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6141.8)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=6416.52 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6416.52 CPU=0:00:01.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:44.8 real=0:00:11.0 totSessionCpu=3:14:25 mem=6416.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=6416.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=6416.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6424.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6447.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.640  |  0.142  |  0.081  | -0.640  |
|           TNS (ns):| -10.165 |  0.000  |  0.000  | -10.165 |
|    Violating Paths:|   23    |    0    |    0    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:00:44, mem = 5423.4M, totSessionCpu=3:14:27 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.640
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:31.7/1:17:59.8 (2.5), mem = 6112.5M
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.639 TNS Slack -10.165 Density 97.38
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=6515.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=6515.6M) ***
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*** SetupOpt [finish] : cpu/real = 0:00:14.2/0:00:13.6 (1.0), totSession cpu/real = 3:14:45.9/1:18:13.4 (2.5), mem = 6306.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:14:46 mem=6306.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 6321.2MB
Summary Report:
Instances move: 0 (out of 41081 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 6321.2MB
*** Finished refinePlace (3:14:50 mem=6321.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:50.2/1:18:16.3 (2.5), mem = 6284.2M
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.639 TNS Slack -10.165 Density 97.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=6506.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=6506.6M) ***
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*** SetupOpt [finish] : cpu/real = 0:00:12.3/0:00:11.8 (1.0), totSession cpu/real = 3:15:02.5/1:18:28.1 (2.5), mem = 6297.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:15:03 mem=6297.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 6314.5MB
Summary Report:
Instances move: 0 (out of 41081 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6314.5MB
*** Finished refinePlace (3:15:06 mem=6314.5M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : 0.081 ns

Start Layer Assignment ...
WNS(0.081ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 43500.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0809
        slack threshold: 0.8009
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 621 (1.4%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.639 ns

Start Layer Assignment ...
WNS(-0.639ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 14 cadidates out of 43500.
Total Assign Layers on 0 Nets (cpu 0:00:00.5).
GigaOpt: setting up router preferences
        design wns: -0.6395
        slack threshold: 0.0805
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 647 (1.5%)
** Profile ** Start :  cpu=0:00:00.0, mem=6365.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=6365.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6365.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6365.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.640  |  0.142  |  0.081  | -0.640  |
|           TNS (ns):| -10.165 |  0.000  |  0.000  | -10.165 |
|    Violating Paths:|   23    |    0    |    0    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6365.4M
**optDesign ... cpu = 0:02:26, real = 0:01:20, mem = 5529.0M, totSessionCpu=3:15:12 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 06:59:03 2023
#
#num needed restored net=0
#need_extraction net=0 (total=43500)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 06:59:05 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43494 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5364.88 (MB), peak = 5699.11 (MB)
#Merging special wires: starts on Thu Mar 23 06:59:08 2023 with memory = 5365.60 (MB), peak = 5699.11 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:5.2 GB, peak:5.6 GB --0.92 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 06:59:09 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.64 (MB)
#Total memory = 5366.97 (MB)
#Peak memory = 5699.11 (MB)
#
#
#Start global routing on Thu Mar 23 06:59:09 2023
#
#
#Start global routing initialization on Thu Mar 23 06:59:09 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 11.61 (MB)
#Total memory = 5366.94 (MB)
#Peak memory = 5699.11 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5369.96 (MB), peak = 5699.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 1.37 (MB)
#Total memory = 5368.31 (MB)
#Peak memory = 5699.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 5376.99 (MB), peak = 5699.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 993272 um.
#Total half perimeter of net bounding box = 890501 um.
#Total wire length on LAYER M1 = 1919 um.
#Total wire length on LAYER M2 = 211712 um.
#Total wire length on LAYER M3 = 325274 um.
#Total wire length on LAYER M4 = 223369 um.
#Total wire length on LAYER M5 = 114031 um.
#Total wire length on LAYER M6 = 106084 um.
#Total wire length on LAYER M7 = 1868 um.
#Total wire length on LAYER M8 = 9014 um.
#Total number of vias = 324181
#Total number of multi-cut vias = 158182 ( 48.8%)
#Total number of single cut vias = 165999 ( 51.2%)
#Up-Via Summary (total 324181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            101025 ( 75.5%)     32703 ( 24.5%)     133728
# M2             51555 ( 39.2%)     79887 ( 60.8%)     131442
# M3             10988 ( 26.6%)     30294 ( 73.4%)      41282
# M4              1929 ( 15.5%)     10543 ( 84.5%)      12472
# M5               374 (  8.2%)      4213 ( 91.8%)       4587
# M6                81 ( 22.4%)       281 ( 77.6%)        362
# M7                47 ( 15.3%)       261 ( 84.7%)        308
#-----------------------------------------------------------
#               165999 ( 51.2%)    158182 ( 48.8%)     324181 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:04
#Increased memory = 11.90 (MB)
#Total memory = 5378.84 (MB)
#Peak memory = 5699.11 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:12
#Increased memory = -206.77 (MB)
#Total memory = 5322.26 (MB)
#Peak memory = 5699.11 (MB)
#Number of warnings = 1
#Total number of warnings = 74
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 06:59:15 2023
#
**optDesign ... cpu = 0:02:49, real = 0:01:32, mem = 5315.1M, totSessionCpu=3:15:35 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_13642_ieng6-ece-03.ucsd.edu_agnaneswaran_3J6WhL/dualcore_13642_jOv5nW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6200.9M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 6253.3M)
Extracted 20.0004% (CPU Time= 0:00:02.4  MEM= 6253.3M)
Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 6253.3M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 6253.3M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 6257.3M)
Extracted 60.0003% (CPU Time= 0:00:04.7  MEM= 6257.3M)
Extracted 70.0003% (CPU Time= 0:00:06.4  MEM= 6257.3M)
Extracted 80.0003% (CPU Time= 0:00:07.3  MEM= 6257.3M)
Extracted 90.0002% (CPU Time= 0:00:07.9  MEM= 6257.3M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 6257.3M)
Number of Extracted Resistors     : 830092
Number of Extracted Ground Cap.   : 812742
Number of Extracted Coupling Cap. : 1473360
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6237.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 6230.000M)
**optDesign ... cpu = 0:03:03, real = 0:01:45, mem = 5116.7M, totSessionCpu=3:15:49 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6156.58)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6527.85 CPU=0:00:13.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6527.85 CPU=0:00:15.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6495.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6527.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6184.06)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=6457.3 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6457.3 CPU=0:00:01.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:27.4 real=0:00:08.0 totSessionCpu=3:16:16 mem=6457.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=6457.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=6457.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6465.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=6487.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.640  |  0.142  |  0.081  | -0.640  |
|           TNS (ns):| -10.165 |  0.000  |  0.000  | -10.165 |
|    Violating Paths:|   23    |    0    |    0    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6487.8M
**optDesign ... cpu = 0:03:33, real = 0:01:54, mem = 5396.8M, totSessionCpu=3:16:19 **
**optDesign ... cpu = 0:03:33, real = 0:01:54, mem = 5396.8M, totSessionCpu=3:16:19 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.640
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:16:18.8/1:19:09.0 (2.5), mem = 6183.8M
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.639 TNS Slack -10.165 Density 97.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=6515.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.639|-10.165|
|reg2cgate | 0.081|  0.000|
|reg2reg   | 0.142|  0.000|
|HEPG      | 0.081|  0.000|
|All Paths |-0.639|-10.165|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=6515.1M) ***
(I,S,L,T): BC_VIEW: 49.1099, 37.4057, 2.09064, 88.6063
*** SetupOpt [finish] : cpu/real = 0:00:13.8/0:00:13.1 (1.0), totSession cpu/real = 3:16:32.6/1:19:22.2 (2.5), mem = 6305.6M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:47, real = 0:02:08, mem = 5587.2M, totSessionCpu=3:16:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=6282.15M, totSessionCpu=3:16:34).
**optDesign ... cpu = 0:03:48, real = 0:02:09, mem = 5586.4M, totSessionCpu=3:16:34 **

Latch borrow mode reset to max_borrow
*** Enable all active views. ***
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:52, real = 0:02:10, mem = 5380.0M, totSessionCpu=3:16:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=6152.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=6152.6M
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6239.2)
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6647.56 CPU=0:00:26.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=6647.56 CPU=0:00:28.1 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6615.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 6647.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6292.77)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  1.2 percent of the nets selected for SI analysis
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  21.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6566.02 CPU=0:00:08.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6566.02 CPU=0:00:09.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:48.7 real=0:00:10.0 totSessionCpu=3:17:27 mem=6566.0M)
** Profile ** Overall slacks :  cpu=0:00:49.3, mem=6574.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=6272.0M
** Profile ** DRVs :  cpu=0:00:03.1, mem=6292.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.423  | -1.039  | -1.077  | -2.423  |
|           TNS (ns):|-134.116 | -85.086 | -3.701  | -45.328 |
|    Violating Paths:|   720   |   688   |    9    |   23    |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6292.5M
**optDesign ... cpu = 0:04:46, real = 0:02:25, mem = 5606.6M, totSessionCpu=3:17:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> zoomBox 187.92850 115.05650 524.71350 426.57150
<CMD> zoomBox -212.84550 -318.37050 680.13100 507.60400
<CMD> zoomBox -1135.76100 -1190.23200 1231.93900 999.81400
<CMD> zoomBox -553.06750 -554.35150 900.99750 790.61150
<CMD> zoomBox -194.49450 -163.11500 698.48400 662.86100
<CMD> zoomBox 27.05150 77.15350 575.45200 584.40600
<CMD> zoomBox -194.49550 -162.66950 698.48350 663.30700
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6269.28)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6644.85 CPU=0:00:13.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6644.85 CPU=0:00:15.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6612.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6644.8M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6229.96)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 43756. 
Total number of fetched objects 43756
AAE_INFO-618: Total number of nets in the design is 43500,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=6503.21 CPU=0:00:03.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6503.21 CPU=0:00:03.7 REAL=0:00:01.0)
<CMD> setOptMode -fixHoldAllowResizing

Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}] [-addInst {true|false}] [-addInstancePrefix <PREFIX>] [-addNetPrefix <PREFIX>] [-addPortAsNeeded {true|false}] [-allEndPoints {true|false}]
                  [-allowOnlyCellSwapping {true|false}] [-checkRoutingCongestion {auto|false|true}] [-deleteInst {true|false}] [-detailARRFailureReason {true|false}] [-detailDrvFailureReason {true|false}]
                  [-detailDrvFailureReasonMaxNumNets <value>] [-downsizeInst {true|false}] [-drcMargin <DOUBLE>] [-enableDataToDataChecks {true|false}] [-fixClockDrv {true|false}] [-fixDrc {true|false}]
                  [-fixFanoutLoad {true|false}] [-fixGlitch {true|false}] [-fixHoldAllowOverlap {auto|false|true}] [-fixHoldAllowResizing {false|true}] [-fixHoldAllowSetupTnsDegrade {true|false}]
                  [-fixHoldOnExcludedClockNets {true|false}] [-fixMillerCapDrv {true|false}] [-fixSISlew {true|false}] [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>] [-holdSlackFixingThreshold <SLACK>]
                  [-holdTargetSlack <SLACK>] [-honorDensityScreenInOpt {true|false}] [-honorFence {true|false}] [-ignorePathGroupsForHold <INST>] [-leakageToDynamicRatio <ratio>] [-maxDensity <DENSITY>]
                  [-maxLength <value>] [-moveInst {true|false}] [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}] [-multiBitFlopOptIgnoreSDC {true|false}] [-ndrAwareOpt <LIST>]
                  [-optimizeConstantInputs {true|false}] [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}] [-optimizeTiedInputs {true|false}] [-postRouteAllowOverlap {true|false}]
                  [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}] [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>] [-postRouteSetupRecovery <ENUM>]
                  [-powerEffort {none|low|high}] [-preserveAllSequential {true|false}] [-preserveModuleFunction {true|false}] [-reclaimArea {true|false|default}] [-resizePowerSwitchInsts {true|false}]
                  [-resizeShifterAndIsoInsts {true|false}] [-restruct {true|false}] [-setupTargetSlack <SLACK>] [-setupTargetSlackForReclaim <SLACK>] [-simplifyNetlist {true|false}] [-swapPin {true|false}]
                  [-targetBasedOptFile <FILE>] [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>] [-timeDesignCompressReports {true|false}] [-timeDesignExpandedView {true|false}]
                  [-timeDesignNumPaths <value>] [-timeDesignReportNet {true|false}] [-unfixClkInstForOpt {true|false}] [-useConcatDefaultsPrefix {true|false}] [-usefulSkew {true|false}]
                  [-usefulSkewCCOpt {none|standard|extreme}] [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}] [-verbose {true|false}] [-virtualPartition {true|false}]

**ERROR: (IMPTCM-6):	Missing enum value for option "-fixHoldAllowResizing". The allowed values are {false true}

<CMD> setOptMode -fixHoldAllowResizing true
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 6188.203M, initial mem = 283.785M) ***
*** Message Summary: 3721 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=3:18:42, real=1:23:32, mem=6188.2M) ---
