Trace Description: Simulation Trace 
Trace Type: Simulation 
  -> State: 1.1 <-
    prev_mem_ready = FALSE
    memory.state = IDLE
    cpu.req = IDLE
    arbiter.state = MEM
    arbiter.valid = FALSE
    L1.req = FALSE
    L1.rsp = FALSE
  -> State: 1.2 <-
    cpu.req = CPU_READ
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.3 <-
    arbiter.state = L1_1
    arbiter.valid = FALSE
  -> State: 1.4 <-
    memory.state = READY
    arbiter.state = MEM
    arbiter.valid = TRUE
    L1.rsp = TRUE
  -> State: 1.5 <-
    prev_mem_ready = TRUE
    memory.state = IDLE
    arbiter.valid = FALSE
    L1.req = FALSE
    L1.rsp = FALSE
  -> State: 1.6 <-
    prev_mem_ready = FALSE
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.7 <-
    arbiter.state = L1_1
    arbiter.valid = FALSE
  -> State: 1.8 <-
    memory.state = READY
    arbiter.state = MEM
    arbiter.valid = TRUE
    L1.rsp = TRUE
  -> State: 1.9 <-
    prev_mem_ready = TRUE
    memory.state = IDLE
    cpu.req = IDLE
    arbiter.valid = FALSE
    L1.req = FALSE
    L1.rsp = FALSE
  -> State: 1.10 <-
    prev_mem_ready = FALSE
    cpu.req = CPU_READ
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.11 <-
    arbiter.state = L1_1
    arbiter.valid = FALSE
