Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  2 21:43:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3940)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6054)
5. checking no_input_delay (22)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3940)
---------------------------
 There are 853 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 853 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 2234 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6054)
---------------------------------------------------
 There are 6054 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.762        0.000                      0                 1074        0.109        0.000                      0                 1074        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  sccb_L_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  sccb_R_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  sccb_L_clk_clk_wiz_0         32.048        0.000                      0                  325        0.109        0.000                      0                  325       19.500        0.000                       0                   135  
  sccb_R_clk_clk_wiz_0         31.291        0.000                      0                  325        0.130        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0            26.461        0.000                      0                  422        0.238        0.000                      0                  422       19.500        0.000                       0                    50  
sys_clk_pin                     7.119        0.000                      0                    2        0.279        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin        vga_clk_clk_wiz_0        0.762        0.000                      0                    4        2.872        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0
  To Clock:  sccb_L_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.826ns (37.299%)  route 4.751ns (62.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.442     5.386    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.826ns (37.299%)  route 4.751ns (62.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.442     5.386    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.826ns (37.299%)  route 4.751ns (62.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.442     5.386    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.826ns (38.006%)  route 4.610ns (61.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.301     5.245    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 32.188    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.826ns (38.006%)  route 4.610ns (61.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.301     5.245    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 32.188    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.826ns (38.006%)  route 4.610ns (61.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.301     5.245    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 32.188    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.826ns (38.006%)  route 4.610ns (61.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[12]
                         net (fo=2, routed)           1.535     1.799    U_SCCB_Config_Left/rom1/DOADO[12]
    SLICE_X8Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4/O
                         net (fo=6, routed)           1.131     3.054    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_4_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     3.178 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.642     3.820    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.301     5.245    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y144         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.434    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 32.188    

Slack (MET) :             32.283ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 3.279ns (46.074%)  route 3.838ns (53.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.498     1.761    U_SCCB_Config_Left/rom1/DOADO[0]
    SLICE_X8Y140         LUT4 (Prop_lut4_I0_O)        0.153     1.914 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.596     2.510    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X8Y138         LUT5 (Prop_lut5_I3_O)        0.324     2.834 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.921     3.756    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I0_O)        0.348     4.104 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          0.823     4.926    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_R)       -0.429    37.210    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         37.210    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 32.283    

Slack (MET) :             32.283ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 3.279ns (46.074%)  route 3.838ns (53.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.498     1.761    U_SCCB_Config_Left/rom1/DOADO[0]
    SLICE_X8Y140         LUT4 (Prop_lut4_I0_O)        0.153     1.914 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.596     2.510    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X8Y138         LUT5 (Prop_lut5_I3_O)        0.324     2.834 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.921     3.756    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I0_O)        0.348     4.104 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          0.823     4.926    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_R)       -0.429    37.210    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         37.210    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 32.283    

Slack (MET) :             32.283ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 3.279ns (46.074%)  route 3.838ns (53.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.780    -2.190    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.264 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.498     1.761    U_SCCB_Config_Left/rom1/DOADO[0]
    SLICE_X8Y140         LUT4 (Prop_lut4_I0_O)        0.153     1.914 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.596     2.510    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X8Y138         LUT5 (Prop_lut5_I3_O)        0.324     2.834 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.921     3.756    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I0_O)        0.348     4.104 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          0.823     4.926    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.615    37.232    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y145         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.513    37.745    
                         clock uncertainty           -0.106    37.639    
    SLICE_X9Y145         FDRE (Setup_fdre_C_R)       -0.429    37.210    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         37.210    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 32.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.953%)  route 0.212ns (60.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642    -0.765    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  U_SCCB_Config_Left/config_1/rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.212    -0.412    U_SCCB_Config_Left/rom1/ADDRARDADDR[6]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962    -1.142    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.437    -0.705    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.522    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.644    -0.763    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X11Y139        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.512    U_SCCB_Config_Left/SCCB1/Q[4]
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[4]/C
                         clock pessimism              0.437    -0.746    
    SLICE_X11Y140        FDRE (Hold_fdre_C_D)         0.071    -0.675    U_SCCB_Config_Left/SCCB1/latched_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.917%)  route 0.228ns (64.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642    -0.765    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.128    -0.637 r  U_SCCB_Config_Left/config_1/rom_addr_reg[7]/Q
                         net (fo=2, routed)           0.228    -0.409    U_SCCB_Config_Left/rom1/ADDRARDADDR[7]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962    -1.142    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.437    -0.705    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.576    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.558%)  route 0.285ns (63.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.142ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642    -0.765    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.285    -0.317    U_SCCB_Config_Left/rom1/ADDRARDADDR[5]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.962    -1.142    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.458    -0.684    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.501    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.645    -0.762    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X10Y142        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.516    U_SCCB_Config_Left/SCCB1/tx_byte[2]
    SLICE_X11Y142        LUT6 (Prop_lut6_I5_O)        0.045    -0.471 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X11Y142        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y142        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.434    -0.749    
    SLICE_X11Y142        FDRE (Hold_fdre_C_D)         0.091    -0.658    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.645    -0.762    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y141        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/Q
                         net (fo=1, routed)           0.149    -0.472    U_SCCB_Config_Left/SCCB1/latched_address[0]
    SLICE_X10Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.427 r  U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1_n_0
    SLICE_X10Y142        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X10Y142        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/C
                         clock pessimism              0.437    -0.746    
    SLICE_X10Y142        FDRE (Hold_fdre_C_D)         0.121    -0.625    U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.120%)  route 0.121ns (44.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.645    -0.762    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y141         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.148    -0.614 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.494    U_SCCB_Config_Left/SCCB1/Q[3]
    SLICE_X11Y141        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y141        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                         clock pessimism              0.458    -0.725    
    SLICE_X11Y141        FDRE (Hold_fdre_C_D)         0.023    -0.702    U_SCCB_Config_Left/SCCB1/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.166%)  route 0.120ns (44.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.645    -0.762    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y141         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.148    -0.614 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[2]/Q
                         net (fo=1, routed)           0.120    -0.494    U_SCCB_Config_Left/SCCB1/Q[2]
    SLICE_X11Y141        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y141        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[2]/C
                         clock pessimism              0.458    -0.725    
    SLICE_X11Y141        FDRE (Hold_fdre_C_D)         0.018    -0.707    U_SCCB_Config_Left/SCCB1/latched_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.482%)  route 0.138ns (49.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.644    -0.763    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X11Y139        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.484    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[4]
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/C
                         clock pessimism              0.437    -0.746    
    SLICE_X11Y140        FDRE (Hold_fdre_C_D)         0.047    -0.699    U_SCCB_Config_Left/SCCB1/latched_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.644    -0.763    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X11Y139        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.452    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[7]
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920    -1.183    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X11Y140        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.437    -0.746    
    SLICE_X11Y140        FDRE (Hold_fdre_C_D)         0.075    -0.671    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_L_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y54     U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y145     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y144     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y144     U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y144     U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y145     U_SCCB_Config_Left/SCCB1/timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y143     U_SCCB_Config_Left/SCCB1/timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y143     U_SCCB_Config_Left/SCCB1/timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y143     U_SCCB_Config_Left/SCCB1/timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     U_SCCB_Config_Left/SCCB1/timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     U_SCCB_Config_Left/SCCB1/timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     U_SCCB_Config_Left/SCCB1/timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     U_SCCB_Config_Left/SCCB1/timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y145     U_SCCB_Config_Left/SCCB1/timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y145     U_SCCB_Config_Left/SCCB1/timer_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y145     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y145     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y144    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y144     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y144     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0
  To Clock:  sccb_R_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 3.286ns (40.238%)  route 4.880ns (59.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.397     5.974    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y146         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 3.286ns (40.238%)  route 4.880ns (59.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.397     5.974    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y146         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 3.286ns (40.238%)  route 4.880ns (59.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.397     5.974    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y146         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y146         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 3.286ns (40.932%)  route 4.742ns (59.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.259     5.836    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y145         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 3.286ns (40.932%)  route 4.742ns (59.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.259     5.836    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y145         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 3.286ns (40.932%)  route 4.742ns (59.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.259     5.836    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y145         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 3.286ns (40.932%)  route 4.742ns (59.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.259     5.836    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y145         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y145         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.578ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 3.286ns (41.702%)  route 4.594ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.110     5.687    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[21]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y144         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 31.578    

Slack (MET) :             31.578ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 3.286ns (41.702%)  route 4.594ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.110     5.687    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[22]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y144         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 31.578    

Slack (MET) :             31.578ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 3.286ns (41.702%)  route 4.594ns (58.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.778    -2.192    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.262 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[2]
                         net (fo=5, routed)           1.739     2.000    U_SCCB_Config_Left/rom1/DOBDO[2]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.152     2.152 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           0.913     3.065    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X4Y137         LUT5 (Prop_lut5_I3_O)        0.354     3.419 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.832     4.251    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.326     4.577 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.110     5.687    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.683    37.300    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X1Y144         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[23]/C
                         clock pessimism              0.500    37.800    
                         clock uncertainty           -0.106    37.694    
    SLICE_X1Y144         FDRE (Setup_fdre_C_R)       -0.429    37.265    U_SCCB_Config_Right/config_1/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 31.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.507    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.435    -0.722    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.085    -0.637    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.156ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.673    -0.734    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X4Y141         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.540    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.495 r  U_SCCB_Config_Right/SCCB1/FSM_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.495    U_SCCB_Config_Right/SCCB1/FSM_state[2]
    SLICE_X5Y141         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.947    -1.156    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X5Y141         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.435    -0.721    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.629    U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.861%)  route 0.096ns (34.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.498    U_SCCB_Config_Right/SCCB1/latched_data_reg_n_0_[1]
    SLICE_X6Y139         LUT6 (Prop_lut6_I0_O)        0.045    -0.453 r  U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.453    U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0_n_0
    SLICE_X6Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.121    -0.598    U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642    -0.765    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y135         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  U_SCCB_Config_Right/config_1/rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.227    -0.375    U_SCCB_Config_Left/rom1/ADDRBWRADDR[3]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959    -1.145    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.437    -0.708    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.525    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.945%)  route 0.227ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.642    -0.765    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y135         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  U_SCCB_Config_Right/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.227    -0.374    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.959    -1.145    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.437    -0.708    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.525    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.491    U_SCCB_Config_Right/SCCB1/latched_address_reg_n_0_[0]
    SLICE_X6Y139         LUT5 (Prop_lut5_I1_O)        0.045    -0.446 r  U_SCCB_Config_Right/SCCB1/tx_byte[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.446    U_SCCB_Config_Right/SCCB1/tx_byte[0]_i_1__0_n_0
    SLICE_X6Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.121    -0.598    U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y138         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.479    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[7]
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.070    -0.649    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y138         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.476    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X5Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.435    -0.722    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.070    -0.652    U_SCCB_Config_Right/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X4Y138         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.473    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[0]
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X4Y139         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.070    -0.649    U_SCCB_Config_Right/SCCB1/latched_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.672    -0.735    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X7Y138         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.478    U_SCCB_Config_Right/SCCB1/Q[7]
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.946    -1.157    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y138         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[7]/C
                         clock pessimism              0.435    -0.722    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.064    -0.658    U_SCCB_Config_Right/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_R_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y54     U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    U_clk_gene/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y141     U_SCCB_Config_Right/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y139     U_SCCB_Config_Right/SCCB1/SIOD_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y141     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y141     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.432ns  (logic 1.641ns (12.217%)  route 11.791ns (87.783%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.911 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=21, routed)          0.904    -1.008    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X35Y68         LUT6 (Prop_lut6_I4_O)        0.124    -0.884 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.293     0.409    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.533 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_51/O
                         net (fo=160, routed)         6.021     6.554    U_disparity_generator/qvga_addr3[0]
    SLICE_X11Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.678 r  U_disparity_generator/rData[4]_i_45/O
                         net (fo=1, routed)           0.000     6.678    U_disparity_generator/rData[4]_i_45_n_0
    SLICE_X11Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     6.895 r  U_disparity_generator/rData_reg[4]_i_27/O
                         net (fo=1, routed)           0.000     6.895    U_disparity_generator/rData_reg[4]_i_27_n_0
    SLICE_X11Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     6.989 r  U_disparity_generator/rData_reg[4]_i_10/O
                         net (fo=1, routed)           1.461     8.449    U_disparity_generator/rData_reg[4]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.316     8.765 r  U_disparity_generator/rData[4]_i_4/O
                         net (fo=1, routed)           2.114    10.879    U_disparity_generator/rData[4]_i_4_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.003 r  U_disparity_generator/rData[4]_i_1/O
                         net (fo=1, routed)           0.000    11.003    U_disparity_generator/rData[4]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.491    37.540    
                         clock uncertainty           -0.106    37.433    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.031    37.464    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             26.864ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.031ns  (logic 1.630ns (12.508%)  route 11.401ns (87.492%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.911 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=21, routed)          0.904    -1.008    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X35Y68         LUT6 (Prop_lut6_I4_O)        0.124    -0.884 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.293     0.409    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.533 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_51/O
                         net (fo=160, routed)         5.940     6.473    U_disparity_generator/qvga_addr3[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.597 r  U_disparity_generator/rData[5]_i_54/O
                         net (fo=1, routed)           0.000     6.597    U_disparity_generator/rData[5]_i_54_n_0
    SLICE_X12Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     6.806 r  U_disparity_generator/rData_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     6.806    U_disparity_generator/rData_reg[5]_i_35_n_0
    SLICE_X12Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     6.894 r  U_disparity_generator/rData_reg[5]_i_15/O
                         net (fo=1, routed)           1.476     8.370    U_disparity_generator/rData_reg[5]_i_15_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.319     8.689 r  U_disparity_generator/rData[5]_i_7/O
                         net (fo=1, routed)           1.789    10.478    U_disparity_generator/rData[5]_i_7_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  U_disparity_generator/rData[5]_i_2/O
                         net (fo=1, routed)           0.000    10.602    U_disparity_generator/rData[5]_i_2_n_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.491    37.540    
                         clock uncertainty           -0.106    37.433    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.032    37.465    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                 26.864    

Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.995ns  (logic 1.679ns (12.921%)  route 11.316ns (87.079%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.911 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=21, routed)          0.904    -1.008    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X35Y68         LUT6 (Prop_lut6_I4_O)        0.124    -0.884 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.293     0.409    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.533 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_51/O
                         net (fo=160, routed)         5.377     5.910    U_disparity_generator/qvga_addr3[0]
    SLICE_X16Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.034 r  U_disparity_generator/rData[3]_i_43/O
                         net (fo=1, routed)           0.000     6.034    U_disparity_generator/rData[3]_i_43_n_0
    SLICE_X16Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     6.279 r  U_disparity_generator/rData_reg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.279    U_disparity_generator/rData_reg[3]_i_26_n_0
    SLICE_X16Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     6.383 r  U_disparity_generator/rData_reg[3]_i_10/O
                         net (fo=1, routed)           1.325     7.708    U_disparity_generator/rData_reg[3]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.316     8.024 r  U_disparity_generator/rData[3]_i_4/O
                         net (fo=1, routed)           2.417    10.441    U_disparity_generator/rData[3]_i_4_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.565 r  U_disparity_generator/rData[3]_i_1/O
                         net (fo=1, routed)           0.000    10.565    U_disparity_generator/rData[3]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.491    37.540    
                         clock uncertainty           -0.106    37.433    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.031    37.464    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             27.178ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 1.672ns (13.152%)  route 11.041ns (86.849%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.911 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=21, routed)          0.904    -1.008    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X35Y68         LUT6 (Prop_lut6_I4_O)        0.124    -0.884 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.293     0.409    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.533 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_51/O
                         net (fo=160, routed)         5.733     6.266    U_disparity_generator/qvga_addr3[0]
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.390 r  U_disparity_generator/rData[2]_i_42/O
                         net (fo=1, routed)           0.000     6.390    U_disparity_generator/rData[2]_i_42_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     6.631 r  U_disparity_generator/rData_reg[2]_i_26/O
                         net (fo=1, routed)           0.000     6.631    U_disparity_generator/rData_reg[2]_i_26_n_0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     6.729 r  U_disparity_generator/rData_reg[2]_i_10/O
                         net (fo=1, routed)           0.925     7.654    U_disparity_generator/rData_reg[2]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.319     7.973 r  U_disparity_generator/rData[2]_i_4/O
                         net (fo=1, routed)           2.187    10.160    U_disparity_generator/rData[2]_i_4_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  U_disparity_generator/rData[2]_i_1/O
                         net (fo=1, routed)           0.000    10.284    U_disparity_generator/rData[2]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/C
                         clock pessimism              0.491    37.540    
                         clock uncertainty           -0.106    37.433    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    37.462    U_disparity_generator/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         37.462    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                 27.178    

Slack (MET) :             30.360ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 2.651ns (29.719%)  route 6.269ns (70.281%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 37.103 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     2.257 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.257    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[1]
                         net (fo=2, routed)           0.730     3.321    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.303     3.624 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.867     6.491    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    37.103    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.420    37.523    
                         clock uncertainty           -0.106    37.417    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.851    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                 30.360    

Slack (MET) :             30.575ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.331ns (26.797%)  route 6.368ns (73.203%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     2.272 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[2]
                         net (fo=2, routed)           0.830     3.102    U_vga_controller/U_Pixel_Counter/qvga_addr10[11]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.302     3.404 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_9/O
                         net (fo=12, routed)          2.865     6.269    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    37.097    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.420    37.517    
                         clock uncertainty           -0.106    37.411    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.845    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                 30.575    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 2.651ns (30.889%)  route 5.931ns (69.111%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns = ( 37.102 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     2.257 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.257    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[1]
                         net (fo=2, routed)           0.730     3.321    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.303     3.624 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.529     6.153    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.485    37.102    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.420    37.522    
                         clock uncertainty           -0.106    37.416    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.850    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.821ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 2.535ns (29.967%)  route 5.924ns (70.033%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 37.103 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     2.257 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.257    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.479 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[0]
                         net (fo=2, routed)           0.592     3.071    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.299     3.370 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.660     6.030    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    37.103    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.420    37.523    
                         clock uncertainty           -0.106    37.417    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.851    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 30.821    

Slack (MET) :             30.887ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 2.535ns (30.227%)  route 5.851ns (69.773%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     2.257 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.257    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.479 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[0]
                         net (fo=2, routed)           0.332     2.811    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X30Y69         LUT6 (Prop_lut6_I5_O)        0.299     3.110 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.847     5.957    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    37.097    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.420    37.517    
                         clock uncertainty           -0.106    37.411    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.845    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                 30.887    

Slack (MET) :             30.908ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 2.331ns (27.881%)  route 6.030ns (72.119%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 37.092 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.541    -2.429    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.973 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.408    -0.565    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.441 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O
                         net (fo=5, routed)           0.501     0.061    U_vga_controller/U_Pixel_Counter/DI[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     0.657 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[3]
                         net (fo=1, routed)           0.763     1.419    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     2.272 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[2]
                         net (fo=2, routed)           0.830     3.102    U_vga_controller/U_Pixel_Counter/qvga_addr10[11]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.302     3.404 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_9/O
                         net (fo=12, routed)          2.527     5.931    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    37.092    U_FrameBufferRight/vga_clk
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.420    37.512    
                         clock uncertainty           -0.106    37.406    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    36.840    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 30.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.811%)  route 0.169ns (47.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.855    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X29Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=8, routed)           0.169    -0.545    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X28Y69         LUT5 (Prop_lut5_I2_O)        0.048    -0.497 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X28Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -1.283    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X28Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X28Y69         FDCE (Hold_fdce_C_D)         0.107    -0.735    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.854    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.713 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.145    -0.568    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.523 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.820    -1.283    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.092    -0.762    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.855    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X29Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=8, routed)           0.169    -0.545    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X28Y69         LUT4 (Prop_lut4_I3_O)        0.045    -0.500 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X28Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -1.283    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X28Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X28Y69         FDCE (Hold_fdce_C_D)         0.091    -0.751    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.856    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.692 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=9, routed)           0.175    -0.517    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.048    -0.469 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.469    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -1.285    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X34Y69         FDCE (Hold_fdce_C_D)         0.131    -0.725    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.856    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.692 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=9, routed)           0.175    -0.517    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.045    -0.472 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -1.285    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X34Y69         FDCE (Hold_fdce_C_D)         0.121    -0.735    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.504%)  route 0.201ns (51.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.854    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=12, routed)          0.201    -0.512    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X35Y68         LUT5 (Prop_lut5_I3_O)        0.048    -0.464 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -1.284    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X35Y68         FDCE (Hold_fdce_C_D)         0.107    -0.734    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.104%)  route 0.201ns (51.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.854    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=12, routed)          0.201    -0.512    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.467 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -1.284    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y68         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X35Y68         FDCE (Hold_fdce_C_D)         0.091    -0.750    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.537%)  route 0.232ns (55.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.854    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.232    -0.481    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.045    -0.436 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -1.285    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.443    -0.842    
    SLICE_X34Y69         FDCE (Hold_fdce_C_D)         0.120    -0.722    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.854    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=12, routed)          0.193    -0.520    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.475 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.475    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.820    -1.283    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.091    -0.763    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.212ns (49.545%)  route 0.216ns (50.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.855    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=10, routed)          0.216    -0.475    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.048    -0.427 r  U_vga_controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    U_vga_controller/U_Pixel_Counter/h_counter_1[7]
    SLICE_X28Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.820    -1.284    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X28Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.107    -0.715    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     U_disparity_generator/rData_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y69     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.580ns (19.416%)  route 2.407ns (80.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.888 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.560     4.019    U_disparity_generator/clk
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     4.475 r  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           2.407     6.882    U_OV7670_SetDataLeft/FSM_sequential_state_reg_reg_1
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.006 r  U_OV7670_SetDataLeft/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     7.006    U_disparity_generator/read_en_reg_reg_0
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.500    13.888    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism              0.243    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X28Y88         FDCE (Setup_fdce_C_D)        0.029    14.125    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 13.562 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.560     4.019    U_disparity_generator/clk
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     4.475 f  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.524     4.999    U_OV7670_SetDataLeft/FSM_sequential_state_reg_reg_1
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.123 r  U_OV7670_SetDataLeft/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     5.123    U_disparity_generator/FSM_sequential_state_reg_reg_1
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.174    13.562    U_disparity_generator/clk
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.456    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X32Y70         FDCE (Setup_fdce_C_D)        0.029    14.012    U_disparity_generator/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  8.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.186     1.413    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.554 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.184     1.738    U_OV7670_SetDataLeft/read_en_reg
    SLICE_X28Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  U_OV7670_SetDataLeft/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.783    U_disparity_generator/read_en_reg_reg_0
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.400     1.814    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism             -0.402     1.413    
    SLICE_X28Y88         FDCE (Hold_fdce_C_D)         0.091     1.504    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.271    U_disparity_generator/clk
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.141     1.412 f  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.187     1.599    U_OV7670_SetDataLeft/FSM_sequential_state_reg_reg_1
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.644 r  U_OV7670_SetDataLeft/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.644    U_disparity_generator/FSM_sequential_state_reg_reg_1
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.227     1.641    U_disparity_generator/clk
    SLICE_X32Y70         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
                         clock pessimism             -0.371     1.271    
    SLICE_X32Y70         FDCE (Hold_fdce_C_D)         0.091     1.362    U_disparity_generator/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88  U_disparity_generator/read_en_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y70  U_disparity_generator/FSM_sequential_state_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88  U_disparity_generator/read_en_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y70  U_disparity_generator/FSM_sequential_state_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y70  U_disparity_generator/FSM_sequential_state_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88  U_disparity_generator/read_en_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88  U_disparity_generator/read_en_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y70  U_disparity_generator/FSM_sequential_state_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y70  U_disparity_generator/FSM_sequential_state_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88  U_disparity_generator/read_en_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.205ns  (logic 0.580ns (48.145%)  route 0.625ns (51.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 34.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.955    34.414    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456    34.870 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.280    35.150    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.124    35.274 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.345    35.618    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/C
                         clock pessimism              0.000    37.048    
                         clock uncertainty           -0.238    36.810    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.429    36.381    U_disparity_generator/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -35.618    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.205ns  (logic 0.580ns (48.145%)  route 0.625ns (51.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 34.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.955    34.414    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456    34.870 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.280    35.150    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.124    35.274 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.345    35.618    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.000    37.048    
                         clock uncertainty           -0.238    36.810    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.429    36.381    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -35.618    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.205ns  (logic 0.580ns (48.145%)  route 0.625ns (51.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 34.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.955    34.414    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456    34.870 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.280    35.150    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.124    35.274 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.345    35.618    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.000    37.048    
                         clock uncertainty           -0.238    36.810    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.429    36.381    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -35.618    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.205ns  (logic 0.580ns (48.145%)  route 0.625ns (51.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    4.414ns = ( 34.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.955    34.414    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456    34.870 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.280    35.150    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.124    35.274 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.345    35.618    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    35.617 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.432    37.048    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.000    37.048    
                         clock uncertainty           -0.238    36.810    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.429    36.381    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -35.618    
  -------------------------------------------------------------------
                         slack                                  0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.186     1.413    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.554 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.098     1.652    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.120     1.816    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -1.276    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[2]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.238    -1.038    
    SLICE_X31Y88         FDRE (Hold_fdre_C_R)        -0.018    -1.056    U_disparity_generator/rData_reg[2]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.186     1.413    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.554 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.098     1.652    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.120     1.816    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -1.276    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.238    -1.038    
    SLICE_X31Y88         FDRE (Hold_fdre_C_R)        -0.018    -1.056    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.186     1.413    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.554 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.098     1.652    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.120     1.816    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -1.276    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.238    -1.038    
    SLICE_X31Y88         FDRE (Hold_fdre_C_R)        -0.018    -1.056    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.186     1.413    U_disparity_generator/clk
    SLICE_X28Y88         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.554 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.098     1.652    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.120     1.816    U_disparity_generator/SR[0]
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -1.276    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y88         FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.238    -1.038    
    SLICE_X31Y88         FDRE (Hold_fdre_C_R)        -0.018    -1.056    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.872    





