
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034889                       # Number of seconds simulated
sim_ticks                                 34888754526                       # Number of ticks simulated
final_tick                               562937215197                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157466                       # Simulator instruction rate (inst/s)
host_op_rate                                   198859                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2497528                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912484                       # Number of bytes of host memory used
host_seconds                                 13969.31                       # Real time elapsed on the host
sim_insts                                  2199687819                       # Number of instructions simulated
sim_ops                                    2777923495                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       275328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               463744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       462080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            462080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2151                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3623                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3610                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3610                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5305090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7891597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13292077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              95389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13244382                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13244382                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13244382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5305090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7891597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26536459                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83666079                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31112552                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25364073                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077696                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13073415                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12157932                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351663                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91978                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31123536                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170932052                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31112552                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15509595                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37968840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11046905                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5050138                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15361681                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83086159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45117319     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511996      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4702318      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4664424      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907789      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304838      2.77%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445253      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361330      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18070892     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83086159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371866                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.043027                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32449877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4992975                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36475798                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224145                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8943356                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5264199                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205096408                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8943356                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34804535                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         973109                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795772                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34300325                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3269054                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197794303                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1358624                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277716242                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922806085                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922806085                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106011673                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35198                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9106450                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18299719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117104                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3116923                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186437559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148497252                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292382                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63074758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192908047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83086159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898290                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28283862     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18140833     21.83%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11923022     14.35%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7852207      9.45%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8278112      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994083      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3161956      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717517      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734567      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83086159                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925838     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176990     13.85%     86.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175312     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124214408     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994624      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356025      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7915289      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148497252                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.774880                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278140                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381651185                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249546476                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145094090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149775392                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106284                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258702                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8943356                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         498770                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89033                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186471376                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18299719                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349744                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1298768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156118                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454886                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146517040                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13696844                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980212                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422144                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20775609                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7725300                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.751212                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145135427                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145094090                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92475229                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265423351                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.734204                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63342402                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102815                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74142803                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.660706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27935281     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20860932     28.14%     65.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670544     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322296      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4309052      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1737640      2.34%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1742172      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936020      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3628866      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74142803                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3628866                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256985755                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381892720                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 579920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836661                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836661                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658174748                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201543947                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188390297                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83666079                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30881562                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25117705                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2062065                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13130488                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12188349                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3171788                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91070                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34154890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168643984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30881562                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15360137                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35432292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10587571                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4901925                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16689150                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       816217                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82979785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47547493     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1888939      2.28%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2484476      2.99%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3756863      4.53%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3657396      4.41%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2778843      3.35%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1656017      2.00%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2480515      2.99%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16729243     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82979785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369105                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015679                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35292332                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4786152                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34144107                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       266786                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8490407                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5240156                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201746827                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8490407                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37148521                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         993571                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1071359                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32511119                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2764802                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195896795                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          632                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1195653                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       867689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272846261                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912377467                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912377467                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169775813                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103070392                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41417                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23335                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7799773                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18161741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9634426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185532                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2928927                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182122657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146744849                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       267618                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59224383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179972868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82979785                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768441                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28546275     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18329430     22.09%     56.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11766760     14.18%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8099661      9.76%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7589146      9.15%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4041801      4.87%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2972368      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       891633      1.07%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       742711      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82979785                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         716105     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149146     14.34%     83.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175040     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122100280     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2073382      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16574      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14476858      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8077755      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146744849                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753935                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1040293                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007089                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377777392                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241387229                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142605593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147785142                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       497073                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6958121                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2335                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          846                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2453195                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8490407                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         573447                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97323                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182162039                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1177586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18161741                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9634426                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22805                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73787                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          846                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1262126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2426009                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143909778                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13629245                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2835069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21517488                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20156233                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7888243                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720049                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142643134                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142605593                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91619308                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257301491                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704461                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356078                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99430046                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122203747                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59958546                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2095970                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74489378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157407                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28422360     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21532556     28.91%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7946669     10.67%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4545193      6.10%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3788457      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1833346      2.46%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1874757      2.52%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795146      1.07%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3750894      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74489378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99430046                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122203747                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18384848                       # Number of memory references committed
system.switch_cpus1.commit.loads             11203617                       # Number of loads committed
system.switch_cpus1.commit.membars              16574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17526721                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110150288                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2493492                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3750894                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252900777                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372819434                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 686294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99430046                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122203747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99430046                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841457                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841457                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188415                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188415                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647604479                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196924175                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186363384                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33148                       # number of misc regfile writes
system.l2.replacements                           3623                       # number of replacements
system.l2.tagsinuse                      131071.992116                       # Cycle average of tags in use
system.l2.total_refs                          1262442                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134695                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.372597                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85042.639580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996365                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    755.412486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.996865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1112.289748                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19080.191003                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            113.963436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          24747.502633                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.648824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145570                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000869                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188808                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37412                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49768                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   87181                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40224                       # number of Writeback hits
system.l2.Writeback_hits::total                 40224                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49768                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87181                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37412                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49768                       # number of overall hits
system.l2.overall_hits::total                   87181                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1446                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2150                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3622                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2151                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3623                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1446                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2151                       # number of overall misses
system.l2.overall_misses::total                  3623                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     78357031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       537698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    110656281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       190170798                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        45502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         45502                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     78357031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       537698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    110701783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        190216300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     78357031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       537698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    110701783                       # number of overall miss cycles
system.l2.overall_miss_latency::total       190216300                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               90803                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40224                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40224                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90804                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90804                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.037212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.041411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039889                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.037212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.041430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039899                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.037212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.041430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039899                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54188.818119                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51468.037674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52504.361679                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        45502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        45502                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54188.818119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51465.264063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52502.428926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54188.818119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51465.264063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52502.428926                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3610                       # number of writebacks
system.l2.writebacks::total                      3610                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3622                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3623                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       538399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70032468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       470365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     98146033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    169187265                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        39616                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        39616                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       538399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70032468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       470365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     98185649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    169226881                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       538399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70032468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       470365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     98185649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    169226881                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.041411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039889                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.037212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.041430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.037212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.041430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039899                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48431.858921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45649.317674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46711.006350                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        39616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        39616                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48431.858921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45646.512785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46709.048026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48431.858921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45646.512785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46709.048026                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996362                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015369314                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193022.276458                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996362                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15361665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15361665                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15361665                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15361665                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15361665                       # number of overall hits
system.cpu0.icache.overall_hits::total       15361665                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       753543                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       753543                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       753543                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       753543                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15361681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15361681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15361681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15361681                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15361681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15361681                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38858                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169190501                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39114                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.573989                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.595325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.404675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904669                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095331                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10448625                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10448625                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17506402                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17506402                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17506402                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17506402                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100887                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100887                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100887                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2516395232                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2516395232                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2516395232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2516395232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2516395232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2516395232                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10549512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10549512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607289                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607289                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607289                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607289                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009563                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24942.710478                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24942.710478                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24942.710478                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24942.710478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24942.710478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24942.710478                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12052                       # number of writebacks
system.cpu0.dcache.writebacks::total            12052                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62029                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62029                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62029                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62029                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38858                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38858                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    351638349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    351638349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    351638349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    351638349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    351638349                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    351638349                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  9049.316717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9049.316717                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  9049.316717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9049.316717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  9049.316717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9049.316717                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996429                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016954518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050311.528226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996429                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16689131                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16689131                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16689131                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16689131                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16689131                       # number of overall hits
system.cpu1.icache.overall_hits::total       16689131                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       891403                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       891403                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       891403                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       891403                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       891403                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       891403                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16689150                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16689150                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16689150                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16689150                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16689150                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16689150                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46915.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46915.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46915.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       555368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       555368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       555368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       555368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       555368                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       555368                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42720.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51919                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173560252                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52175                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3326.502195                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.304176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.695824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10369383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10369383                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7143893                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7143893                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17513                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17513                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17513276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17513276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17513276                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17513276                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131383                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3187                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134570                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134570                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134570                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134570                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3154962686                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3154962686                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    174751155                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    174751155                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3329713841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3329713841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3329713841                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3329713841                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10500766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10500766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7147080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7147080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17647846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17647846                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17647846                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17647846                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012512                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000446                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000446                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24013.477284                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24013.477284                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 54832.492940                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54832.492940                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24743.359151                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24743.359151                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24743.359151                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24743.359151                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       443243                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 34095.615385                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28172                       # number of writebacks
system.cpu1.dcache.writebacks::total            28172                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3186                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3186                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82651                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82651                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51918                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51919                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    538252249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    538252249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        46502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        46502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    538298751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    538298751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    538298751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    538298751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10367.353307                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10367.353307                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        46502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        46502                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10368.049288                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10368.049288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10368.049288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10368.049288                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
