{"vcs1":{"timestamp_begin":1728221548.493321853, "rt":9.25, "ut":8.13, "st":0.51}}
{"vcselab":{"timestamp_begin":1728221557.829185388, "rt":1.40, "ut":0.31, "st":0.19}}
{"link":{"timestamp_begin":1728221559.319348597, "rt":0.43, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728221547.821492003}
{"VCS_COMP_START_TIME": 1728221547.821492003}
{"VCS_COMP_END_TIME": 1728221561.332927900}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368132}}
{"stitch_vcselab": {"peak_mem": 239828}}
