Release 14.2 ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -sd ipcore_dir -nt timestamp -uc wave_gen_timing.ucf -uc
wave_gen_pins.ucf -p xc6slx45t-fgg484-2 wave_gen.ngc wave_gen.ngd

Reading NGO file
"C:/work/Projects/FPGA_prj/test/test4/test4/wave_gen_ver_s6/wave_gen.ngc" ...
Loading design module "ipcore_dir/samp_ram.ngc"...
Loading design module "ipcore_dir/char_fifo.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "wave_gen_timing.ucf" ...
Annotating constraints to design from ucf file "wave_gen_pins.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'clk_pin', used in period specification
   'TS_clk_pin', was traced into DCM_SP instance dcm_sp_inst. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clk_gen_i0_clkout_fx = PERIOD "clk_gen_i0_clkout_fx"
   TS_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_pin', used in period specification
   'TS_clk_pin', was traced into DCM_SP instance dcm_sp_inst. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD
   "clk_gen_i0_clk_core_i0_clk0" TS_clk_pin HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'uart_rx_i0/frm_err' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 150924 kilobytes

Writing NGD file "wave_gen.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "wave_gen.bld"...
