{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685175939593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685175939593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 17:25:39 2023 " "Processing started: Sat May 27 17:25:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685175939593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685175939593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off framebuf_bst -c framebuf_bst --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off framebuf_bst -c framebuf_bst --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685175939593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1685175939835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685175939835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk test_framebuf_bst.v(5) " "Verilog HDL Declaration information at test_framebuf_bst.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../../ex2/test_framebuf_bst.v" "" { Text "C:/Users/ku-admin/Desktop/ex2/test_framebuf_bst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1685175945469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ku-admin/desktop/ex2/test_framebuf_bst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ku-admin/desktop/ex2/test_framebuf_bst.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_framebuf_bst " "Found entity 1: test_framebuf_bst" {  } { { "../../ex2/test_framebuf_bst.v" "" { Text "C:/Users/ku-admin/Desktop/ex2/test_framebuf_bst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685175945470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685175945470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuf_bst.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuf_bst.v" { { "Info" "ISGN_ENTITY_NAME" "1 framebuf_bst " "Found entity 1: framebuf_bst" {  } { { "framebuf_bst.v" "" { Text "C:/Users/ku-admin/Desktop/ouyou-shuseki-system/ex2-2/framebuf_bst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685175945471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685175945471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "framebuf_bst " "Elaborating entity \"framebuf_bst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685175945498 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "framebuf_bst.v(48) " "Verilog HDL Case Statement information at framebuf_bst.v(48): all case item expressions in this case statement are onehot" {  } { { "framebuf_bst.v" "" { Text "C:/Users/ku-admin/Desktop/ouyou-shuseki-system/ex2-2/framebuf_bst.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1685175945544 "|framebuf_bst"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ku-admin/Desktop/ouyou-shuseki-system/ex2-2/output_files/framebuf_bst.map.smsg " "Generated suppressed messages file C:/Users/ku-admin/Desktop/ouyou-shuseki-system/ex2-2/output_files/framebuf_bst.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1685175945716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685175945722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 17:25:45 2023 " "Processing ended: Sat May 27 17:25:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685175945722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685175945722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685175945722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685175945722 ""}
