0.7
2020.2
May 21 2025
22:59:56
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/alu.sv,1761903716,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv,,alu,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv,1761911464,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab3/cs391r1_f2025_Lab3_BRAM_data_loading.sv,,register_file,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/cs391r1_f2025_Lab2_REFERENCE_control_unit.sv,1761911764,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv,,control_unit,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/cs391r1_f2025_Lab3_BRAM_data_loading.sv,1761931200,systemVerilog,,,,test_simulation,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1761914674,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.srcs/sim_1/new/control_unit_tb.sv,1761910809,systemVerilog,,,,control_unit_tb,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.srcs/sources_1/new/BRAM_control_unit.sv,1761932108,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/alu.sv,,BRAM_control_unit,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
