{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 00:02:50 2015 " "Info: Processing started: Wed Apr 22 00:02:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/cntr12bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/cntr12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntr12bit-SYN " "Info: Found design unit 1: cntr12bit-SYN" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cntr12bit " "Info: Found entity 1: cntr12bit" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/framemem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/framemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framemem-SYN " "Info: Found design unit 1: framemem-SYN" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/framemem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 framemem " "Info: Found entity 1: framemem" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/framemem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MII_to_RCV-test_bench " "Info: Found design unit 1: MII_to_RCV-test_bench" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MII_to_RCV " "Info: Found entity 1: MII_to_RCV" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceNumberCounter-SequenceNumberCounter_arch " "Info: Found design unit 1: SequenceNumberCounter-SequenceNumberCounter_arch" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter " "Info: Found entity 1: SequenceNumberCounter" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter9bitvhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter9bitvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencenumbercounter9bitvhd-SYN " "Info: Found design unit 1: sequencenumbercounter9bitvhd-SYN" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter9BitVHD " "Info: Found entity 1: SequenceNumberCounter9BitVHD" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Info: Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/counter12.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Info: Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32x4r.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc32x4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc32x4r-rtlreg " "Info: Found design unit 1: crc32x4r-rtlreg" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc32x4r " "Info: Found entity 1: crc32x4r" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcFSM-behavior " "Info: Found design unit 1: crcFSM-behavior" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcFSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcFSM " "Info: Found entity 1: crcFSM" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcreg32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcreg32-SYN " "Info: Found design unit 1: crcreg32-SYN" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcreg32 " "Info: Found entity 1: crcreg32" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-SYN " "Info: Found design unit 1: shift2-SYN" {  } { { "shift2.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Info: Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tbrom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom4-SYN " "Info: Found design unit 1: tbrom4-SYN" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/tbrom4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tbrom4 " "Info: Found entity 1: tbrom4" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/tbrom4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_FSM-CRC_FSM_arch " "Info: Found design unit 1: CRC_FSM-CRC_FSM_arch" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_FSM " "Info: Found entity 1: CRC_FSM" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_System-combined " "Info: Found design unit 1: CRC_System-combined" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_System.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_System " "Info: Found entity 1: CRC_System" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_System.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_dcff-SYN " "Info: Found design unit 1: data_dcff-SYN" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_DCFF " "Info: Found entity 1: Data_DCFF" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "length_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file length_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 length_dcff-SYN " "Info: Found design unit 1: length_dcff-SYN" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Length_DCFF " "Info: Found entity 1: Length_DCFF" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Buffer-Data_FSM_arch " "Info: Found design unit 1: Data_Buffer-Data_FSM_arch" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_Buffer " "Info: Found entity 1: Data_Buffer" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_bench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench1-tb_arch " "Info: Found design unit 1: test_bench1-tb_arch" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_bench1 " "Info: Found entity 1: test_bench1" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receive_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receive_Port-test_arch " "Info: Found design unit 1: Receive_Port-test_arch" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Receive_Port " "Info: Found entity 1: Receive_Port" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_computer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_computer-test_arch " "Info: Found design unit 1: crc_computer-test_arch" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_computer.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_computer " "Info: Found entity 1: crc_computer" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_computer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_compute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_compute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_compute-crc_arch " "Info: Found design unit 1: crc_compute-crc_arch" {  } { { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_compute " "Info: Found entity 1: crc_compute" {  } { { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lengthcountersystem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lengthcountersystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterSystem-combined " "Info: Found design unit 1: LengthCounterSystem-combined" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterSystem " "Info: Found entity 1: LengthCounterSystem" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Info: Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfd_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sfd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFD_FSM-behavior " "Info: Found design unit 1: SFD_FSM-behavior" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SFD_FSM " "Info: Found entity 1: SFD_FSM" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2bit-SYN " "Info: Found design unit 1: shift2bit-SYN" {  } { { "shift2bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift2bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2bit " "Info: Found entity 1: shift2bit" {  } { { "shift2bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift2bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_system_test-crc_arch " "Info: Found design unit 1: crc_system_test-crc_arch" {  } { { "crc_system_test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_system_test.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_system_test " "Info: Found entity 1: crc_system_test" {  } { { "crc_system_test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_system_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_shhift1_4bit.vhd " "Warning: Can't analyze file -- file test_shhift1_4bit.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1_4bit-SYN " "Info: Found design unit 1: shift1_4bit-SYN" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift1_4bit " "Info: Found entity 1: shift1_4bit" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1_1bit-SYN " "Info: Found design unit 1: shift1_1bit-SYN" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_1bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift1_1bit " "Info: Found entity 1: shift1_1bit" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_1bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framevalidfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file framevalidfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameValidFSM-simple_arch " "Info: Found design unit 1: FrameValidFSM-simple_arch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FrameValidFSM " "Info: Found entity 1: FrameValidFSM" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receive_Port " "Info: Elaborating entity \"Receive_Port\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_bench1 test_bench1:test_bench_inst " "Info: Elaborating entity \"test_bench1\" for hierarchy \"test_bench1:test_bench_inst\"" {  } { { "Receive_Port.vhd" "test_bench_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_buffer_full test_bench1.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(47): object \"data_buffer_full\" assigned a value but never read" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length_buffer_full test_bench1.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(53): object \"length_buffer_full\" assigned a value but never read" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFD_FSM test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst " "Info: Elaborating entity \"SFD_FSM\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\"" {  } { { "test_bench1.vhd" "sfd_fsm_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next SFD_FSM.vhd(46) " "Warning (10631): VHDL Process Statement warning at SFD_FSM.vhd(46): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.C SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.C\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.B SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.B\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.A SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.A\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1_4bit test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst " "Info: Elaborating entity \"shift1_4bit\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\"" {  } { { "SFD_FSM.vhd" "shift4bit_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_4bit.vhd" "lpm_shiftreg_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_System test_bench1:test_bench_inst\|CRC_System:crc_system_inst " "Info: Elaborating entity \"CRC_System\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\"" {  } { { "test_bench1.vhd" "crc_system_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_FSM test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst " "Info: Elaborating entity \"CRC_FSM\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\"" {  } { { "CRC_System.vhd" "CRC_FSM_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_System.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1_1bit test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result " "Info: Elaborating entity \"shift1_1bit\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\"" {  } { { "CRC_FSM.vhd" "shift_check_result" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_1bit.vhd" "lpm_shiftreg_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32x4r test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst " "Info: Elaborating entity \"crc32x4r\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\"" {  } { { "CRC_System.vhd" "crc32x4r_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_System.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crcreg32 test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r " "Info: Elaborating entity \"crcreg32\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\"" {  } { { "crc32x4r.vhd" "crcreg32r" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "crcreg32.vhd" "lpm_shiftreg_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Buffer test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst " "Info: Elaborating entity \"Data_Buffer\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\"" {  } { { "test_bench1.vhd" "data_buffer_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_DCFF test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst " "Info: Elaborating entity \"Data_DCFF\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\"" {  } { { "Data_Buffer.vhd" "DCFF_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Data_DCFF.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Info: Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Info: Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_30i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_30i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_30i1 " "Info: Found entity 1: dcfifo_30i1" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_30i1 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated " "Info: Elaborating entity \"dcfifo_30i1\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q96 " "Info: Found entity 1: a_graycounter_q96" {  } { { "db/a_graycounter_q96.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_q96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q96 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_q96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q96\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_q96:rdptr_g1p\"" {  } { { "db/dcfifo_30i1.tdf" "rdptr_g1p" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_30i1.tdf" "wrptr_g1p" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qo61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qo61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qo61 " "Info: Found entity 1: altsyncram_qo61" {  } { { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qo61 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram " "Info: Elaborating entity \"altsyncram_qo61\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\"" {  } { { "db/dcfifo_30i1.tdf" "fifo_ram" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6ve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ve1 " "Info: Found entity 1: altsyncram_6ve1" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ve1 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11 " "Info: Elaborating entity \"altsyncram_6ve1\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\"" {  } { { "db/altsyncram_qo61.tdf" "altsyncram11" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_30i1.tdf" "rdaclr" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tdb " "Info: Found entity 1: alt_synch_pipe_tdb" {  } { { "db/alt_synch_pipe_tdb.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_tdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tdb test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_tdb\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\"" {  } { { "db/dcfifo_30i1.tdf" "rs_dgwp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe14 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe14\"" {  } { { "db/alt_synch_pipe_tdb.tdf" "dffpipe14" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_tdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_30i1.tdf" "ws_dgrp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe17 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe17" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Info: Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_736.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_736\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\"" {  } { { "db/dcfifo_30i1.tdf" "rdempty_eq_comp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jvd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jvd " "Info: Found entity 1: cntr_jvd" {  } { { "db/cntr_jvd.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_jvd.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jvd test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cntr_jvd:cntr_b " "Info: Elaborating entity \"cntr_jvd\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cntr_jvd:cntr_b\"" {  } { { "db/dcfifo_30i1.tdf" "cntr_b" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Length_DCFF test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst " "Info: Elaborating entity \"Length_DCFF\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\"" {  } { { "test_bench1.vhd" "length_buffer_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\"" {  } { { "Length_DCFF.vhd" "dcfifo_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\"" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ksh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ksh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ksh1 " "Info: Found entity 1: dcfifo_ksh1" {  } { { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ksh1 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated " "Info: Elaborating entity \"dcfifo_ksh1\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d86 " "Info: Found entity 1: a_graycounter_d86" {  } { { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d86 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_d86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_d86\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_d86:rdptr_g1p\"" {  } { { "db/dcfifo_ksh1.tdf" "rdptr_g1p" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4fc " "Info: Found entity 1: a_graycounter_4fc" {  } { { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4fc test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_4fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_4fc\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_4fc:wrptr_g1p\"" {  } { { "db/dcfifo_ksh1.tdf" "wrptr_g1p" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3fc " "Info: Found entity 1: a_graycounter_3fc" {  } { { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3fc test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_3fc\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\"" {  } { { "db/dcfifo_ksh1.tdf" "wrptr_gp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_po61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po61 " "Info: Found entity 1: altsyncram_po61" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po61 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_po61:fifo_ram " "Info: Elaborating entity \"altsyncram_po61\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_po61:fifo_ram\"" {  } { { "db/dcfifo_ksh1.tdf" "fifo_ram" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gcb " "Info: Found entity 1: alt_synch_pipe_gcb" {  } { { "db/alt_synch_pipe_gcb.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_gcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gcb test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_gcb\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\"" {  } { { "db/dcfifo_ksh1.tdf" "rs_dgwp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gcb.tdf" "dffpipe15" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_gcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Info: Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_kc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\"" {  } { { "db/dcfifo_ksh1.tdf" "ws_dgrp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe18 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe18" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_kc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Info: Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_q16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_q16\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\"" {  } { { "db/dcfifo_ksh1.tdf" "rdempty_eq_comp" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounterSystem test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst " "Info: Elaborating entity \"LengthCounterSystem\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\"" {  } { { "test_bench1.vhd" "length_counter_sys_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "odd_nibbles lengthcountersystem.vhd(67) " "Warning (10492): VHDL Process Statement warning at lengthcountersystem.vhd(67): signal \"odd_nibbles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthcounterfsm.vhd 2 1 " "Warning: Using design file lengthcounterfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterFSM-lengthCounterArch " "Info: Found design unit 1: LengthCounterFSM-lengthCounterArch" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounterfsm.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterFSM " "Info: Found entity 1: LengthCounterFSM" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounterfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounterFSM test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int " "Info: Elaborating entity \"LengthCounterFSM\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\"" {  } { { "lengthcountersystem.vhd" "LengthCounterFSM_int" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthcounter.vhd 2 1 " "Warning: Using design file lengthcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lengthcounter-SYN " "Info: Found design unit 1: lengthcounter-SYN" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounter " "Info: Found entity 1: LengthCounter" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounter test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst " "Info: Elaborating entity \"LengthCounter\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\"" {  } { { "lengthcountersystem.vhd" "LengthCounter_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "lengthcounter.vhd" "lpm_counter_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k7j " "Info: Found entity 1: cntr_k7j" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k7j test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated " "Info: Elaborating entity \"cntr_k7j\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fwdoutputcntrlr.vhd 2 1 " "Warning: Using design file fwdoutputcntrlr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdOutputCntrlr-RegCountArch " "Info: Found design unit 1: FwdOutputCntrlr-RegCountArch" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FwdOutputCntrlr " "Info: Found entity 1: FwdOutputCntrlr" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdOutputCntrlr test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst " "Info: Elaborating entity \"FwdOutputCntrlr\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\"" {  } { { "test_bench1.vhd" "FwdOutputCntrlr_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthvalidreg.vhd 2 1 " "Warning: Using design file lengthvalidreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lengthvalidreg-SYN " "Info: Found design unit 1: lengthvalidreg-SYN" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthvalidreg.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lengthValidReg " "Info: Found entity 1: lengthValidReg" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthvalidreg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lengthValidReg test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst " "Info: Elaborating entity \"lengthValidReg\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\"" {  } { { "fwdoutputcntrlr.vhd" "lengthValidReg_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\"" {  } { { "lengthvalidreg.vhd" "lpm_ff_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\"" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "outframelengthcounter.vhd 2 1 " "Warning: Using design file outframelengthcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outframelengthcounter-SYN " "Info: Found design unit 1: outframelengthcounter-SYN" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/outframelengthcounter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 outFrameLengthCounter " "Info: Found entity 1: outFrameLengthCounter" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/outframelengthcounter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outFrameLengthCounter test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst " "Info: Elaborating entity \"outFrameLengthCounter\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\"" {  } { { "fwdoutputcntrlr.vhd" "outFrameLengthCounter_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "outframelengthcounter.vhd" "lpm_counter_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q4i " "Info: Found entity 1: cntr_q4i" {  } { { "db/cntr_q4i.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_q4i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q4i test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_q4i:auto_generated " "Info: Elaborating entity \"cntr_q4i\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_q4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "framelengthvaluecomp.vhd 2 1 " "Warning: Using design file framelengthvaluecomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framelengthvaluecomp-SYN " "Info: Found design unit 1: framelengthvaluecomp-SYN" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frameLengthValueComp " "Info: Found entity 1: frameLengthValueComp" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameLengthValueComp test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst " "Info: Elaborating entity \"frameLengthValueComp\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\"" {  } { { "fwdoutputcntrlr.vhd" "frameLengthValueComp_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\"" {  } { { "framelengthvaluecomp.vhd" "lpm_compare_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\"" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_nig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nig " "Info: Found entity 1: cmpr_nig" {  } { { "db/cmpr_nig.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_nig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nig test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\|cmpr_nig:auto_generated " "Info: Elaborating entity \"cmpr_nig\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\|cmpr_nig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceNumberCounter test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst " "Info: Elaborating entity \"SequenceNumberCounter\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\"" {  } { { "test_bench1.vhd" "seq_counter_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceNumberCounter9BitVHD test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst " "Info: Elaborating entity \"SequenceNumberCounter9BitVHD\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\"" {  } { { "SequenceNumberCounter.vhd" "SequenceNumberCounterNineBit_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "lpm_counter_component" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Info: Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_mni.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated " "Info: Elaborating entity \"cntr_mni\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameValidFSM test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst " "Info: Elaborating entity \"FrameValidFSM\" for hierarchy \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\"" {  } { { "test_bench1.vhd" "FrameValidFSM_inst" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next FrameValidFSM.vhd(27) " "Warning (10631): VHDL Process Statement warning at FrameValidFSM.vhd(27): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.FRAME_IS_VALID FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.FRAME_IS_VALID\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.LENGTH_IS_VALID FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.LENGTH_IS_VALID\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.WAITING FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.WAITING\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 " "Warning: Latch test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } } { "db/a_graycounter_q96.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_q96.tdf" 37 2 0 } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 37 2 0 } } { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 37 2 0 } } { "db/a_graycounter_ggc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_ggc.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "frame_to_monitoring\[10\] GND " "Warning (13410): Pin \"frame_to_monitoring\[10\]\" is stuck at GND" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "frame_to_monitoring\[11\] GND " "Warning (13410): Pin \"frame_to_monitoring\[11\]\" is stuck at GND" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current High " "Critical Warning (18010): Register test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current will power up to High" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING " "Info: Register \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Info: Implemented 372 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 00:02:54 2015 " "Info: Processing ended: Wed Apr 22 00:02:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 00:02:56 2015 " "Info: Processing started: Wed Apr 22 00:02:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Receive_Port EP2C15AF256C7 " "Info: Selected device EP2C15AF256C7 for design \"Receive_Port\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C7 " "Info: Device EP2C20F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "Critical Warning: No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[0\] " "Info: Pin length_buffer_out_11bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[1\] " "Info: Pin length_buffer_out_11bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[2\] " "Info: Pin length_buffer_out_11bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[3\] " "Info: Pin length_buffer_out_11bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[4\] " "Info: Pin length_buffer_out_11bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[4] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[5\] " "Info: Pin length_buffer_out_11bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[5] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[6\] " "Info: Pin length_buffer_out_11bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[6] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[7\] " "Info: Pin length_buffer_out_11bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[7] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[8\] " "Info: Pin length_buffer_out_11bit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[8] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[9\] " "Info: Pin length_buffer_out_11bit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[9] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[10\] " "Info: Pin length_buffer_out_11bit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[10] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_valid_out " "Info: Pin frame_valid_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_valid_out } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[0\] " "Info: Pin data_buffer_out_8bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[1\] " "Info: Pin data_buffer_out_8bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[2\] " "Info: Pin data_buffer_out_8bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[3\] " "Info: Pin data_buffer_out_8bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[4\] " "Info: Pin data_buffer_out_8bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[4] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[5\] " "Info: Pin data_buffer_out_8bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[5] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[6\] " "Info: Pin data_buffer_out_8bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[6] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[7\] " "Info: Pin data_buffer_out_8bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[7] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[0\] " "Info: Pin frame_to_monitoring\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[1\] " "Info: Pin frame_to_monitoring\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[2\] " "Info: Pin frame_to_monitoring\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[3\] " "Info: Pin frame_to_monitoring\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[4\] " "Info: Pin frame_to_monitoring\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[4] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[5\] " "Info: Pin frame_to_monitoring\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[5] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[6\] " "Info: Pin frame_to_monitoring\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[6] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[7\] " "Info: Pin frame_to_monitoring\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[7] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[8\] " "Info: Pin frame_to_monitoring\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[8] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[9\] " "Info: Pin frame_to_monitoring\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[9] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[10\] " "Info: Pin frame_to_monitoring\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[10] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[11\] " "Info: Pin frame_to_monitoring\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[11] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_available_monitoring " "Info: Pin frame_available_monitoring not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_available_monitoring } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_available_monitoring } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50 " "Info: Pin clk50 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk50 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk25 " "Info: Pin clk25 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk25 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_4bit\[0\] " "Info: Pin input_4bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input_4bit[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_4bit\[1\] " "Info: Pin input_4bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input_4bit[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_4bit\[3\] " "Info: Pin input_4bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input_4bit[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_4bit\[2\] " "Info: Pin input_4bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { input_4bit[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdv " "Info: Pin rdv not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdv } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK " "Info: Destination node test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Destination node test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID " "Info: Destination node test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk25 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clk50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk50 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1  " "Info: Automatically promoted node test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0 " "Info: Destination node test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0  " "Info: Automatically promoted node test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 5 33 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 5 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 13 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.684 ns register register " "Info: Estimated most critical path is register to register delay of 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 1 REG LAB_X30_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y15; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.457 ns) 0.588 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0 2 COMB LAB_X30_Y15 1 " "Info: 2: + IC(0.131 ns) + CELL(0.457 ns) = 0.588 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.684 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LAB_X30_Y15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.684 ns; Loc. = LAB_X30_Y15; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 80.85 % ) " "Info: Total cell delay = 0.553 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.131 ns ( 19.15 % ) " "Info: Total interconnect delay = 0.131 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Warning: Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[0\] 0 " "Info: Pin \"length_buffer_out_11bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[1\] 0 " "Info: Pin \"length_buffer_out_11bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[2\] 0 " "Info: Pin \"length_buffer_out_11bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[3\] 0 " "Info: Pin \"length_buffer_out_11bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[4\] 0 " "Info: Pin \"length_buffer_out_11bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[5\] 0 " "Info: Pin \"length_buffer_out_11bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[6\] 0 " "Info: Pin \"length_buffer_out_11bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[7\] 0 " "Info: Pin \"length_buffer_out_11bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[8\] 0 " "Info: Pin \"length_buffer_out_11bit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[9\] 0 " "Info: Pin \"length_buffer_out_11bit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[10\] 0 " "Info: Pin \"length_buffer_out_11bit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_valid_out 0 " "Info: Pin \"frame_valid_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[0\] 0 " "Info: Pin \"data_buffer_out_8bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[1\] 0 " "Info: Pin \"data_buffer_out_8bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[2\] 0 " "Info: Pin \"data_buffer_out_8bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[3\] 0 " "Info: Pin \"data_buffer_out_8bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[4\] 0 " "Info: Pin \"data_buffer_out_8bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[5\] 0 " "Info: Pin \"data_buffer_out_8bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[6\] 0 " "Info: Pin \"data_buffer_out_8bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[7\] 0 " "Info: Pin \"data_buffer_out_8bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[0\] 0 " "Info: Pin \"frame_to_monitoring\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[1\] 0 " "Info: Pin \"frame_to_monitoring\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[2\] 0 " "Info: Pin \"frame_to_monitoring\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[3\] 0 " "Info: Pin \"frame_to_monitoring\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[4\] 0 " "Info: Pin \"frame_to_monitoring\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[5\] 0 " "Info: Pin \"frame_to_monitoring\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[6\] 0 " "Info: Pin \"frame_to_monitoring\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[7\] 0 " "Info: Pin \"frame_to_monitoring\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[8\] 0 " "Info: Pin \"frame_to_monitoring\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[9\] 0 " "Info: Pin \"frame_to_monitoring\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[10\] 0 " "Info: Pin \"frame_to_monitoring\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[11\] 0 " "Info: Pin \"frame_to_monitoring\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_available_monitoring 0 " "Info: Pin \"frame_available_monitoring\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 00:03:01 2015 " "Info: Processing ended: Wed Apr 22 00:03:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 00:03:02 2015 " "Info: Processing started: Wed Apr 22 00:03:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 00:03:04 2015 " "Info: Processing ended: Wed Apr 22 00:03:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 00:03:06 2015 " "Info: Processing started: Wed Apr 22 00:03:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50 " "Info: Assuming node \"clk50\" is an undefined clock" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk25 " "Info: Assuming node \"clk25\" is an undefined clock" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 " "Info: Detected gated clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK\" as buffer" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk50 register test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\] register test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\] 183.89 MHz 5.438 ns Internal " "Info: Clock \"clk50\" has Internal fmax of 183.89 MHz between source register \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\]\" and destination register \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\]\" (period= 5.438 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.199 ns + Longest register register " "Info: + Longest register to register delay is 5.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\] 1 REG LCFF_X38_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] } "NODE_NAME" } } { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ed9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.512 ns) 0.892 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X38_Y17_N26 1 " "Info: 2: + IC(0.380 ns) + CELL(0.512 ns) = 0.892 ns; Loc. = LCCOMB_X38_Y17_N26; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_q16.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_q16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.322 ns) 2.130 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\|aneb_result_wire\[0\]~3 3 COMB LCCOMB_X38_Y18_N8 2 " "Info: 3: + IC(0.916 ns) + CELL(0.322 ns) = 2.130 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\|aneb_result_wire\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_q16.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_q16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.451 ns) 3.525 ns test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|int_lengthBufferRE~0 4 COMB LCCOMB_X39_Y15_N26 30 " "Info: 4: + IC(0.944 ns) + CELL(0.451 ns) = 3.525 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 30; COMB Node = 'test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|int_lengthBufferRE~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 } "NODE_NAME" } } { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.758 ns) 5.199 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\] 5 REG LCFF_X38_Y17_N31 2 " "Info: 5: + IC(0.916 ns) + CELL(0.758 ns) = 5.199 ns; Loc. = LCFF_X38_Y17_N31; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 62 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 39.30 % ) " "Info: Total cell delay = 2.043 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.156 ns ( 60.70 % ) " "Info: Total interconnect delay = 3.156 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.199 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 {} test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] {} } { 0.000ns 0.380ns 0.916ns 0.944ns 0.916ns } { 0.000ns 0.512ns 0.322ns 0.451ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50 destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"clk50\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clk50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clk50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.834 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\] 3 REG LCFF_X38_Y17_N31 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X38_Y17_N31; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|rdptr_g\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 62 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50 source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"clk50\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clk50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clk50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.834 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\] 3 REG LCFF_X38_Y17_N17 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe17a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] } "NODE_NAME" } } { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ed9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ed9.tdf" 33 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 62 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.199 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~1 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp|aneb_result_wire[0]~3 {} test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|int_lengthBufferRE~0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] {} } { 0.000ns 0.380ns 0.916ns 0.944ns 0.916ns } { 0.000ns 0.512ns 0.322ns 0.451ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk50 clk50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3] {} } { 0.000ns 0.000ns 0.232ns 0.994ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk25 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 81.98 MHz 12.198 ns Internal " "Info: Clock \"clk25\" has Internal fmax of 81.98 MHz between source register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" and destination register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING\" (period= 12.198 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.570 ns + Longest register register " "Info: + Longest register to register delay is 0.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 1 REG LCCOMB_X30_Y15_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 0.474 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0 2 COMB LCCOMB_X30_Y15_N18 1 " "Info: 2: + IC(0.297 ns) + CELL(0.177 ns) = 0.474 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.570 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X30_Y15_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.570 ns; Loc. = LCFF_X30_Y15_N19; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 47.89 % ) " "Info: Total cell delay = 0.273 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.297 ns ( 52.11 % ) " "Info: Total interconnect delay = 0.297 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.570 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.297ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.567 ns - Smallest " "Info: - Smallest clock skew is -5.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 2.830 ns + Shortest register " "Info: + Shortest clock path from clock \"clk25\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 253 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 253; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.830 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X30_Y15_N19 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X30_Y15_N19; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.47 % ) " "Info: Total cell delay = 1.598 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 source 8.397 ns - Longest register " "Info: - Longest clock path from clock \"clk25\" to source register is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.879 ns) 3.117 ns test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X21_Y15_N7 3 " "Info: 2: + IC(1.242 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.521 ns) 5.067 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X30_Y15_N30 1 " "Info: 3: + IC(1.429 ns) + CELL(0.521 ns) = 5.067 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.000 ns) 6.840 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G4 2 " "Info: 4: + IC(1.773 ns) + CELL(0.000 ns) = 6.840 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.178 ns) 8.397 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 5 REG LCCOMB_X30_Y15_N26 1 " "Info: 5: + IC(1.379 ns) + CELL(0.178 ns) = 8.397 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 30.65 % ) " "Info: Total cell delay = 2.574 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.823 ns ( 69.35 % ) " "Info: Total interconnect delay = 5.823 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.570 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.297ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk25 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clk25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 clk25 3.243 ns " "Info: Found hold time violation between source  pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID\" and destination pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" for clock \"clk25\" (Hold time is 3.243 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.085 ns + Largest " "Info: + Largest clock skew is 5.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 8.397 ns + Longest register " "Info: + Longest clock path from clock \"clk25\" to destination register is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.879 ns) 3.117 ns test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X21_Y15_N7 3 " "Info: 2: + IC(1.242 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.521 ns) 5.067 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X30_Y15_N30 1 " "Info: 3: + IC(1.429 ns) + CELL(0.521 ns) = 5.067 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.000 ns) 6.840 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G4 2 " "Info: 4: + IC(1.773 ns) + CELL(0.000 ns) = 6.840 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.178 ns) 8.397 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 5 REG LCCOMB_X30_Y15_N26 1 " "Info: 5: + IC(1.379 ns) + CELL(0.178 ns) = 8.397 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 30.65 % ) " "Info: Total cell delay = 2.574 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.823 ns ( 69.35 % ) " "Info: Total interconnect delay = 5.823 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 source 3.312 ns - Shortest register " "Info: - Shortest clock path from clock \"clk25\" to source register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.602 ns) 3.312 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 2 REG LCFF_X30_Y15_N21 3 " "Info: 2: + IC(1.714 ns) + CELL(0.602 ns) = 3.312 ns; Loc. = LCFF_X30_Y15_N21; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { clk25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 48.25 % ) " "Info: Total cell delay = 1.598 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 51.75 % ) " "Info: Total interconnect delay = 1.714 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clk25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} } { 0.000ns 0.000ns 1.714ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clk25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} } { 0.000ns 0.000ns 1.714ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.565 ns - Shortest register register " "Info: - Shortest register to register delay is 1.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 1 REG LCFF_X30_Y15_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N21; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.545 ns) 0.936 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector2~0 2 COMB LCCOMB_X30_Y15_N24 1 " "Info: 2: + IC(0.391 ns) + CELL(0.545 ns) = 0.936 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.319 ns) 1.565 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 3 REG LCCOMB_X30_Y15_N26 1 " "Info: 3: + IC(0.310 ns) + CELL(0.319 ns) = 1.565 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.864 ns ( 55.21 % ) " "Info: Total cell delay = 0.864 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.701 ns ( 44.79 % ) " "Info: Total interconnect delay = 0.701 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.565 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.391ns 0.310ns } { 0.000ns 0.545ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { clk25 test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.242ns 1.429ns 1.773ns 1.379ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clk25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clk25 {} clk25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} } { 0.000ns 0.000ns 1.714ns } { 0.000ns 0.996ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.565 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector2~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.391ns 0.310ns } { 0.000ns 0.545ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A input_4bit\[3\] clk25 6.307 ns register " "Info: tsu for register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A\" (data pin = \"input_4bit\[3\]\", clock pin = \"clk25\") is 6.307 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.172 ns + Longest pin register " "Info: + Longest pin to register delay is 9.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns input_4bit\[3\] 1 PIN PIN_D10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_D10; Fanout = 3; PIN Node = 'input_4bit\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[3] } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.087 ns) + CELL(0.178 ns) 7.118 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector1~0 2 COMB LCCOMB_X21_Y16_N6 2 " "Info: 2: + IC(6.087 ns) + CELL(0.178 ns) = 7.118 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { input_4bit[3] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.545 ns) 7.984 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~0 3 COMB LCCOMB_X21_Y16_N12 1 " "Info: 3: + IC(0.321 ns) + CELL(0.545 ns) = 7.984 ns; Loc. = LCCOMB_X21_Y16_N12; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.545 ns) 9.076 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~1 4 COMB LCCOMB_X22_Y16_N24 1 " "Info: 4: + IC(0.547 ns) + CELL(0.545 ns) = 9.076 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.172 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A 5 REG LCFF_X22_Y16_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 9.172 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 24.17 % ) " "Info: Total cell delay = 2.217 ns ( 24.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.955 ns ( 75.83 % ) " "Info: Total interconnect delay = 6.955 ns ( 75.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.172 ns" { input_4bit[3] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.172 ns" { input_4bit[3] {} input_4bit[3]~combout {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 6.087ns 0.321ns 0.547ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.545ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 2.827 ns - Shortest register " "Info: - Shortest clock path from clock \"clk25\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 253 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 253; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.827 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A 3 REG LCFF_X22_Y16_N25 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.827 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.53 % ) " "Info: Total cell delay = 1.598 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.172 ns" { input_4bit[3] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.172 ns" { input_4bit[3] {} input_4bit[3]~combout {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector1~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 6.087ns 0.321ns 0.547ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.545ns 0.545ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk25 frame_to_monitoring\[0\] test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID 8.522 ns register " "Info: tco from clock \"clk25\" to destination pin \"frame_to_monitoring\[0\]\" through register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID\" is 8.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 source 2.830 ns + Longest register " "Info: + Longest clock path from clock \"clk25\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 253 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 253; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.830 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID 3 REG LCFF_X30_Y15_N3 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X30_Y15_N3; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.47 % ) " "Info: Total cell delay = 1.598 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.415 ns + Longest register pin " "Info: + Longest register to pin delay is 5.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID 1 REG LCFF_X30_Y15_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N3; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.FRAME_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(2.986 ns) 5.415 ns frame_to_monitoring\[0\] 2 PIN PIN_A10 0 " "Info: 2: + IC(2.429 ns) + CELL(2.986 ns) = 5.415 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'frame_to_monitoring\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID frame_to_monitoring[0] } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 55.14 % ) " "Info: Total cell delay = 2.986 ns ( 55.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 44.86 % ) " "Info: Total interconnect delay = 2.429 ns ( 44.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID frame_to_monitoring[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.415 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID {} frame_to_monitoring[0] {} } { 0.000ns 2.429ns } { 0.000ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID frame_to_monitoring[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.415 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.FRAME_IS_VALID {} frame_to_monitoring[0] {} } { 0.000ns 2.429ns } { 0.000ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] input_4bit\[1\] clk25 -3.700 ns register " "Info: th for register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" (data pin = \"input_4bit\[1\]\", clock pin = \"clk25\") is -3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 2.827 ns + Longest register " "Info: + Longest clock path from clock \"clk25\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 253 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 253; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.827 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X21_Y16_N29 5 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.827 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.53 % ) " "Info: Total cell delay = 1.598 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.813 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns input_4bit\[1\] 1 PIN PIN_B7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_B7; Fanout = 3; PIN Node = 'input_4bit\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[1] } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.178 ns) 6.717 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1 2 COMB LCCOMB_X21_Y16_N28 1 " "Info: 2: + IC(5.696 ns) + CELL(0.178 ns) = 6.717 ns; Loc. = LCCOMB_X21_Y16_N28; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { input_4bit[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "shift1_4bit.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.813 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X21_Y16_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.813 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 16.40 % ) " "Info: Total cell delay = 1.117 ns ( 16.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 83.60 % ) " "Info: Total interconnect delay = 5.696 ns ( 83.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { input_4bit[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { input_4bit[1] {} input_4bit[1]~combout {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 5.696ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk25 clk25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { input_4bit[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { input_4bit[1] {} input_4bit[1]~combout {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 5.696ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 00:03:06 2015 " "Info: Processing ended: Wed Apr 22 00:03:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
