#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcd53a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd19320 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xcd36d0 .functor NOT 1, L_0xd4d730, C4<0>, C4<0>, C4<0>;
L_0xd4d440 .functor XOR 8, L_0xd4d1e0, L_0xd4d3a0, C4<00000000>, C4<00000000>;
L_0xd4d620 .functor XOR 8, L_0xd4d440, L_0xd4d550, C4<00000000>, C4<00000000>;
v0xd4adc0_0 .net *"_ivl_10", 7 0, L_0xd4d550;  1 drivers
v0xd4aec0_0 .net *"_ivl_12", 7 0, L_0xd4d620;  1 drivers
v0xd4afa0_0 .net *"_ivl_2", 7 0, L_0xd4d140;  1 drivers
v0xd4b060_0 .net *"_ivl_4", 7 0, L_0xd4d1e0;  1 drivers
v0xd4b140_0 .net *"_ivl_6", 7 0, L_0xd4d3a0;  1 drivers
v0xd4b270_0 .net *"_ivl_8", 7 0, L_0xd4d440;  1 drivers
v0xd4b350_0 .net "areset", 0 0, L_0xcd3ae0;  1 drivers
v0xd4b3f0_0 .var "clk", 0 0;
v0xd4b490_0 .net "predict_history_dut", 6 0, v0xd49f90_0;  1 drivers
v0xd4b5e0_0 .net "predict_history_ref", 6 0, L_0xd4cfb0;  1 drivers
v0xd4b680_0 .net "predict_pc", 6 0, L_0xd4c240;  1 drivers
v0xd4b720_0 .net "predict_taken_dut", 0 0, v0xd4a2b0_0;  1 drivers
v0xd4b7c0_0 .net "predict_taken_ref", 0 0, L_0xd4cdf0;  1 drivers
v0xd4b860_0 .net "predict_valid", 0 0, v0xd47370_0;  1 drivers
v0xd4b900_0 .var/2u "stats1", 223 0;
v0xd4b9a0_0 .var/2u "strobe", 0 0;
v0xd4ba60_0 .net "tb_match", 0 0, L_0xd4d730;  1 drivers
v0xd4bc10_0 .net "tb_mismatch", 0 0, L_0xcd36d0;  1 drivers
v0xd4bcb0_0 .net "train_history", 6 0, L_0xd4c7f0;  1 drivers
v0xd4bd70_0 .net "train_mispredicted", 0 0, L_0xd4c690;  1 drivers
v0xd4be10_0 .net "train_pc", 6 0, L_0xd4c980;  1 drivers
v0xd4bed0_0 .net "train_taken", 0 0, L_0xd4c470;  1 drivers
v0xd4bf70_0 .net "train_valid", 0 0, v0xd47cf0_0;  1 drivers
v0xd4c010_0 .net "wavedrom_enable", 0 0, v0xd47dc0_0;  1 drivers
v0xd4c0b0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xd47e60_0;  1 drivers
v0xd4c150_0 .net "wavedrom_title", 511 0, v0xd47f40_0;  1 drivers
L_0xd4d140 .concat [ 7 1 0 0], L_0xd4cfb0, L_0xd4cdf0;
L_0xd4d1e0 .concat [ 7 1 0 0], L_0xd4cfb0, L_0xd4cdf0;
L_0xd4d3a0 .concat [ 7 1 0 0], v0xd49f90_0, v0xd4a2b0_0;
L_0xd4d550 .concat [ 7 1 0 0], L_0xd4cfb0, L_0xd4cdf0;
L_0xd4d730 .cmp/eeq 8, L_0xd4d140, L_0xd4d620;
S_0xd19730 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xd19320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xcd2a50 .param/l "LNT" 0 3 22, C4<01>;
P_0xcd2a90 .param/l "LT" 0 3 22, C4<10>;
P_0xcd2ad0 .param/l "SNT" 0 3 22, C4<00>;
P_0xcd2b10 .param/l "ST" 0 3 22, C4<11>;
P_0xcd2b50 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xcd3fc0 .functor XOR 7, v0xd45510_0, L_0xd4c240, C4<0000000>, C4<0000000>;
L_0xcff7d0 .functor XOR 7, L_0xd4c7f0, L_0xd4c980, C4<0000000>, C4<0000000>;
v0xd12560_0 .net *"_ivl_11", 0 0, L_0xd4cd00;  1 drivers
L_0x7fb1f52491c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd12830_0 .net *"_ivl_12", 0 0, L_0x7fb1f52491c8;  1 drivers
L_0x7fb1f5249210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xcd3740_0 .net *"_ivl_16", 6 0, L_0x7fb1f5249210;  1 drivers
v0xcd3980_0 .net *"_ivl_4", 1 0, L_0xd4cb10;  1 drivers
v0xcd3b50_0 .net *"_ivl_6", 8 0, L_0xd4cc10;  1 drivers
L_0x7fb1f5249180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xcd40b0_0 .net *"_ivl_9", 1 0, L_0x7fb1f5249180;  1 drivers
v0xd451f0_0 .net "areset", 0 0, L_0xcd3ae0;  alias, 1 drivers
v0xd452b0_0 .net "clk", 0 0, v0xd4b3f0_0;  1 drivers
v0xd45370 .array "pht", 0 127, 1 0;
v0xd45430_0 .net "predict_history", 6 0, L_0xd4cfb0;  alias, 1 drivers
v0xd45510_0 .var "predict_history_r", 6 0;
v0xd455f0_0 .net "predict_index", 6 0, L_0xcd3fc0;  1 drivers
v0xd456d0_0 .net "predict_pc", 6 0, L_0xd4c240;  alias, 1 drivers
v0xd457b0_0 .net "predict_taken", 0 0, L_0xd4cdf0;  alias, 1 drivers
v0xd45870_0 .net "predict_valid", 0 0, v0xd47370_0;  alias, 1 drivers
v0xd45930_0 .net "train_history", 6 0, L_0xd4c7f0;  alias, 1 drivers
v0xd45a10_0 .net "train_index", 6 0, L_0xcff7d0;  1 drivers
v0xd45af0_0 .net "train_mispredicted", 0 0, L_0xd4c690;  alias, 1 drivers
v0xd45bb0_0 .net "train_pc", 6 0, L_0xd4c980;  alias, 1 drivers
v0xd45c90_0 .net "train_taken", 0 0, L_0xd4c470;  alias, 1 drivers
v0xd45d50_0 .net "train_valid", 0 0, v0xd47cf0_0;  alias, 1 drivers
E_0xce5060 .event posedge, v0xd451f0_0, v0xd452b0_0;
L_0xd4cb10 .array/port v0xd45370, L_0xd4cc10;
L_0xd4cc10 .concat [ 7 2 0 0], L_0xcd3fc0, L_0x7fb1f5249180;
L_0xd4cd00 .part L_0xd4cb10, 1, 1;
L_0xd4cdf0 .functor MUXZ 1, L_0x7fb1f52491c8, L_0xd4cd00, v0xd47370_0, C4<>;
L_0xd4cfb0 .functor MUXZ 7, L_0x7fb1f5249210, v0xd45510_0, v0xd47370_0, C4<>;
S_0xcd7410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xd19730;
 .timescale -12 -12;
v0xd12140_0 .var/i "i", 31 0;
S_0xd45f70 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xd19320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xd46120 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xcd3ae0 .functor BUFZ 1, v0xd47440_0, C4<0>, C4<0>, C4<0>;
L_0x7fb1f52490a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd46c00_0 .net *"_ivl_10", 0 0, L_0x7fb1f52490a8;  1 drivers
L_0x7fb1f52490f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd46ce0_0 .net *"_ivl_14", 6 0, L_0x7fb1f52490f0;  1 drivers
L_0x7fb1f5249138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd46dc0_0 .net *"_ivl_18", 6 0, L_0x7fb1f5249138;  1 drivers
L_0x7fb1f5249018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd46e80_0 .net *"_ivl_2", 6 0, L_0x7fb1f5249018;  1 drivers
L_0x7fb1f5249060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd46f60_0 .net *"_ivl_6", 0 0, L_0x7fb1f5249060;  1 drivers
v0xd47090_0 .net "areset", 0 0, L_0xcd3ae0;  alias, 1 drivers
v0xd47130_0 .net "clk", 0 0, v0xd4b3f0_0;  alias, 1 drivers
v0xd47200_0 .net "predict_pc", 6 0, L_0xd4c240;  alias, 1 drivers
v0xd472d0_0 .var "predict_pc_r", 6 0;
v0xd47370_0 .var "predict_valid", 0 0;
v0xd47440_0 .var "reset", 0 0;
v0xd474e0_0 .net "tb_match", 0 0, L_0xd4d730;  alias, 1 drivers
v0xd475a0_0 .net "train_history", 6 0, L_0xd4c7f0;  alias, 1 drivers
v0xd47690_0 .var "train_history_r", 6 0;
v0xd47750_0 .net "train_mispredicted", 0 0, L_0xd4c690;  alias, 1 drivers
v0xd47820_0 .var "train_mispredicted_r", 0 0;
v0xd478c0_0 .net "train_pc", 6 0, L_0xd4c980;  alias, 1 drivers
v0xd47ac0_0 .var "train_pc_r", 6 0;
v0xd47b80_0 .net "train_taken", 0 0, L_0xd4c470;  alias, 1 drivers
v0xd47c50_0 .var "train_taken_r", 0 0;
v0xd47cf0_0 .var "train_valid", 0 0;
v0xd47dc0_0 .var "wavedrom_enable", 0 0;
v0xd47e60_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xd47f40_0 .var "wavedrom_title", 511 0;
E_0xce4500/0 .event negedge, v0xd452b0_0;
E_0xce4500/1 .event posedge, v0xd452b0_0;
E_0xce4500 .event/or E_0xce4500/0, E_0xce4500/1;
L_0xd4c240 .functor MUXZ 7, L_0x7fb1f5249018, v0xd472d0_0, v0xd47370_0, C4<>;
L_0xd4c470 .functor MUXZ 1, L_0x7fb1f5249060, v0xd47c50_0, v0xd47cf0_0, C4<>;
L_0xd4c690 .functor MUXZ 1, L_0x7fb1f52490a8, v0xd47820_0, v0xd47cf0_0, C4<>;
L_0xd4c7f0 .functor MUXZ 7, L_0x7fb1f52490f0, v0xd47690_0, v0xd47cf0_0, C4<>;
L_0xd4c980 .functor MUXZ 7, L_0x7fb1f5249138, v0xd47ac0_0, v0xd47cf0_0, C4<>;
S_0xd461e0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xd45f70;
 .timescale -12 -12;
v0xd46440_0 .var/2u "arfail", 0 0;
v0xd46520_0 .var "async", 0 0;
v0xd465e0_0 .var/2u "datafail", 0 0;
v0xd46680_0 .var/2u "srfail", 0 0;
E_0xce42b0 .event posedge, v0xd452b0_0;
E_0xcc59f0 .event negedge, v0xd452b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xce42b0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce42b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xcc59f0;
    %load/vec4 v0xd474e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd465e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %wait E_0xce42b0;
    %load/vec4 v0xd474e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd46440_0, 0, 1;
    %wait E_0xce42b0;
    %load/vec4 v0xd474e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd46680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %load/vec4 v0xd46680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd46440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd46520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd465e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd46520_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd46740 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xd45f70;
 .timescale -12 -12;
v0xd46940_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd46a20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xd45f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd481c0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xd19320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xcee3e0 .functor XOR 7, L_0xd4c240, v0xd49ef0_0, C4<0000000>, C4<0000000>;
L_0xd25e10 .functor XOR 7, L_0xd4c980, L_0xd4c7f0, C4<0000000>, C4<0000000>;
v0xd48c10 .array "PHT", 0 127, 1 0;
v0xd49cf0_0 .net "areset", 0 0, L_0xcd3ae0;  alias, 1 drivers
v0xd49e00_0 .net "clk", 0 0, v0xd4b3f0_0;  alias, 1 drivers
v0xd49ef0_0 .var "global_history", 6 0;
v0xd49f90_0 .var "predict_history", 6 0;
v0xd4a0c0_0 .net "predict_index", 6 0, L_0xcee3e0;  1 drivers
v0xd4a1a0_0 .net "predict_pc", 6 0, L_0xd4c240;  alias, 1 drivers
v0xd4a2b0_0 .var "predict_taken", 0 0;
v0xd4a370_0 .net "predict_valid", 0 0, v0xd47370_0;  alias, 1 drivers
v0xd4a410_0 .net "train_history", 6 0, L_0xd4c7f0;  alias, 1 drivers
v0xd4a520_0 .net "train_index", 6 0, L_0xd25e10;  1 drivers
v0xd4a600_0 .net "train_mispredicted", 0 0, L_0xd4c690;  alias, 1 drivers
v0xd4a6f0_0 .net "train_pc", 6 0, L_0xd4c980;  alias, 1 drivers
v0xd4a800_0 .net "train_taken", 0 0, L_0xd4c470;  alias, 1 drivers
v0xd4a8f0_0 .net "train_valid", 0 0, v0xd47cf0_0;  alias, 1 drivers
v0xd48c10_0 .array/port v0xd48c10, 0;
v0xd48c10_1 .array/port v0xd48c10, 1;
E_0xd2b430/0 .event anyedge, v0xd45870_0, v0xd4a0c0_0, v0xd48c10_0, v0xd48c10_1;
v0xd48c10_2 .array/port v0xd48c10, 2;
v0xd48c10_3 .array/port v0xd48c10, 3;
v0xd48c10_4 .array/port v0xd48c10, 4;
v0xd48c10_5 .array/port v0xd48c10, 5;
E_0xd2b430/1 .event anyedge, v0xd48c10_2, v0xd48c10_3, v0xd48c10_4, v0xd48c10_5;
v0xd48c10_6 .array/port v0xd48c10, 6;
v0xd48c10_7 .array/port v0xd48c10, 7;
v0xd48c10_8 .array/port v0xd48c10, 8;
v0xd48c10_9 .array/port v0xd48c10, 9;
E_0xd2b430/2 .event anyedge, v0xd48c10_6, v0xd48c10_7, v0xd48c10_8, v0xd48c10_9;
v0xd48c10_10 .array/port v0xd48c10, 10;
v0xd48c10_11 .array/port v0xd48c10, 11;
v0xd48c10_12 .array/port v0xd48c10, 12;
v0xd48c10_13 .array/port v0xd48c10, 13;
E_0xd2b430/3 .event anyedge, v0xd48c10_10, v0xd48c10_11, v0xd48c10_12, v0xd48c10_13;
v0xd48c10_14 .array/port v0xd48c10, 14;
v0xd48c10_15 .array/port v0xd48c10, 15;
v0xd48c10_16 .array/port v0xd48c10, 16;
v0xd48c10_17 .array/port v0xd48c10, 17;
E_0xd2b430/4 .event anyedge, v0xd48c10_14, v0xd48c10_15, v0xd48c10_16, v0xd48c10_17;
v0xd48c10_18 .array/port v0xd48c10, 18;
v0xd48c10_19 .array/port v0xd48c10, 19;
v0xd48c10_20 .array/port v0xd48c10, 20;
v0xd48c10_21 .array/port v0xd48c10, 21;
E_0xd2b430/5 .event anyedge, v0xd48c10_18, v0xd48c10_19, v0xd48c10_20, v0xd48c10_21;
v0xd48c10_22 .array/port v0xd48c10, 22;
v0xd48c10_23 .array/port v0xd48c10, 23;
v0xd48c10_24 .array/port v0xd48c10, 24;
v0xd48c10_25 .array/port v0xd48c10, 25;
E_0xd2b430/6 .event anyedge, v0xd48c10_22, v0xd48c10_23, v0xd48c10_24, v0xd48c10_25;
v0xd48c10_26 .array/port v0xd48c10, 26;
v0xd48c10_27 .array/port v0xd48c10, 27;
v0xd48c10_28 .array/port v0xd48c10, 28;
v0xd48c10_29 .array/port v0xd48c10, 29;
E_0xd2b430/7 .event anyedge, v0xd48c10_26, v0xd48c10_27, v0xd48c10_28, v0xd48c10_29;
v0xd48c10_30 .array/port v0xd48c10, 30;
v0xd48c10_31 .array/port v0xd48c10, 31;
v0xd48c10_32 .array/port v0xd48c10, 32;
v0xd48c10_33 .array/port v0xd48c10, 33;
E_0xd2b430/8 .event anyedge, v0xd48c10_30, v0xd48c10_31, v0xd48c10_32, v0xd48c10_33;
v0xd48c10_34 .array/port v0xd48c10, 34;
v0xd48c10_35 .array/port v0xd48c10, 35;
v0xd48c10_36 .array/port v0xd48c10, 36;
v0xd48c10_37 .array/port v0xd48c10, 37;
E_0xd2b430/9 .event anyedge, v0xd48c10_34, v0xd48c10_35, v0xd48c10_36, v0xd48c10_37;
v0xd48c10_38 .array/port v0xd48c10, 38;
v0xd48c10_39 .array/port v0xd48c10, 39;
v0xd48c10_40 .array/port v0xd48c10, 40;
v0xd48c10_41 .array/port v0xd48c10, 41;
E_0xd2b430/10 .event anyedge, v0xd48c10_38, v0xd48c10_39, v0xd48c10_40, v0xd48c10_41;
v0xd48c10_42 .array/port v0xd48c10, 42;
v0xd48c10_43 .array/port v0xd48c10, 43;
v0xd48c10_44 .array/port v0xd48c10, 44;
v0xd48c10_45 .array/port v0xd48c10, 45;
E_0xd2b430/11 .event anyedge, v0xd48c10_42, v0xd48c10_43, v0xd48c10_44, v0xd48c10_45;
v0xd48c10_46 .array/port v0xd48c10, 46;
v0xd48c10_47 .array/port v0xd48c10, 47;
v0xd48c10_48 .array/port v0xd48c10, 48;
v0xd48c10_49 .array/port v0xd48c10, 49;
E_0xd2b430/12 .event anyedge, v0xd48c10_46, v0xd48c10_47, v0xd48c10_48, v0xd48c10_49;
v0xd48c10_50 .array/port v0xd48c10, 50;
v0xd48c10_51 .array/port v0xd48c10, 51;
v0xd48c10_52 .array/port v0xd48c10, 52;
v0xd48c10_53 .array/port v0xd48c10, 53;
E_0xd2b430/13 .event anyedge, v0xd48c10_50, v0xd48c10_51, v0xd48c10_52, v0xd48c10_53;
v0xd48c10_54 .array/port v0xd48c10, 54;
v0xd48c10_55 .array/port v0xd48c10, 55;
v0xd48c10_56 .array/port v0xd48c10, 56;
v0xd48c10_57 .array/port v0xd48c10, 57;
E_0xd2b430/14 .event anyedge, v0xd48c10_54, v0xd48c10_55, v0xd48c10_56, v0xd48c10_57;
v0xd48c10_58 .array/port v0xd48c10, 58;
v0xd48c10_59 .array/port v0xd48c10, 59;
v0xd48c10_60 .array/port v0xd48c10, 60;
v0xd48c10_61 .array/port v0xd48c10, 61;
E_0xd2b430/15 .event anyedge, v0xd48c10_58, v0xd48c10_59, v0xd48c10_60, v0xd48c10_61;
v0xd48c10_62 .array/port v0xd48c10, 62;
v0xd48c10_63 .array/port v0xd48c10, 63;
v0xd48c10_64 .array/port v0xd48c10, 64;
v0xd48c10_65 .array/port v0xd48c10, 65;
E_0xd2b430/16 .event anyedge, v0xd48c10_62, v0xd48c10_63, v0xd48c10_64, v0xd48c10_65;
v0xd48c10_66 .array/port v0xd48c10, 66;
v0xd48c10_67 .array/port v0xd48c10, 67;
v0xd48c10_68 .array/port v0xd48c10, 68;
v0xd48c10_69 .array/port v0xd48c10, 69;
E_0xd2b430/17 .event anyedge, v0xd48c10_66, v0xd48c10_67, v0xd48c10_68, v0xd48c10_69;
v0xd48c10_70 .array/port v0xd48c10, 70;
v0xd48c10_71 .array/port v0xd48c10, 71;
v0xd48c10_72 .array/port v0xd48c10, 72;
v0xd48c10_73 .array/port v0xd48c10, 73;
E_0xd2b430/18 .event anyedge, v0xd48c10_70, v0xd48c10_71, v0xd48c10_72, v0xd48c10_73;
v0xd48c10_74 .array/port v0xd48c10, 74;
v0xd48c10_75 .array/port v0xd48c10, 75;
v0xd48c10_76 .array/port v0xd48c10, 76;
v0xd48c10_77 .array/port v0xd48c10, 77;
E_0xd2b430/19 .event anyedge, v0xd48c10_74, v0xd48c10_75, v0xd48c10_76, v0xd48c10_77;
v0xd48c10_78 .array/port v0xd48c10, 78;
v0xd48c10_79 .array/port v0xd48c10, 79;
v0xd48c10_80 .array/port v0xd48c10, 80;
v0xd48c10_81 .array/port v0xd48c10, 81;
E_0xd2b430/20 .event anyedge, v0xd48c10_78, v0xd48c10_79, v0xd48c10_80, v0xd48c10_81;
v0xd48c10_82 .array/port v0xd48c10, 82;
v0xd48c10_83 .array/port v0xd48c10, 83;
v0xd48c10_84 .array/port v0xd48c10, 84;
v0xd48c10_85 .array/port v0xd48c10, 85;
E_0xd2b430/21 .event anyedge, v0xd48c10_82, v0xd48c10_83, v0xd48c10_84, v0xd48c10_85;
v0xd48c10_86 .array/port v0xd48c10, 86;
v0xd48c10_87 .array/port v0xd48c10, 87;
v0xd48c10_88 .array/port v0xd48c10, 88;
v0xd48c10_89 .array/port v0xd48c10, 89;
E_0xd2b430/22 .event anyedge, v0xd48c10_86, v0xd48c10_87, v0xd48c10_88, v0xd48c10_89;
v0xd48c10_90 .array/port v0xd48c10, 90;
v0xd48c10_91 .array/port v0xd48c10, 91;
v0xd48c10_92 .array/port v0xd48c10, 92;
v0xd48c10_93 .array/port v0xd48c10, 93;
E_0xd2b430/23 .event anyedge, v0xd48c10_90, v0xd48c10_91, v0xd48c10_92, v0xd48c10_93;
v0xd48c10_94 .array/port v0xd48c10, 94;
v0xd48c10_95 .array/port v0xd48c10, 95;
v0xd48c10_96 .array/port v0xd48c10, 96;
v0xd48c10_97 .array/port v0xd48c10, 97;
E_0xd2b430/24 .event anyedge, v0xd48c10_94, v0xd48c10_95, v0xd48c10_96, v0xd48c10_97;
v0xd48c10_98 .array/port v0xd48c10, 98;
v0xd48c10_99 .array/port v0xd48c10, 99;
v0xd48c10_100 .array/port v0xd48c10, 100;
v0xd48c10_101 .array/port v0xd48c10, 101;
E_0xd2b430/25 .event anyedge, v0xd48c10_98, v0xd48c10_99, v0xd48c10_100, v0xd48c10_101;
v0xd48c10_102 .array/port v0xd48c10, 102;
v0xd48c10_103 .array/port v0xd48c10, 103;
v0xd48c10_104 .array/port v0xd48c10, 104;
v0xd48c10_105 .array/port v0xd48c10, 105;
E_0xd2b430/26 .event anyedge, v0xd48c10_102, v0xd48c10_103, v0xd48c10_104, v0xd48c10_105;
v0xd48c10_106 .array/port v0xd48c10, 106;
v0xd48c10_107 .array/port v0xd48c10, 107;
v0xd48c10_108 .array/port v0xd48c10, 108;
v0xd48c10_109 .array/port v0xd48c10, 109;
E_0xd2b430/27 .event anyedge, v0xd48c10_106, v0xd48c10_107, v0xd48c10_108, v0xd48c10_109;
v0xd48c10_110 .array/port v0xd48c10, 110;
v0xd48c10_111 .array/port v0xd48c10, 111;
v0xd48c10_112 .array/port v0xd48c10, 112;
v0xd48c10_113 .array/port v0xd48c10, 113;
E_0xd2b430/28 .event anyedge, v0xd48c10_110, v0xd48c10_111, v0xd48c10_112, v0xd48c10_113;
v0xd48c10_114 .array/port v0xd48c10, 114;
v0xd48c10_115 .array/port v0xd48c10, 115;
v0xd48c10_116 .array/port v0xd48c10, 116;
v0xd48c10_117 .array/port v0xd48c10, 117;
E_0xd2b430/29 .event anyedge, v0xd48c10_114, v0xd48c10_115, v0xd48c10_116, v0xd48c10_117;
v0xd48c10_118 .array/port v0xd48c10, 118;
v0xd48c10_119 .array/port v0xd48c10, 119;
v0xd48c10_120 .array/port v0xd48c10, 120;
v0xd48c10_121 .array/port v0xd48c10, 121;
E_0xd2b430/30 .event anyedge, v0xd48c10_118, v0xd48c10_119, v0xd48c10_120, v0xd48c10_121;
v0xd48c10_122 .array/port v0xd48c10, 122;
v0xd48c10_123 .array/port v0xd48c10, 123;
v0xd48c10_124 .array/port v0xd48c10, 124;
v0xd48c10_125 .array/port v0xd48c10, 125;
E_0xd2b430/31 .event anyedge, v0xd48c10_122, v0xd48c10_123, v0xd48c10_124, v0xd48c10_125;
v0xd48c10_126 .array/port v0xd48c10, 126;
v0xd48c10_127 .array/port v0xd48c10, 127;
E_0xd2b430/32 .event anyedge, v0xd48c10_126, v0xd48c10_127, v0xd49ef0_0;
E_0xd2b430 .event/or E_0xd2b430/0, E_0xd2b430/1, E_0xd2b430/2, E_0xd2b430/3, E_0xd2b430/4, E_0xd2b430/5, E_0xd2b430/6, E_0xd2b430/7, E_0xd2b430/8, E_0xd2b430/9, E_0xd2b430/10, E_0xd2b430/11, E_0xd2b430/12, E_0xd2b430/13, E_0xd2b430/14, E_0xd2b430/15, E_0xd2b430/16, E_0xd2b430/17, E_0xd2b430/18, E_0xd2b430/19, E_0xd2b430/20, E_0xd2b430/21, E_0xd2b430/22, E_0xd2b430/23, E_0xd2b430/24, E_0xd2b430/25, E_0xd2b430/26, E_0xd2b430/27, E_0xd2b430/28, E_0xd2b430/29, E_0xd2b430/30, E_0xd2b430/31, E_0xd2b430/32;
S_0xd48910 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0xd481c0;
 .timescale 0 0;
v0xd48b10_0 .var/i "i", 31 0;
S_0xd4aba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xd19320;
 .timescale -12 -12;
E_0xd2b720 .event anyedge, v0xd4b9a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd4b9a0_0;
    %nor/r;
    %assign/vec4 v0xd4b9a0_0, 0;
    %wait E_0xd2b720;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd45f70;
T_4 ;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47820_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd47ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47370_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd472d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd46520_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd461e0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd46a20;
    %join;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47370_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd472d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47370_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd47ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47820_0, 0;
    %wait E_0xcc59f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce42b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce42b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd46a20;
    %join;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd472d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47370_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd47ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47820_0, 0;
    %wait E_0xcc59f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47440_0, 0;
    %wait E_0xce42b0;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce42b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xd47690_0, 0;
    %wait E_0xce42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce42b0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd46a20;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce4500;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xd47cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd47c50_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd47ac0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd472d0_0, 0;
    %assign/vec4 v0xd47370_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xd47690_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xd47820_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd19730;
T_5 ;
    %wait E_0xce5060;
    %load/vec4 v0xd451f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xcd7410;
    %jmp t_0;
    .scope S_0xcd7410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd12140_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xd12140_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xd12140_0;
    %store/vec4a v0xd45370, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xd12140_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd12140_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xd19730;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd45510_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd45870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xd45510_0;
    %load/vec4 v0xd457b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd45510_0, 0;
T_5.5 ;
    %load/vec4 v0xd45d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd45370, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xd45c90_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd45370, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45370, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd45370, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xd45c90_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd45370, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd45a10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd45370, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xd45af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xd45930_0;
    %load/vec4 v0xd45c90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd45510_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd481c0;
T_6 ;
    %wait E_0xce5060;
    %load/vec4 v0xd49cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0xd48910;
    %jmp t_2;
    .scope S_0xd48910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd48b10_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0xd48b10_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xd48b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd48c10, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0xd48b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd48b10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd49ef0_0, 0;
    %end;
    .scope S_0xd481c0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd4a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xd4a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd48c10, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd48c10, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd48c10, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd48c10, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd48c10, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd4a520_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd48c10, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0xd4a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0xd4a410_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd4a800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd49ef0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0xd49ef0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd4a800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd49ef0_0, 0;
T_6.14 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd481c0;
T_7 ;
    %wait E_0xd2b430;
    %load/vec4 v0xd4a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xd4a0c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd48c10, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xd4a2b0_0, 0, 1;
    %load/vec4 v0xd49ef0_0;
    %store/vec4 v0xd49f90_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd49f90_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd481c0;
T_8 ;
    %wait E_0xce5060;
    %load/vec4 v0xd49cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd49ef0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xd4a370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0xd4a8f0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xd49ef0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd4a2b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd49ef0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xd19320;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4b9a0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xd19320;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xd4b3f0_0;
    %inv;
    %store/vec4 v0xd4b3f0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xd19320;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd47130_0, v0xd4bc10_0, v0xd4b3f0_0, v0xd4b350_0, v0xd4b860_0, v0xd4b680_0, v0xd4bf70_0, v0xd4bed0_0, v0xd4bd70_0, v0xd4bcb0_0, v0xd4be10_0, v0xd4b7c0_0, v0xd4b720_0, v0xd4b5e0_0, v0xd4b490_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xd19320;
T_12 ;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xd19320;
T_13 ;
    %wait E_0xce4500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd4b900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
    %load/vec4 v0xd4ba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd4b900_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xd4b7c0_0;
    %load/vec4 v0xd4b7c0_0;
    %load/vec4 v0xd4b720_0;
    %xor;
    %load/vec4 v0xd4b7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xd4b5e0_0;
    %load/vec4 v0xd4b5e0_0;
    %load/vec4 v0xd4b490_0;
    %xor;
    %load/vec4 v0xd4b5e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xd4b900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4b900_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter7/response2/top_module.sv";
