<module name="DPHY_TX0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT0" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT0" offset="0x0" width="32" description="">
		<bitfield id="CMN0_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT1" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT1" offset="0x4" width="32" description="">
		<bitfield id="CMN0_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT2" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT2" offset="0x8" width="32" description="">
		<bitfield id="CMN0_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT3" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT3" offset="0xC" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT4" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT4" offset="0x10" width="32" description="">
		<bitfield id="CMN0_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT5" acronym="WIZ16B8M4CDT_CMN0_CMN_ANA_TBIT5" offset="0x14" width="32" description="">
		<bitfield id="CMN0_ANA_TBIT5" width="8" begin="7" end="0" resetval="0x0" description="Analog Test register 5" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT0" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT0" offset="0x18" width="32" description="">
		<bitfield id="CMN0_O_RES_CAL_START_TM" width="1" begin="28" end="28" resetval="0x0" description="res_cal_start in test mode" range="28" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_CAL_START_TM_SEL" width="1" begin="27" end="27" resetval="0x0" description="res_cal_start select from test_mode" range="27" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_COMP_OUT_POL_INV_TM" width="1" begin="26" end="26" resetval="0x0" description="Invert polarity for resistor calib comparator output" range="26" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_TEST_LOW_TM" width="4" begin="25" end="22" resetval="0x0" description="o_res_tx_offset_test_low_TM - Res calib manipulation code for res calib code low" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_LOW_DEC_TM" width="1" begin="21" end="21" resetval="0x0" description="o_res_tx_offset_low_dec_TM asserted - Perform increment manipulation on res calib code if o_res_tx_offset_low_TM_sel is asserted" range="21" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_LOW_TM_SEL" width="1" begin="20" end="20" resetval="0x0" description="o_res_tx_offset_low_TM_sel asserted - Enable offset manipulation for res calib code low" range="20" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_TEST_HIGH_TM" width="4" begin="19" end="16" resetval="0x0" description="o_res_tx_offset_test_high_TM - Res calib manipulation code for res calib code high" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_HIGH_DEC_TM" width="1" begin="15" end="15" resetval="0x0" description="o_res_tx_offset_high_dec_TM asserted - Perform increment manipulation on res calib code if o_res_tx_offset_high_TM_sel is asserted" range="15" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_TX_OFFSET_HIGH_TM_SEL" width="1" begin="14" end="14" resetval="0x0" description="o_res_tx_offset_high_TM_sel asserted - Enable offset manipulation for res calib code high" range="14" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_CALIB_DECISION_WAIT_TM" width="4" begin="13" end="10" resetval="0x4" description="res_calib decision wait time" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_CALIB_INIT_WAIT_TM" width="4" begin="9" end="6" resetval="0x5" description="res_calib initial wait time" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_CALIB_RSTB_TM" width="1" begin="5" end="5" resetval="0x0" description="w_res_calib_rstb value in testmode" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RES_CALIB_RSTB_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="w_res_calib_rstb select from test_mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT1" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT1" offset="0x1C" width="32" description="">
		<bitfield id="CMN0_O_ATB_EN" width="1" begin="31" end="31" resetval="0x0" description="ATB probing enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ATB_SRC" width="1" begin="30" end="30" resetval="0x0" description="Select IO for atb probing" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN0_BF_29_17" width="13" begin="29" end="17" resetval="0x0" description="atb sel" range="29 - 17" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_ATB_CP_CUR_SEL" width="1" begin="16" end="16" resetval="0x0" description="o_ana_pll_atb_cp_cur_sel" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_ATBH_GM_CUR_SEL" width="1" begin="15" end="15" resetval="0x0" description="o_ana_pll_atbh_gm_cur_sel" range="15" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_BG_PD_TM" width="1" begin="9" end="9" resetval="0x0" description="o_ana_bg_pd value in testmode" range="9" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_BG_PD_TM_SEL" width="1" begin="8" end="8" resetval="0x0" description="o_ana_bg_pd select from test_mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_RES_CALIB_PD_TM" width="1" begin="7" end="7" resetval="0x0" description="o_ana_res_calib_pd value in testmode" range="7" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_RES_CALIB_PD_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="o_ana_res_calib_pd select from test_mode" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_RES_CALIB_CODE_TM" width="5" begin="5" end="1" resetval="0x0" description="o_ana_res_calib_code value in test_mode" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_RES_CALIB_CODE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="o_ana_res_calib_code select from test_mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT2" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT2" offset="0x20" width="32" description="">
		<bitfield id="CMN0_O_CMN_RX_MODE_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable CMN RX related StateMachines" range="10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMN_TX_MODE_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable CMN TX related StateMachines" range="9" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_SSM_WAIT_BGCAL_EN" width="8" begin="8" end="1" resetval="0x20" description="Wait time for Calibrations enable after bandgap is enabled (in us)" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMN_SSM_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable CMN startup state machine" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT3" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT3" offset="0x24" width="32" description="">
		<bitfield id="CMN0_O_PLL_WAIT_PLL_ACCINV" width="8" begin="31" end="24" resetval="0x5" description="Wait time in pll_accinv (in us)" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_BIAS" width="8" begin="23" end="16" resetval="0x3" description="Wait time in pll_bias (in us)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_EN_DEL" width="8" begin="15" end="8" resetval="0x1" description="Wait time in pll_en_del (in us)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_EN" width="8" begin="7" end="0" resetval="0x1" description="Wait time in PLL en (in us)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT4" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT4" offset="0x28" width="32" description="">
		<bitfield id="CMN0_O_PLL_WAIT_PLL_LOCK_DET_WAIT" width="12" begin="27" end="16" resetval="0x50" description="Wait time in pll_lock_det_wait (in us)" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_RST_DEASSERT_2" width="8" begin="15" end="8" resetval="0x1" description="Wait time in pll_rst_deassert_2ndset (in us)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_RST_DEASSERT" width="8" begin="7" end="0" resetval="0x30" description="Wait time in pll_rst_deassert (in us)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT5" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT5" offset="0x2C" width="32" description="">
		<bitfield id="CMN0_O_CMN_TX_READY_TM_SEL" width="2" begin="31" end="30" resetval="0x0" description="ATB probing enabled" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_PROCEED_WITH_LOCK_FAIL_TM" width="1" begin="29" end="29" resetval="0x0" description="o_ana_pll_atb_cp_cur_sel" range="29" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_LOCKED_TM" width="1" begin="28" end="28" resetval="0x0" description="Forced value of pll_locked going to fsm = 1" range="28" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_LOCKED_TM_SEL" width="1" begin="27" end="27" resetval="0x0" description="pll_locked going to fsm forced from test registers" range="27" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_LOCK_DET_EN_TM" width="1" begin="26" end="26" resetval="0x0" description="Forced value of pll_lock_det_en = 1" range="26" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_LOCK_DET_EN_TM_SEL" width="1" begin="25" end="25" resetval="0x0" description="pll_lock_det_en forced from test registers" range="25" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_PLL_WAIT_PLL_LOCK_TIMEOUT" width="18" begin="17" end="0" resetval="0x1024" description="Wait time for pll_lock_timeout (in us)" range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT6" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT6" offset="0x30" width="32" description="">
		<bitfield id="CMN0_O_LOCKDET_REFCNT_IDLE_VALUE" width="16" begin="31" end="16" resetval="0x4" description="refcnt idle value for PLL lock detect module" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_LOCKDET_REFCNT_START_VALUE" width="16" begin="15" end="0" resetval="0x200" description="refcnt start value for PLL lock detect module" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT7" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT7" offset="0x34" width="32" description="">
		<bitfield id="CMN0_O_LOCKDET_PLLCNT_LOCK_THR_VALUE" width="16" begin="31" end="16" resetval="0x3" description="pllcnt lock threshold value for PLL lock detect module" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_LOCKDET_PLLCNT_START_VALUE" width="16" begin="15" end="0" resetval="0x200" description="pllcnt start value for PLL lock detect module" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT8" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT8" offset="0x38" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_VRESET_VCTRL_TUNE" width="8" begin="31" end="24" resetval="0x0" description="unconnected, intended for vreset_vctrl(CP output) progrmmability" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_VRESET_VCO_BIAS_TUNE" width="8" begin="23" end="16" resetval="0x8" description="Programmability for vco bias(gmbyc)  initial voltage" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_TUNE" width="8" begin="15" end="8" resetval="0x1" description="gm tune value for PLL" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_CP_TUNE" width="8" begin="7" end="0" resetval="0x3" description="Charge Pump Tune value for PLL" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT9" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT9" offset="0x3C" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_VREF_VCO_BIAS_TUNE" width="8" begin="31" end="24" resetval="0x0" description="Tuning Control for reference vco bias in PLL" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_VCO_BIAS_TUNE" width="8" begin="23" end="16" resetval="0x0" description="Tuning Control for PLL vco bias" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GMBYC_CAP_TUNE" width="8" begin="15" end="8" resetval="0x0" description="gmbyc tune value for PLL" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_LOOP_FILTER_TUNE" width="8" begin="7" end="0" resetval="0x0" description="Tuning Control for loop filter" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT10" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT10" offset="0x40" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_BYTECLK_DIV" width="8" begin="27" end="20" resetval="0x8" description="Byteclk divider value" range="27 - 20" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_PWM_DIV_LOW" width="10" begin="19" end="10" resetval="0x0" description="Low division value setting for the gm PWM control divider" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_PWM_DIV_HIGH" width="10" begin="9" end="0" resetval="0x0" description="High division value setting for the gm PWM control divider" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT11" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT11" offset="0x44" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_CYA" width="16" begin="31" end="16" resetval="0x0" description="Drives pllda_cya going to ANA" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_PFD_EN_1U_DEL_TM_SEL" width="1" begin="12" end="12" resetval="0x0" description="Testmode signal for selecting 1us delayed for pll_pfd_reset_n" range="12" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_VRESET_VCO_BIAS_SEL" width="1" begin="11" end="11" resetval="0x0" description="vreset_vctrl_gmbyc is set inside the pll_vreset_gen" range="11" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_VRESET_VCTRL_SEL" width="1" begin="10" end="10" resetval="0x0" description="vreset_vctrl is set to ground inside the pll_vreset_gen" range="10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_SEL_FBCLK_GM_PWM" width="1" begin="9" end="9" resetval="0x0" description="Enable mode to use feedback clock as the PWM control input for the gm stage" range="9" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_OP_BY2_BYPASS" width="1" begin="8" end="8" resetval="0x0" description="Mode to bypass the divide by 2 in the PLL output which generates clk_bit and clk_bitb" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_BYPASS" width="1" begin="7" end="7" resetval="0x0" description="Bypass PLL and pass refclk as output" range="7" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_FBDIV_CLKINBY2_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable division by 2 on the feedback divider input clock" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_DSM_CLK_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable for dsm clock output to digital" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_PWM_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable PWM control of the gm, else it will operate in the continuous mode" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_OP_DIV_CLK_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for op divider clock output to digital" range="3" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_IP_DIV_CLK_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable for ip divider output to digital" range="2" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_REF_CLK_EN" width="1" begin="1" end="1" resetval="0x0" description="enables refclk to PLL" range="1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_FB_DIV_CLK_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable for feedback clock output to digital" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT12" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT12" offset="0x48" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_VRESET_GEN_EN_TM" width="1" begin="31" end="31" resetval="0x0" description="Forced value of pll_vreset_gen_en = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_VRESET_GEN_EN_TM_SEL" width="1" begin="30" end="30" resetval="0x0" description="pll_vreset_gen_en forced from test registers" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_PFD_EN_TM" width="1" begin="29" end="29" resetval="0x0" description="Forced value of pllda_pfd_en = 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_PFD_EN_TM_SEL" width="1" begin="28" end="28" resetval="0x0" description="pllda_pfd_en forced from test registers" range="28" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_LOOP_FILTER_RESET_N_TM" width="1" begin="27" end="27" resetval="0x0" description="Forced value of pll_loop_filter_reset_n = 1" range="27" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_LOOP_FILTER_RESET_N_TM_SEL" width="1" begin="26" end="26" resetval="0x0" description="pll_loop_filter_reset_n is drivne from test registers" range="26" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_RESET_N_TM" width="1" begin="25" end="25" resetval="0x0" description="Forced value of pll_gm_reset_n = 1" range="25" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GM_RESET_N_TM_SEL" width="1" begin="24" end="24" resetval="0x0" description="pll_gm_reset_n is drivne from test registers" range="24" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GMBYC_CAP_RESET_N_TM" width="1" begin="23" end="23" resetval="0x0" description="Forced value of pll_gmbyc_cap_reset_n = 1" range="23" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_GMBYC_CAP_RESET_N_TM_SEL" width="1" begin="22" end="22" resetval="0x0" description="pll_gmbyc_cap_reset_n is drivne from test registers" range="22" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_CP_RESET_N_TM" width="1" begin="21" end="21" resetval="0x0" description="Forced value of pll_cp_reset_n = 1" range="21" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_CP_RESET_N_TM_SEL" width="1" begin="20" end="20" resetval="0x0" description="pll_cp_reset_n is drivne from test registers" range="20" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_ACCINV_EN_TM" width="1" begin="19" end="19" resetval="0x0" description="Forced value of pllda_accinv = 1" range="19" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_ACCINV_EN_TM_SEL" width="1" begin="18" end="18" resetval="0x0" description="pllda_accinv forced from test registers" range="18" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_BIAS_EN_TM" width="1" begin="17" end="17" resetval="0x0" description="Forced value of pllda_bias_en = 1" range="17" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_BIAS_EN_TM_SEL" width="1" begin="16" end="16" resetval="0x0" description="pllda_bias_en forced from test registers" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLLDA_EN_DEL_TM" width="1" begin="15" end="15" resetval="0x0" description="Forced value of pllda_en_del = 1" range="15" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLLDA_EN_DEL_TM_SEL" width="1" begin="14" end="14" resetval="0x0" description="pllda_en_del forced from test registers" range="14" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLLDA_EN_TM" width="1" begin="13" end="13" resetval="0x0" description="Forced value of pllda_en_del = 1" range="13" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLLDA_EN_TM_SEL" width="1" begin="12" end="12" resetval="0x0" description="pllda_en_del forced from test registers" range="12" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_OP_BY2_DIV_RESET_N_TM" width="1" begin="11" end="11" resetval="0x0" description="Forced valu of pllda_op_by2_div_reset_n = 1" range="11" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_OP_BY2_DIV_RESET_N_TM_SEL" width="1" begin="10" end="10" resetval="0x0" description="pllda_op_by2_div_reset_n forced from test registers" range="10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_OP_DIV_RESET_N_TM" width="1" begin="9" end="9" resetval="0x0" description="Forced value of pllda_op_div_reset_n = 1" range="9" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_OP_DIV_RESET_N_TM_SEL" width="1" begin="8" end="8" resetval="0x0" description="pllda_op_div_reset_n forced from test registers" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_IP_DIV_RESET_N_TM" width="1" begin="7" end="7" resetval="0x0" description="Forced value of pllda_ip_div_reset_n = 1" range="7" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_IP_DIV_RESET_N_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="pllda_ip_div_reset_n forced from test registers" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_FB_DIV_RESET_N_TM" width="1" begin="5" end="5" resetval="0x0" description="Forced value of pllda_fb_div_reset_n = 1" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_FB_DIV_RESET_N_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="pllda_fb_div_reset_n forced from test registers" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_GM_PWM_DIV_RESET_N_TM" width="1" begin="3" end="3" resetval="0x0" description="Forced value of pllda_gm_pwm_div_reset_n = 1" range="3" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_GM_PWM_DIV_RESET_N_TM_SEL" width="1" begin="2" end="2" resetval="0x0" description="pllda_gm_pwm_div_reset_n forced from test registers" range="2" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_BYTECLK_DIV_RESET_N_TM" width="1" begin="1" end="1" resetval="0x0" description="Forced value of pllda_byteclk_div_reset_n = 1" range="1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_BYTECLK_DIV_RESET_N_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="pllda_byteclk_div_reset_n forced from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT13" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT13" offset="0x4C" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_FB_DIV_LOW_TM" width="10" begin="31" end="22" resetval="0x0" description="forced value for pll_fb_div_clk_low" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_FB_DIV_LOW_TM_SEL" width="1" begin="21" end="21" resetval="0x0" description="pll_fb_div_clk_low forced from test registers" range="21" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_FB_DIV_HIGH_TM" width="10" begin="20" end="11" resetval="0x0" description="forced value for pll_fb_div_clk_high" range="20 - 11" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_FB_DIV_HIGH_TM_SEL" width="1" begin="10" end="10" resetval="0x0" description="pll_fb_div_clk_high forced from test registers" range="10" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT14" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT14" offset="0x50" width="32" description="">
		<bitfield id="CMN0_O_ANA_PLL_OP_DIV_TM" width="6" begin="12" end="7" resetval="0x0" description="forced value for op_div" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_OP_DIV_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="op_div forced from test registers" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_IP_DIV_TM" width="5" begin="5" end="1" resetval="0x0" description="forced value for ip_div" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_ANA_PLL_IP_DIV_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="ip_div forced from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT20" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT20" offset="0x68" width="32" description="">
		<bitfield id="CMN0_O_CMSMT_REF_CLK_TMR_VALUE" width="16" begin="19" end="4" resetval="0x20" description="Number of refclk cycles required for clock measurement" range="19 - 4" rwaccess="R/W"/> 
		<bitfield id="CMN0_BF_3_1" width="3" begin="3" end="1" resetval="0x0" description="test clock" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMSMT_MEASUREMENT_RUN" width="1" begin="0" end="0" resetval="0x0" description="Enables clock measurement" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT21" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT21" offset="0x6C" width="32" description="">
		<bitfield id="CMN0_O_CMNDA_HSRX_BIST_CLK_SERSYNTH_SWAPDPDN" width="1" begin="6" end="6" resetval="0x0" description="Enables swapping DP-DN lines for clock bist" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_HSRX_BIST_DATA_SERSYNTH_SWAPDPDN" width="1" begin="5" end="5" resetval="0x0" description="Enables swapping DP-DN lines for data bist" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_BIST_EN_DEL_TM" width="1" begin="4" end="4" resetval="0x0" description="forced value of cmnda_rx_bist_en_del = 1" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_BIST_EN_DEL_TM_SEL" width="1" begin="3" end="3" resetval="0x0" description="cmnda_rx_bist_en_del driven from test registers" range="3" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_BIST_EN_TM" width="1" begin="2" end="2" resetval="0x0" description="forced value of cmnda_rx_bist_en = 1" range="2" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_BIST_EN_TM_SEL" width="1" begin="1" end="1" resetval="0x0" description="cmnda_rx_bist_en driven from test registers" range="1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_DIG_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST enable for digital" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT22" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT22" offset="0x70" width="32" description="">
		<bitfield id="CMN0_TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="31" end="31" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_SKEW_CAL_SYNC_PKT" width="8" begin="30" end="23" resetval="0x0" description="desired skew calibration test sync packet" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_HS_SYNC_PKT_SEL" width="1" begin="22" end="22" resetval="0x0" description="To send 'B8 as HS sync packet" range="22" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_HS_SYNC_PKT" width="8" begin="21" end="14" resetval="0x0" description="desired HS test sync packet" range="21 - 14" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_LENGTH_OF_DESKEW" width="7" begin="13" end="7" resetval="0x13" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="13 - 7" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_SEND_CONFIG" width="2" begin="6" end="5" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_MODE_ENTRY_WAIT_TIME" width="4" begin="4" end="1" resetval="0x10" description="Once after giving bist_en signal to pattern generator, after these many number of BYTE clcok cycles pattern generation will start" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_CONTROLLER_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable BIST controller" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT23" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT23" offset="0x74" width="32" description="">
		<bitfield id="CMN0_TM_TX_DATA_HS_SEL" width="1" begin="23" end="23" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;22:15>" range="23" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_TX_DATA_HS" width="8" begin="22" end="15" resetval="0x0" description="Desired clock patetrn that can be sent using clk_sersynth" range="22 - 15" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_BAND_CTRL_SEL" width="1" begin="14" end="14" resetval="0x0" description="To take the default band control settigns by the design" range="14" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_BAND_CTRL" width="5" begin="13" end="9" resetval="0x0" description="Test mode band control setting to be done for BIST" range="13 - 9" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_SKEW_CAL_PATTERN_SEL" width="1" begin="8" end="8" resetval="0x0" description="To send 'AA as skew calibration pattern" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN0_TM_SKEW_CAL_PATTERN" width="8" begin="7" end="0" resetval="0x0" description="desired skew calibration test sequence" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT24" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT24" offset="0x78" width="32" description="">
		<bitfield id="CMN0_BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT25" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT25" offset="0x7C" width="32" description="">
		<bitfield id="CMN0_BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT26" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT26" offset="0x80" width="32" description="">
		<bitfield id="CMN0_BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT27" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT27" offset="0x84" width="32" description="">
		<bitfield id="CMN0_BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT28" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT28" offset="0x88" width="32" description="">
		<bitfield id="CMN0_BIST_TM_CLOCK_LP_DP_SEL" width="1" begin="23" end="23" resetval="0x0" description="Test mode selection bit to force clcok LP DP buffer to value from design" range="23" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_CLOCK_LP_DP_VAL" width="1" begin="22" end="22" resetval="0x0" description="Test mode clock LP DP buffer value is 0" range="22" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_CLOCK_LP_DN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Test mode selection bit to force clcok LP DN buffer to value from design" range="21" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_CLOCK_LP_DN_VAL" width="1" begin="20" end="20" resetval="0x0" description="Test mode clock LP DN buffer value is 0" range="20" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_DATA_LP_DP_SEL" width="1" begin="19" end="19" resetval="0x0" description="Test mode selection bit to force data LP DP buffer to value from design" range="19" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_DATA_LP_DP_VAL" width="1" begin="18" end="18" resetval="0x0" description="Test mode data LP DP buffer value is 0" range="18" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_DATA_LP_DN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Test mode selection bit to force data LP DN buffer to value from design" range="17" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_TM_DATA_LP_DN_VAL" width="1" begin="16" end="16" resetval="0x0" description="Test mode data LP DN buffer value is 0" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT31" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT31" offset="0x94" width="32" description="">
		<bitfield id="CMN0_O_RX_SSM_LDO_EN_REF_TMR" width="8" begin="23" end="16" resetval="0x4" description="Wait time before enabling oscialltor calibration" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_SSM_LDO_EN_DEL_TMR" width="8" begin="15" end="8" resetval="0x4" description="wait time before enabling ldo_en_ref" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_SSM_LDO_EN_TMR" width="8" begin="7" end="0" resetval="0x0" description="Wait time between ldo_en and ldo_en_del" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT32" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT32" offset="0x98" width="32" description="">
		<bitfield id="CMN0_O_RX_SSM_ANA_BIST_ISO_DIS_TMR" width="8" begin="15" end="8" resetval="0x2" description="Wait time between Bist_en_del and disabling isolation" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_SSM_ANA_BIST_EN_DEL_TMR" width="8" begin="7" end="0" resetval="0x1" description="Wait time between Bist_en and bist_en_Del" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT33" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT33" offset="0x9C" width="32" description="">
		<bitfield id="CMN0_O_RX_OSC_CAL_TIMER_SCALE_SEL" width="3" begin="31" end="29" resetval="0x0" description="Timer scale value for vco_count_window" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_ITER_VALUE_TM" width="12" begin="25" end="14" resetval="0x0" description="Wait time required before enabling vco count window during iteration in test mode" range="25 - 14" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_ITER_VALUE_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="refclk_timer_iter value driven from test register" range="13" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_INIT_VALUE_TM" width="12" begin="12" end="1" resetval="0x0" description="Wait time required before enabling vco count window in initial phase in test mode" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_INIT_VALUE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="refclk_timer_init value driven from test register" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT34" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT34" offset="0xA0" width="32" description="">
		<bitfield id="CMN0_O_RX_OSC_EN_DEL_TMR_VALUE_TM" width="12" begin="25" end="14" resetval="0x0" description="Wait time between osc_en and osc_en_del in Test mode" range="25 - 14" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_OSC_EN_DEL_TMR_VALUE_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="osc_en_del_tmr driven from test register" range="13" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_START_VALUE_TM" width="12" begin="12" end="1" resetval="0x0" description="No of refclk cycles required for single vco count window in test mode" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_REFCLK_TIMER_START_VALUE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="refclk_timer_start_value driven from test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT35" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT35" offset="0xA4" width="32" description="">
		<bitfield id="CMN0_O_RX_PLLCNT_COUNT_START_VALUE_2" width="12" begin="23" end="12" resetval="0x312" description="No of PLL clock cycles expected in 2.5G mode" range="23 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_PLLCNT_COUNT_START_VALUE_1" width="12" begin="11" end="0" resetval="0x187" description="No of PLL clock cycles expected in 1.5G mode" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT36" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT36" offset="0xA8" width="32" description="">
		<bitfield id="CMN0_O_RX_TM_VCOCAL_OVRD_VALUE" width="7" begin="19" end="13" resetval="0x0" description="Vco calcode Test mode value" range="19 - 13" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_TM_VCO_CAL_OVERRIDE_EN" width="1" begin="12" end="12" resetval="0x0" description="Enables test mode overwrite for vco cal code" range="12" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_OSC_CAL_CODE_START" width="7" begin="11" end="5" resetval="0x119" description="Starting code for vco calibration" range="11 - 5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_OSC_CAL_CODE_INIT_STEP" width="3" begin="4" end="2" resetval="0x2" description="Step size for incrmenting vco cal code" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_TM_SEL_1P5G_MODE" width="1" begin="1" end="1" resetval="0x0" description="Select 1p5g mode oscillator clock" range="1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_RX_TM_OSC_CAL_EN" width="1" begin="0" end="0" resetval="0x0" description="Test mode overwrite for crude osc calibration enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT37" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT37" offset="0xAC" width="32" description="">
		<bitfield id="CMN0_O_CMNDA_HSRX_OSC_CALIB_SEL_TM" width="1" begin="14" end="14" resetval="0x0" description="forced value of hsrx_osc_calib_sel = 1" range="14" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_HSRX_OSC_CALIB_SEL_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="hsrx_osc_calib_sel driven from test registers" range="13" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_DIV_RESET_N_TM" width="1" begin="12" end="12" resetval="0x0" description="forced value of rx_osc_div_reset_n = 1" range="12" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_DIV_RESET_N_TM_SEL" width="1" begin="11" end="11" resetval="0x0" description="rx_osc_div_reset_n driven from test registers" range="11" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_EN_DEL_TM" width="1" begin="10" end="10" resetval="0x0" description="forced value of rx_osc_en_del = 1" range="10" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_EN_DEL_TM_SEL" width="1" begin="9" end="9" resetval="0x0" description="rx_osc_en_del driven from test registers" range="9" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_EN_TM" width="1" begin="8" end="8" resetval="0x0" description="forced value of rx_osc_en = 1" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_OSC_EN_TM_SEL" width="1" begin="7" end="7" resetval="0x0" description="rx_osc_en driven from test registers" range="7" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_BYPASS_TM" width="1" begin="6" end="6" resetval="0x0" description="Bypass LDO in test mode" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_REF_EN_TM" width="1" begin="5" end="5" resetval="0x0" description="forced value of rx_ldo_ref_en = 1" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_REF_EN_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="rx_ldo_ref_en driven from test registers" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_EN_DEL_TM" width="1" begin="3" end="3" resetval="0x0" description="forced value of rx_ldo_en_del = 1" range="3" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_EN_DEL_TM_SEL" width="1" begin="2" end="2" resetval="0x0" description="rx_ldo_en_del driven from test registers" range="2" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_EN_TM" width="1" begin="1" end="1" resetval="0x0" description="forced value of rx_ldo_en = 1" range="1" rwaccess="R/W"/> 
		<bitfield id="CMN0_O_CMNDA_RX_LDO_EN_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="rx_ldo_en driven from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT39" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT39" offset="0xB4" width="32" description="">
		<bitfield id="CMN0_SPARE" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT50" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT50" offset="0xD8" width="32" description="">
		<bitfield id="CMN0_BIST_COMPLETE" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="CMN0_BIST_EN_ACK" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT53" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT53" offset="0xE4" width="32" description="">
		<bitfield id="CMN0_I_CMSMT_TEST_CLK_CNT_VALUE" width="16" begin="16" end="1" resetval="0x0" description="Gives clocks cycles count for test clock during measurement" range="16 - 1" rwaccess="R"/> 
		<bitfield id="CMN0_I_CMSMT_MEASUREMENT_DONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates clock measurement is done" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT54" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT54" offset="0xE8" width="32" description="">
		<bitfield id="CMN0_I_CMN_PLL_SSM_STATE" width="12" begin="31" end="20" resetval="0x0" description="Gives CMN PLL ssm state" range="31 - 20" rwaccess="R"/> 
		<bitfield id="CMN0_I_DIG_PG_ACK" width="1" begin="4" end="4" resetval="0x0" description="PSM power good acknowledgement" range="4" rwaccess="R"/> 
		<bitfield id="CMN0_I_PLL_NOT_LOCKED" width="1" begin="3" end="3" resetval="0x0" description="Indicates PLL is not locked before timeout" range="3" rwaccess="R"/> 
		<bitfield id="CMN0_I_PLL_LOCKED" width="1" begin="2" end="2" resetval="0x0" description="Indicates PLL is locked" range="2" rwaccess="R"/> 
		<bitfield id="CMN0_I_ANA_RES_COMP_OUT" width="1" begin="1" end="1" resetval="0x0" description="read value of comaprator output" range="1" rwaccess="R"/> 
		<bitfield id="CMN0_I_CMN_TX_READY" width="1" begin="0" end="0" resetval="0x0" description="Indiacates cmn is ready for TX IP" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT56" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT56" offset="0xF0" width="32" description="">
		<bitfield id="CMN0_I_CMNDA_RX_OSC_CALCODE" width="7" begin="27" end="21" resetval="0x0" description="Reads out calib code applied to osicllator" range="27 - 21" rwaccess="R"/> 
		<bitfield id="CMN0_I_CMN_RX_SSM_STATE" width="10" begin="20" end="11" resetval="0x0" description="Gives CMN Rx ssm state" range="20 - 11" rwaccess="R"/> 
		<bitfield id="CMN0_I_RX_OSC_CAL_FSM_STATE" width="9" begin="10" end="2" resetval="0x0" description="Gives Rx osc calib FSM state" range="10 - 2" rwaccess="R"/> 
		<bitfield id="CMN0_I_ANA_RES_COMP_OUT_X" width="1" begin="1" end="1" resetval="0x0" description="read value of comaprator output" range="1" rwaccess="R"/> 
		<bitfield id="CMN0_I_CMN_RX_READY" width="1" begin="0" end="0" resetval="0x0" description="Indicates cmn is ready for RX IP" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT58" acronym="WIZ16B8M4CDT_CMN0_CMN_DIG_TBIT58" offset="0xF8" width="32" description="">
		<bitfield id="CMN0_I_RES_CALIB_CODE" width="5" begin="5" end="1" resetval="0x0" description="Gives out calibrated resistor calibration code" range="5 - 1" rwaccess="R"/> 
		<bitfield id="CMN0_I_RES_CALIB_DONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates resistor calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT0" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT0" offset="0x100" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT1" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT1" offset="0x104" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT2" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT2" offset="0x108" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT3" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT3" offset="0x10C" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT4" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT4" offset="0x110" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT0" offset="0x11C" width="32" description="">
		<bitfield id="CLK0_ULPS_PULLDN_CNT" width="5" begin="12" end="8" resetval="0x6" description="After enabling LDO, ulps_pulldn will go to 0 after these many uS" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="CLK0_LDO_EN_CNT" width="5" begin="4" end="0" resetval="0x6" description="Once the analog's power down signal is de asserted, LDO will be enabled after these many uS" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT1" offset="0x120" width="32" description="">
		<bitfield id="CLK0_HS_PREP_HALF_CYC_SEL" width="1" begin="17" end="17" resetval="0x0" description="HS Prepare extra half cycle offset is controlled by digital logic" range="17" rwaccess="R/W"/> 
		<bitfield id="CLK0_HS_PREP_HALF_CYC_EN" width="1" begin="16" end="16" resetval="0x0" description="If bit 17 == 1, Sets HS Prepare extra offset to 0 half cycle" range="16" rwaccess="R/W"/> 
		<bitfield id="CLK0_CLK_TRAIL_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Sets CLK-TRAIL Offset to 0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CLK0_CLK_ZERO_OFFSET" width="4" begin="11" end="8" resetval="0x0" description="Sets CLK-ZERO offset to 0" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CLK0_CLK_PREP_OFFSET" width="4" begin="7" end="4" resetval="0x0" description="Sets CLK-PREPARE offset to 0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CLK0_TLPX_OFFSET" width="4" begin="3" end="0" resetval="0x0" description="Sets TLPX Offset to 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT2" offset="0x124" width="32" description="">
		<bitfield id="CLK0_SERSYNTH_LOOPBACK" width="1" begin="5" end="5" resetval="0x0" description="De-serialiser will take input from sampler" range="5" rwaccess="R/W"/> 
		<bitfield id="CLK0_BAL_FORCE_STATE" width="3" begin="4" end="2" resetval="0x0" description="Force the SYNC packet detection logic into below states if &#60;1> is '1', SYNC_DONE state" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="CLK0_BAL_FORCE_EN" width="1" begin="1" end="1" resetval="0x0" description="SYNC packet detection FSM in serialiser in BIST mode will work as per logic" range="1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT8" offset="0x13C" width="32" description="">
		<bitfield id="CLK0_WAIT_TIME" width="4" begin="29" end="26" resetval="0x4" description="Wait time between posedge run and negedge run of sampler clock" range="29 - 26" rwaccess="R/W"/> 
		<bitfield id="CLK0_ULPTX_TEST_TIME" width="8" begin="25" end="18" resetval="0x64" description="While testing ULPTX, LP00 will be maintained on DPDN for this many number of byte clock cycles" range="25 - 18" rwaccess="R/W"/> 
		<bitfield id="CLK0_HS_CLK_CHECK_TIME" width="16" begin="17" end="2" resetval="0x100" description="For how much time clock pattern will be checked for transitions. This value will be counted on byte clock" range="17 - 2" rwaccess="R/W"/> 
		<bitfield id="CLK0_LOOPBACK_MODE" width="1" begin="1" end="1" resetval="0x0" description="Internal Loopback mode" range="1" rwaccess="R/W"/> 
		<bitfield id="CLK0_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT9" offset="0x140" width="32" description="">
		<bitfield id="CLK0_BIST_DIG_TO_DIG_LOOPBACK" width="1" begin="10" end="10" resetval="0x0" description="main digital to pattern checker loopback enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="CLK0_HS_CLK_CHECK_EXTRA_TIME" width="5" begin="4" end="0" resetval="0x10" description="After the clock has been transmitted for programmed number of byte clock cycles, if we need clock to be sent for some more time, set this value as per requiremnt" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT10" offset="0x144" width="32" description="">
		<bitfield id="CLK0_SPARE" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT14" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT14" offset="0x154" width="32" description="">
		<bitfield id="CLK0_TM_ISO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable isolation in test mode" range="31" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LOAD_DPDN_SEL" width="1" begin="30" end="30" resetval="0x0" description="Take ana_dpdn_load from dig logic" range="30" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LOAD_DPDN" width="3" begin="29" end="27" resetval="0x0" description="set ana_dpdn_load as per requirement in test mode" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_DATA_RATE_SEL" width="1" begin="26" end="26" resetval="0x0" description="Take ana_hstx_datarate from dig logic" range="26" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_DATE_RATE" width="2" begin="25" end="24" resetval="0x0" description="set ana_hstx_datarate as per requirement in test mode" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_ULP_RCV_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="Take ana_bist_ulps_rcv_en from dig logic" range="23" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_ULP_RCV_EN" width="1" begin="22" end="22" resetval="0x0" description="set ana_bist_ulps_rcv_en to 0" range="22" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_ULPS_PULDN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Take ana_ulps_puldn from dig logic" range="21" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_ULPS_PULDN" width="1" begin="20" end="20" resetval="0x0" description="set ana_ulps_puldn to 0" range="20" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_SMPLR_CLK_EDGE_SEL" width="1" begin="19" end="19" resetval="0x0" description="Take ana_bist_smplr_clkedge from dig logic" range="19" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_SMPLR_CLK_EDGE" width="1" begin="18" end="18" resetval="0x0" description="set ana_bist_smplr_clkedge to posedge" range="18" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Take ana_bist_en from dig logic" range="17" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_BIST_EN" width="1" begin="16" end="16" resetval="0x0" description="set ana_bist_en to 0" range="16" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_TRST_SEL" width="1" begin="15" end="15" resetval="0x0" description="Take ana_lptx_trst from dig logic" range="15" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_TRST" width="1" begin="14" end="14" resetval="0x0" description="set ana_lptx_trst to 0" range="14" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_RST_SEL" width="1" begin="13" end="13" resetval="0x0" description="Take ana_lptx_rst from dig logic" range="13" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_RST" width="1" begin="12" end="12" resetval="0x0" description="set ana_lptx_rst to 0" range="12" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="give output for LPTX DP from dig logic" range="11" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_DP" width="1" begin="10" end="10" resetval="0x0" description="send 0 to LP TX Dp" range="10" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_DN_SEL" width="1" begin="9" end="9" resetval="0x0" description="give output for LPTX DN from dig logic" range="9" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LPTX_DN" width="1" begin="8" end="8" resetval="0x0" description="send 0 to LP TX Dn" range="8" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LDO_REF_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="Take ana_ldo_ref_en from dig logic" range="7" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_LDO_REF_EN" width="1" begin="6" end="6" resetval="0x0" description="set ana_ldo_ref_en to 0" range="6" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_TRST_SEL" width="1" begin="5" end="5" resetval="0x0" description="Take ana_hstx_trst from dig logic" range="5" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_TRST" width="1" begin="4" end="4" resetval="0x0" description="set ana_hstx_trst to 0" range="4" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_RQST_SEL" width="1" begin="3" end="3" resetval="0x0" description="Take ana_hstx_rqst from dig logic" range="3" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_HSTX_RQST" width="1" begin="2" end="2" resetval="0x0" description="set ana_hstx_rqst to 0" range="2" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_GLOBAL_PD_SEL" width="1" begin="1" end="1" resetval="0x0" description="Take ana_global_pd from dig logic" range="1" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_GLOBAL_PD" width="1" begin="0" end="0" resetval="0x0" description="set ana_global_pd to 0 (powered up)" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT15" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT15" offset="0x158" width="32" description="">
		<bitfield id="CLK0_TM_SERSYNTH_RST_N_SEL" width="1" begin="14" end="14" resetval="0x0" description="Take sersynth_rst_n from dig logic" range="14" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_SERSYNTH_RST_N" width="1" begin="13" end="13" resetval="0x0" description="Set sersynth_rst_n to 1" range="13" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_SWAP_DPDN_SEL" width="1" begin="12" end="12" resetval="0x0" description="Take swapdp_dn from dig logic" range="12" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_SWAP_DPDN_EN" width="1" begin="11" end="11" resetval="0x0" description="Set swap_dpdn to 1" range="11" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_SERSYNTH_EN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Take sersynth_en from dig logic" range="10" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_SERSYNTH_EN" width="1" begin="9" end="9" resetval="0x0" description="set sersynth_en to 1" range="9" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_TX_DATA_HS_SEL" width="1" begin="8" end="8" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;7:0>" range="8" rwaccess="R/W"/> 
		<bitfield id="CLK0_TM_TX_DATA_HS" width="8" begin="7" end="0" resetval="0x0" description="Test byte that can be sent constantly to sersynth. This is validated by bit &#60;8> of this reg" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT16" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT16" offset="0x15C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT17" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT17" offset="0x160" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT18" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT18" offset="0x164" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT19" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT19" offset="0x168" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT20" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT20" offset="0x16C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT5" acronym="WIZ16B8M4CDT_CLK0_TX_ANA_TBIT5" offset="0x170" width="32" description="">
		<bitfield id="CLK0_ANA_TBIT5" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT21" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT21" offset="0x17C" width="32" description="">
		<bitfield id="CLK0_ANA_CTRL_FSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="FSM state readout for ana_ctrl" range="20 - 16" rwaccess="R"/> 
		<bitfield id="CLK0_BIST_BAL_STATUS" width="16" begin="15" end="0" resetval="0x0" description="BAL logic status read" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT22" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT22" offset="0x180" width="32" description="">
		<bitfield id="CLK0_TM_ESC_FSM_STATE" width="10" begin="21" end="12" resetval="0x0" description="FSM state readout for escape path" range="21 - 12" rwaccess="R"/> 
		<bitfield id="CLK0_TM_HS_FSM_STATE" width="12" begin="11" end="0" resetval="0x0" description="FSM state readout for hs path" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT24" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT24" offset="0x188" width="32" description="">
		<bitfield id="CLK0_BIST_ULP_DP" width="1" begin="17" end="17" resetval="0x0" description="Status of BIST ULPRX DP" range="17" rwaccess="R"/> 
		<bitfield id="CLK0_BIST_ULP_DN" width="1" begin="16" end="16" resetval="0x0" description="Status of BIST ULPRX DN" range="16" rwaccess="R"/> 
		<bitfield id="CLK0_BAL_FAIL" width="1" begin="15" end="15" resetval="0x0" description="byte alignment logic failed to give valid signal" range="15" rwaccess="R"/> 
		<bitfield id="CLK0_ULPTX_CHE_FSM_STATE" width="2" begin="14" end="13" resetval="0x0" description="FSM state in which ULPTX checker is in" range="14 - 13" rwaccess="R"/> 
		<bitfield id="CLK0_LPTX_CHE_FSM_STATE" width="3" begin="12" end="10" resetval="0x0" description="FSM state in which LPTX checker is in" range="12 - 10" rwaccess="R"/> 
		<bitfield id="CLK0_CTRLR_FSM_STATE" width="3" begin="9" end="7" resetval="0x0" description="FSM state in which controller iscurrently" range="9 - 7" rwaccess="R"/> 
		<bitfield id="CLK0_BIST_PASS" width="1" begin="6" end="6" resetval="0x0" description="Clock lane has passed BIST completely" range="6" rwaccess="R"/> 
		<bitfield id="CLK0_ULPTX_BIST_PASS" width="1" begin="5" end="5" resetval="0x0" description="ULPTX Bist passed" range="5" rwaccess="R"/> 
		<bitfield id="CLK0_LPTX_BIST_PASS" width="1" begin="4" end="4" resetval="0x0" description="LPTX Bist passed" range="4" rwaccess="R"/> 
		<bitfield id="CLK0_HS_BIST_ERR_POS" width="1" begin="3" end="3" resetval="0x0" description="HS Bist error detected with posedge of sampler clock" range="3" rwaccess="R"/> 
		<bitfield id="CLK0_HS_BIST_ERR_NEG" width="1" begin="2" end="2" resetval="0x0" description="HS Bist error detected with negedge of sampler clock" range="2" rwaccess="R"/> 
		<bitfield id="CLK0_BIST_CMPLT" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="CLK0_BIST_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="BIST controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT25" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT25" offset="0x18C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT26" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT26" offset="0x190" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT27" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT27" offset="0x194" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT28" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT28" offset="0x198" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT29" acronym="WIZ16B8M4CDT_CLK0_TX_DIG_TBIT29" offset="0x19C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT0" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT0" offset="0x200" width="32" description="">
		<bitfield id="DL0_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT1" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT1" offset="0x204" width="32" description="">
		<bitfield id="DL0_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT2" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT2" offset="0x208" width="32" description="">
		<bitfield id="DL0_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT3" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT3" offset="0x20C" width="32" description="">
		<bitfield id="DL0_ANA_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT4" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT4" offset="0x210" width="32" description="">
		<bitfield id="DL0_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT0" offset="0x21C" width="32" description="">
		<bitfield id="DL0_ULPS_PULLDN_CNT" width="5" begin="12" end="8" resetval="0x6" description="After enabling LDO, ulps_pulldn will go to 0 after these many uS" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DL0_LDO_EN_CNT" width="5" begin="4" end="0" resetval="0x6" description="Once the analog's power down signal is de asserted, LDO will be enabled after these many uS" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT1" offset="0x220" width="32" description="">
		<bitfield id="DL0_TEST_LPTX_DP" width="1" begin="21" end="21" resetval="0x0" description="send 0 to LP TX Dn in HS mode" range="21" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_LPTX_DN" width="1" begin="20" end="20" resetval="0x0" description="send 0 to LP TX Dp in HS mode" range="20" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_LPTX_EN" width="1" begin="19" end="19" resetval="0x0" description="give output for LPTX from dig logic for HS entry LP sequence" range="19" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_READY_SKEW_CAL" width="1" begin="18" end="18" resetval="0x0" description="Assert o_TxReadyHS during skew caliberation pattern  transmission." range="18" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HS_PREP_HAFCYC_OVERRIDE" width="1" begin="17" end="17" resetval="0x0" description="HS Prepare extra half cycle offset is controlled by digital logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HS_PREP_HSFCYC" width="1" begin="16" end="16" resetval="0x0" description="If bit 17 == 1 Sets HS Prepare extra offset to 0 half cycle" range="16" rwaccess="R/W"/> 
		<bitfield id="DL0_HS_TRAIL_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Sets HS-TRAIL Offset to 0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DL0_HS_ZERO_OFFSET" width="4" begin="11" end="8" resetval="0x0" description="Sets HS-ZERO offset to 0" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DL0_HS_PREP_OFFSET" width="4" begin="7" end="4" resetval="0x0" description="Sets HS-PREPARE offset to 0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DL0_HS_TLPX_OFFSET" width="4" begin="3" end="0" resetval="0x0" description="Sets TLPX Offset to 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT2" offset="0x224" width="32" description="">
		<bitfield id="DL0_TM_SKEW_CAL_SEQ" width="8" begin="26" end="19" resetval="0x0" description="desired skew calibration test sequence" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SKEW_CAL_SEQ_SEL" width="1" begin="18" end="18" resetval="0x0" description="To send 'AA as skew calibration pattern" range="18" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SKEW_CAL_SYNC_PKT" width="8" begin="17" end="10" resetval="0x0" description="desired skew calibration test sync packet" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="9" end="9" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="9" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HS_SYNC_PKT" width="8" begin="8" end="1" resetval="0x0" description="desired HS test sync packet" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HS_SYNC_PKT_SEL" width="1" begin="0" end="0" resetval="0x0" description="To send 'B8 as HS sync packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT3" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT3" offset="0x228" width="32" description="">
		<bitfield id="DL0_SERSYNTH_LOOPBACK" width="1" begin="5" end="5" resetval="0x0" description="De-serialiser will take input from sampler" range="5" rwaccess="R/W"/> 
		<bitfield id="DL0_BAL_FORCE_STATE" width="3" begin="4" end="2" resetval="0x0" description="Force the SYNC packet detection logic into below states if &#60;1> is '1', SYNC_DONE state" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="DL0_BAL_FORCE_EN" width="1" begin="1" end="1" resetval="0x0" description="SYNC packet detection FSM in serialiser in BIST mode will work as per logic" range="1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT4" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT4" offset="0x22C" width="32" description="">
		<bitfield id="DL0_CONTENTION_EN" width="1" begin="15" end="15" resetval="0x0" description="Contention detector logic is enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="DL0_FORCE_RX_MODE" width="1" begin="12" end="12" resetval="0x0" description="Force LPRX into RX mode" range="12" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_DATA_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="Normal_ LPTX DP_B from logic for LPDT" range="11" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_DATA_LPTX_DN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Normal_ LPTX DN_B from logic for LPDT" range="10" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_DATA_LPTX" width="8" begin="9" end="2" resetval="0x0" description="LPTX test data" range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_DATA_LPTX_RSTN" width="1" begin="1" end="1" resetval="0x0" description="LP test data logic is RESET" range="1" rwaccess="R/W"/> 
		<bitfield id="DL0_TEST_DATA_LPTX_EN" width="1" begin="0" end="0" resetval="0x0" description="LP test data logic DISABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT5" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT5" offset="0x230" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT6" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT6" offset="0x234" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT7" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT7" offset="0x238" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT8" offset="0x23C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT9" offset="0x240" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT10" offset="0x244" width="32" description="">
		<bitfield id="DL0_BIST_WAIT_TIME" width="4" begin="24" end="21" resetval="0x4" description="BIST wait time between posedge run and negedge run of sampler clock" range="24 - 21" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_ULPTX_TEST_TIME" width="8" begin="20" end="13" resetval="0x64" description="While testing ULPTX, LP00 will be maintained on DPDN for this many number of byte clock cycles" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_SEND_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_DIG_TO_DIG_LOOPBK" width="1" begin="10" end="10" resetval="0x0" description="main digital to pattern checker loopback enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_RUN_NEGEDGE_FIRST" width="1" begin="9" end="9" resetval="0x0" description="BIST will run with posedge of sampler clock first" range="9" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_LENGTH_OF_DESKEW" width="7" begin="8" end="2" resetval="0x11" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="8 - 2" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_LOOPBK_MODE" width="1" begin="1" end="1" resetval="0x0" description="loopback_mode bit, EXTERNAL_LOOPBACK" range="1" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT11" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT11" offset="0x248" width="32" description="">
		<bitfield id="DL0_BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT12" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT12" offset="0x24C" width="32" description="">
		<bitfield id="DL0_BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT13" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT13" offset="0x250" width="32" description="">
		<bitfield id="DL0_BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT14" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT14" offset="0x254" width="32" description="">
		<bitfield id="DL0_BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT15" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT15" offset="0x258" width="32" description="">
		<bitfield id="DL0_BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="DL0_BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT16" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT16" offset="0x25C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT17" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT17" offset="0x260" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT18" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT18" offset="0x264" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT19" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT19" offset="0x268" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT20" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT20" offset="0x26C" width="32" description="">
		<bitfield id="DL0_TM_ISO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable isolation in test mode" range="31" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LOAD_DPDN_SEL" width="1" begin="30" end="30" resetval="0x0" description="Take ana_dpdn_load from dig logic" range="30" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LOAD_DPDN" width="3" begin="29" end="27" resetval="0x0" description="set ana_dpdn_load as per requirement in test mode" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_DATA_RATE_SEL" width="1" begin="26" end="26" resetval="0x0" description="Take ana_hstx_datarate from dig logic" range="26" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_DATE_RATE" width="2" begin="25" end="24" resetval="0x0" description="set ana_hstx_datarate as per requirement in test mode" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_ULP_RCV_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="Take ana_bist_ulps_rcv_en from dig logic" range="23" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_ULP_RCV_EN" width="1" begin="22" end="22" resetval="0x0" description="set ana_bist_ulps_rcv_en to 0" range="22" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_ULPS_PULDN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Take ana_ulps_puldn from dig logic" range="21" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_ULPS_PULDN" width="1" begin="20" end="20" resetval="0x0" description="set ana_ulps_puldn to 0" range="20" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_SMPLR_CLK_EDGE_SEL" width="1" begin="19" end="19" resetval="0x0" description="Take ana_bist_smplr_clkedge from dig logic" range="19" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_SMPLR_CLK_EDGE" width="1" begin="18" end="18" resetval="0x0" description="set ana_bist_smplr_clkedge to posedge" range="18" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Take ana_bist_en from dig logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_BIST_EN" width="1" begin="16" end="16" resetval="0x0" description="set ana_bist_en to 0" range="16" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_TRST_SEL" width="1" begin="15" end="15" resetval="0x0" description="Take ana_lptx_trst from dig logic" range="15" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_TRST" width="1" begin="14" end="14" resetval="0x0" description="set ana_lptx_trst to 0" range="14" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_RST_SEL" width="1" begin="13" end="13" resetval="0x0" description="Take ana_lptx_rst from dig logic" range="13" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_RST" width="1" begin="12" end="12" resetval="0x0" description="set ana_lptx_rst to 0" range="12" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="give output for LPTX DP from dig logic" range="11" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_DP" width="1" begin="10" end="10" resetval="0x0" description="send 0 to LP TX Dp" range="10" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_DN_SEL" width="1" begin="9" end="9" resetval="0x0" description="give output for LPTX DN from dig logic" range="9" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LPTX_DN" width="1" begin="8" end="8" resetval="0x0" description="send 0 to LP TX Dn" range="8" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LDO_REF_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="Take ana_ldo_ref_en from dig logic" range="7" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_LDO_REF_EN" width="1" begin="6" end="6" resetval="0x0" description="set ana_ldo_ref_en to 0" range="6" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_TRST_SEL" width="1" begin="5" end="5" resetval="0x0" description="Take ana_hstx_trst from dig logic" range="5" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_TRST" width="1" begin="4" end="4" resetval="0x0" description="set ana_hstx_trst to 0" range="4" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_RQST_SEL" width="1" begin="3" end="3" resetval="0x0" description="Take ana_hstx_rqst from dig logic" range="3" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_HSTX_RQST" width="1" begin="2" end="2" resetval="0x0" description="set ana_hstx_rqst to 0" range="2" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_GLOBAL_PD_SEL" width="1" begin="1" end="1" resetval="0x0" description="Take ana_global_pd from dig logic" range="1" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_GLOBAL_PD" width="1" begin="0" end="0" resetval="0x0" description="set ana_global_pd to 0 (powered up)" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT21" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT21" offset="0x270" width="32" description="">
		<bitfield id="DL0_TM_SERSYNTH_RST_N_SEL" width="1" begin="14" end="14" resetval="0x0" description="Take sersynth_rst_n from dig logic" range="14" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SERSYNTH_RST_N" width="1" begin="13" end="13" resetval="0x0" description="Set sersynth_rst_n to 1" range="13" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SWAP_DPDN_SEL" width="1" begin="12" end="12" resetval="0x0" description="Take swapdp_dn from dig logic" range="12" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SWAP_DPDN_EN" width="1" begin="11" end="11" resetval="0x0" description="Set swap_dpdn to 1" range="11" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SERSYNTH_EN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Take sersynth_en from dig logic" range="10" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_SERSYNTH_EN" width="1" begin="9" end="9" resetval="0x0" description="set sersynth_en to 1" range="9" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_TX_DATA_HS_SEL" width="1" begin="8" end="8" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;7:0>" range="8" rwaccess="R/W"/> 
		<bitfield id="DL0_TM_TX_DATA_HS" width="8" begin="7" end="0" resetval="0x0" description="Test byte that can be sent constantly to sersynth. This is validated by bit &#60;8> of this reg" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT22" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT22" offset="0x274" width="32" description="">
		<bitfield id="DL0_DIG_TBIT22" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT23" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT23" offset="0x278" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT24" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT24" offset="0x27C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_ANA_TBIT5" acronym="WIZ16B8M4CDT_DL0_TX_ANA_TBIT5" offset="0x280" width="32" description="">
		<bitfield id="DL0_ANA_TBIT5" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT25" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT25" offset="0x28C" width="32" description="">
		<bitfield id="DL0_ANA_CTRL_FSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="FSM state readout for ana_ctrl" range="20 - 16" rwaccess="R"/> 
		<bitfield id="DL0_BIST_BAL_STATUS" width="16" begin="15" end="0" resetval="0x0" description="BAL logic status read" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT26" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT26" offset="0x290" width="32" description="">
		<bitfield id="DL0_TM_DATA_ESC_RX_FSM_STATE" width="5" begin="31" end="27" resetval="0x0" description="FSM state readout for esc rx path" range="31 - 27" rwaccess="R"/> 
		<bitfield id="DL0_TM_DATA_ESCTX_CTRL_FSM_STATE" width="10" begin="26" end="17" resetval="0x0" description="fsm state for escape tx control path" range="26 - 17" rwaccess="R"/> 
		<bitfield id="DL0_TM_DATA_ESCTX_DATA_FSM_STATE" width="5" begin="16" end="12" resetval="0x0" description="fsm state for escape tx data path" range="16 - 12" rwaccess="R"/> 
		<bitfield id="DL0_TM_HS_PATH_FSM_STATE" width="12" begin="11" end="0" resetval="0x0" description="FSM state readout for hs path fsm" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT28" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT28" offset="0x298" width="32" description="">
		<bitfield id="DL0_TM_ANA_COMP_OUTS" width="8" begin="15" end="8" resetval="0x0" description="Analog components outputs" range="15 - 8" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT29" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT29" offset="0x29C" width="32" description="">
		<bitfield id="DL0_TM_CUR_STATE_ULPTX_CHE" width="2" begin="25" end="24" resetval="0x0" description="Current state of the ULPTX checker FSM" range="25 - 24" rwaccess="R"/> 
		<bitfield id="DL0_TM_CUR_STATE_ULPRX_CHE" width="3" begin="23" end="21" resetval="0x0" description="Current state of the ULPRX checker FSM" range="23 - 21" rwaccess="R"/> 
		<bitfield id="DL0_TM_CUR_STATE_LPCD_CHE" width="3" begin="20" end="18" resetval="0x0" description="Current state of the LPCD checker FSM" range="20 - 18" rwaccess="R"/> 
		<bitfield id="DL0_TM_CUR_STATE_LPRX_CHE" width="3" begin="17" end="15" resetval="0x0" description="Current state of the LPRX checker FSM" range="17 - 15" rwaccess="R"/> 
		<bitfield id="DL0_TM_CUR_STATE_CTRLR" width="4" begin="14" end="11" resetval="0x0" description="Current state of the Control FSM" range="14 - 11" rwaccess="R"/> 
		<bitfield id="DL0_BIST_DATA_LANE_PASS" width="1" begin="10" end="10" resetval="0x0" description="Data lane has passed BIST completely" range="10" rwaccess="R"/> 
		<bitfield id="DL0_BIST_LPRX_PASS" width="1" begin="9" end="9" resetval="0x0" description="LPRX BIST pass" range="9" rwaccess="R"/> 
		<bitfield id="DL0_BIST_LPCD_PASS" width="1" begin="8" end="8" resetval="0x0" description="LPCD BIST Passed" range="8" rwaccess="R"/> 
		<bitfield id="DL0_BIST_ULPRX_PASS" width="1" begin="7" end="7" resetval="0x0" description="ULPRX BIST passed" range="7" rwaccess="R"/> 
		<bitfield id="DL0_BIST_ULPTX_PASS" width="1" begin="6" end="6" resetval="0x0" description="ULPTX BIST passed" range="6" rwaccess="R"/> 
		<bitfield id="DL0_BIST_HS_NEG_ERR" width="1" begin="5" end="5" resetval="0x0" description="HS Bist error detected with negedge of sampler clock" range="5" rwaccess="R"/> 
		<bitfield id="DL0_BIST_HS_POS_ERR" width="1" begin="4" end="4" resetval="0x0" description="HS Bist error detected with posedge of sampler clock" range="4" rwaccess="R"/> 
		<bitfield id="DL0_BIST_POS_SYNC" width="1" begin="3" end="3" resetval="0x0" description="Pattern checker in negedge run have synced with pattern generator" range="3" rwaccess="R"/> 
		<bitfield id="DL0_BIST_NEG_SYNC" width="1" begin="2" end="2" resetval="0x0" description="Pattern checker in posedge run have synced with pattern generator" range="2" rwaccess="R"/> 
		<bitfield id="DL0_BIST_CMPLT" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="DL0_BIST_EN_STATUS" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT30" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT30" offset="0x2A0" width="32" description="">
		<bitfield id="DL0_BIST_PAT_CHE_PKT_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker packet count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL0_BIST_PAT_CHE_PKT_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker packet count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT31" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT31" offset="0x2A4" width="32" description="">
		<bitfield id="DL0_BIST_PAT_CHE_ERR_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker error count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL0_BIST_PAT_CHE_ERR_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker error count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT32" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT32" offset="0x2A8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT33" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT33" offset="0x2AC" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT34" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT34" offset="0x2B0" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT35" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT35" offset="0x2B4" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL0_TX_DIG_TBIT36" acronym="WIZ16B8M4CDT_DL0_TX_DIG_TBIT36" offset="0x2B8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT0" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT0" offset="0x300" width="32" description="">
		<bitfield id="DL1_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT1" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT1" offset="0x304" width="32" description="">
		<bitfield id="DL1_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT2" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT2" offset="0x308" width="32" description="">
		<bitfield id="DL1_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT3" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT3" offset="0x30C" width="32" description="">
		<bitfield id="DL1_ANA_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT4" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT4" offset="0x310" width="32" description="">
		<bitfield id="DL1_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT0" offset="0x31C" width="32" description="">
		<bitfield id="DL1_ULPS_PULLDN_CNT" width="5" begin="12" end="8" resetval="0x6" description="After enabling LDO, ulps_pulldn will go to 0 after these many uS" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DL1_LDO_EN_CNT" width="5" begin="4" end="0" resetval="0x6" description="Once the analog's power down signal is de asserted, LDO will be enabled after these many uS" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT1" offset="0x320" width="32" description="">
		<bitfield id="DL1_TEST_LPTX_DP" width="1" begin="21" end="21" resetval="0x0" description="send 0 to LP TX Dn in HS mode" range="21" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_LPTX_DN" width="1" begin="20" end="20" resetval="0x0" description="send 0 to LP TX Dp in HS mode" range="20" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_LPTX_EN" width="1" begin="19" end="19" resetval="0x0" description="give output for LPTX from dig logic for HS entry LP sequence" range="19" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_READY_SKEW_CAL" width="1" begin="18" end="18" resetval="0x0" description="Assert o_TxReadyHS during skew caliberation pattern  transmission." range="18" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HS_PREP_HAFCYC_OVERRIDE" width="1" begin="17" end="17" resetval="0x0" description="HS Prepare extra half cycle offset is controlled by digital logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HS_PREP_HSFCYC" width="1" begin="16" end="16" resetval="0x0" description="If bit 17 == 1 Sets HS Prepare extra offset to 0 half cycle" range="16" rwaccess="R/W"/> 
		<bitfield id="DL1_HS_TRAIL_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Sets HS-TRAIL Offset to 0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DL1_HS_ZERO_OFFSET" width="4" begin="11" end="8" resetval="0x0" description="Sets HS-ZERO offset to 0" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DL1_HS_PREP_OFFSET" width="4" begin="7" end="4" resetval="0x0" description="Sets HS-PREPARE offset to 0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DL1_HS_TLPX_OFFSET" width="4" begin="3" end="0" resetval="0x0" description="Sets TLPX Offset to 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT2" offset="0x324" width="32" description="">
		<bitfield id="DL1_TM_SKEW_CAL_SEQ" width="8" begin="26" end="19" resetval="0x0" description="desired skew calibration test sequence" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SKEW_CAL_SEQ_SEL" width="1" begin="18" end="18" resetval="0x0" description="To send 'AA as skew calibration pattern" range="18" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SKEW_CAL_SYNC_PKT" width="8" begin="17" end="10" resetval="0x0" description="desired skew calibration test sync packet" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="9" end="9" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="9" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HS_SYNC_PKT" width="8" begin="8" end="1" resetval="0x0" description="desired HS test sync packet" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HS_SYNC_PKT_SEL" width="1" begin="0" end="0" resetval="0x0" description="To send 'B8 as HS sync packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT3" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT3" offset="0x328" width="32" description="">
		<bitfield id="DL1_SERSYNTH_LOOPBACK" width="1" begin="5" end="5" resetval="0x0" description="De-serialiser will take input from sampler" range="5" rwaccess="R/W"/> 
		<bitfield id="DL1_BAL_FORCE_STATE" width="3" begin="4" end="2" resetval="0x0" description="Force the SYNC packet detection logic into below states if &#60;1> is '1', SYNC_DONE state" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="DL1_BAL_FORCE_EN" width="1" begin="1" end="1" resetval="0x0" description="SYNC packet detection FSM in serialiser in BIST mode will work as per logic" range="1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT4" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT4" offset="0x32C" width="32" description="">
		<bitfield id="DL1_CONTENTION_EN" width="1" begin="15" end="15" resetval="0x0" description="Contention detector logic is enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="DL1_FORCE_RX_MODE" width="1" begin="12" end="12" resetval="0x0" description="Force LPRX into RX mode" range="12" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_DATA_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="Normal_ LPTX DP_B from logic for LPDT" range="11" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_DATA_LPTX_DN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Normal_ LPTX DN_B from logic for LPDT" range="10" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_DATA_LPTX" width="8" begin="9" end="2" resetval="0x0" description="LPTX test data" range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_DATA_LPTX_RSTN" width="1" begin="1" end="1" resetval="0x0" description="LP test data logic is RESET" range="1" rwaccess="R/W"/> 
		<bitfield id="DL1_TEST_DATA_LPTX_EN" width="1" begin="0" end="0" resetval="0x0" description="LP test data logic DISABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT5" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT5" offset="0x330" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT6" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT6" offset="0x334" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT7" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT7" offset="0x338" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT8" offset="0x33C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT9" offset="0x340" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT10" offset="0x344" width="32" description="">
		<bitfield id="DL1_BIST_WAIT_TIME" width="4" begin="24" end="21" resetval="0x4" description="BIST wait time between posedge run and negedge run of sampler clock" range="24 - 21" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_ULPTX_TEST_TIME" width="8" begin="20" end="13" resetval="0x64" description="While testing ULPTX, LP00 will be maintained on DPDN for this many number of byte clock cycles" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_SEND_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_DIG_TO_DIG_LOOPBK" width="1" begin="10" end="10" resetval="0x0" description="main digital to pattern checker loopback enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_RUN_NEGEDGE_FIRST" width="1" begin="9" end="9" resetval="0x0" description="BIST will run with posedge of sampler clock first" range="9" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_LENGTH_OF_DESKEW" width="7" begin="8" end="2" resetval="0x11" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="8 - 2" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_LOOPBK_MODE" width="1" begin="1" end="1" resetval="0x0" description="loopback_mode bit, EXTERNAL_LOOPBACK" range="1" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT11" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT11" offset="0x348" width="32" description="">
		<bitfield id="DL1_BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT12" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT12" offset="0x34C" width="32" description="">
		<bitfield id="DL1_BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT13" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT13" offset="0x350" width="32" description="">
		<bitfield id="DL1_BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT14" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT14" offset="0x354" width="32" description="">
		<bitfield id="DL1_BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT15" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT15" offset="0x358" width="32" description="">
		<bitfield id="DL1_BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="DL1_BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT16" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT16" offset="0x35C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT17" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT17" offset="0x360" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT18" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT18" offset="0x364" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT19" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT19" offset="0x368" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT20" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT20" offset="0x36C" width="32" description="">
		<bitfield id="DL1_TM_ISO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable isolation in test mode" range="31" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LOAD_DPDN_SEL" width="1" begin="30" end="30" resetval="0x0" description="Take ana_dpdn_load from dig logic" range="30" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LOAD_DPDN" width="3" begin="29" end="27" resetval="0x0" description="set ana_dpdn_load as per requirement in test mode" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_DATA_RATE_SEL" width="1" begin="26" end="26" resetval="0x0" description="Take ana_hstx_datarate from dig logic" range="26" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_DATE_RATE" width="2" begin="25" end="24" resetval="0x0" description="set ana_hstx_datarate as per requirement in test mode" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_ULP_RCV_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="Take ana_bist_ulps_rcv_en from dig logic" range="23" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_ULP_RCV_EN" width="1" begin="22" end="22" resetval="0x0" description="set ana_bist_ulps_rcv_en to 0" range="22" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_ULPS_PULDN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Take ana_ulps_puldn from dig logic" range="21" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_ULPS_PULDN" width="1" begin="20" end="20" resetval="0x0" description="set ana_ulps_puldn to 0" range="20" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_SMPLR_CLK_EDGE_SEL" width="1" begin="19" end="19" resetval="0x0" description="Take ana_bist_smplr_clkedge from dig logic" range="19" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_SMPLR_CLK_EDGE" width="1" begin="18" end="18" resetval="0x0" description="set ana_bist_smplr_clkedge to posedge" range="18" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Take ana_bist_en from dig logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_BIST_EN" width="1" begin="16" end="16" resetval="0x0" description="set ana_bist_en to 0" range="16" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_TRST_SEL" width="1" begin="15" end="15" resetval="0x0" description="Take ana_lptx_trst from dig logic" range="15" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_TRST" width="1" begin="14" end="14" resetval="0x0" description="set ana_lptx_trst to 0" range="14" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_RST_SEL" width="1" begin="13" end="13" resetval="0x0" description="Take ana_lptx_rst from dig logic" range="13" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_RST" width="1" begin="12" end="12" resetval="0x0" description="set ana_lptx_rst to 0" range="12" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="give output for LPTX DP from dig logic" range="11" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_DP" width="1" begin="10" end="10" resetval="0x0" description="send 0 to LP TX Dp" range="10" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_DN_SEL" width="1" begin="9" end="9" resetval="0x0" description="give output for LPTX DN from dig logic" range="9" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LPTX_DN" width="1" begin="8" end="8" resetval="0x0" description="send 0 to LP TX Dn" range="8" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LDO_REF_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="Take ana_ldo_ref_en from dig logic" range="7" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_LDO_REF_EN" width="1" begin="6" end="6" resetval="0x0" description="set ana_ldo_ref_en to 0" range="6" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_TRST_SEL" width="1" begin="5" end="5" resetval="0x0" description="Take ana_hstx_trst from dig logic" range="5" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_TRST" width="1" begin="4" end="4" resetval="0x0" description="set ana_hstx_trst to 0" range="4" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_RQST_SEL" width="1" begin="3" end="3" resetval="0x0" description="Take ana_hstx_rqst from dig logic" range="3" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_HSTX_RQST" width="1" begin="2" end="2" resetval="0x0" description="set ana_hstx_rqst to 0" range="2" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_GLOBAL_PD_SEL" width="1" begin="1" end="1" resetval="0x0" description="Take ana_global_pd from dig logic" range="1" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_GLOBAL_PD" width="1" begin="0" end="0" resetval="0x0" description="set ana_global_pd to 0 (powered up)" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT21" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT21" offset="0x370" width="32" description="">
		<bitfield id="DL1_TM_SERSYNTH_RST_N_SEL" width="1" begin="14" end="14" resetval="0x0" description="Take sersynth_rst_n from dig logic" range="14" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SERSYNTH_RST_N" width="1" begin="13" end="13" resetval="0x0" description="Set sersynth_rst_n to 1" range="13" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SWAP_DPDN_SEL" width="1" begin="12" end="12" resetval="0x0" description="Take swapdp_dn from dig logic" range="12" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SWAP_DPDN_EN" width="1" begin="11" end="11" resetval="0x0" description="Set swap_dpdn to 1" range="11" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SERSYNTH_EN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Take sersynth_en from dig logic" range="10" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_SERSYNTH_EN" width="1" begin="9" end="9" resetval="0x0" description="set sersynth_en to 1" range="9" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_TX_DATA_HS_SEL" width="1" begin="8" end="8" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;7:0>" range="8" rwaccess="R/W"/> 
		<bitfield id="DL1_TM_TX_DATA_HS" width="8" begin="7" end="0" resetval="0x0" description="Test byte that can be sent constantly to sersynth. This is validated by bit &#60;8> of this reg" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT22" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT22" offset="0x374" width="32" description="">
		<bitfield id="DL1_DIG_TBIT22" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT23" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT23" offset="0x378" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT24" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT24" offset="0x37C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_ANA_TBIT5" acronym="WIZ16B8M4CDT_DL1_TX_ANA_TBIT5" offset="0x380" width="32" description="">
		<bitfield id="DL1_ANA_TBIT5" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT25" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT25" offset="0x38C" width="32" description="">
		<bitfield id="DL1_ANA_CTRL_FSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="FSM state readout for ana_ctrl" range="20 - 16" rwaccess="R"/> 
		<bitfield id="DL1_BIST_BAL_STATUS" width="16" begin="15" end="0" resetval="0x0" description="BAL logic status read" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT26" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT26" offset="0x390" width="32" description="">
		<bitfield id="DL1_TM_DATA_ESC_RX_FSM_STATE" width="5" begin="31" end="27" resetval="0x0" description="FSM state readout for esc rx path" range="31 - 27" rwaccess="R"/> 
		<bitfield id="DL1_TM_DATA_ESCTX_CTRL_FSM_STATE" width="10" begin="26" end="17" resetval="0x0" description="fsm state for escape tx control path" range="26 - 17" rwaccess="R"/> 
		<bitfield id="DL1_TM_DATA_ESCTX_DATA_FSM_STATE" width="5" begin="16" end="12" resetval="0x0" description="fsm state for escape tx data path" range="16 - 12" rwaccess="R"/> 
		<bitfield id="DL1_TM_HS_PATH_FSM_STATE" width="12" begin="11" end="0" resetval="0x0" description="FSM state readout for hs path fsm" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT28" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT28" offset="0x398" width="32" description="">
		<bitfield id="DL1_TM_ANA_COMP_OUTS" width="8" begin="15" end="8" resetval="0x0" description="Analog components outputs" range="15 - 8" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT29" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT29" offset="0x39C" width="32" description="">
		<bitfield id="DL1_TM_CUR_STATE_ULPTX_CHE" width="2" begin="25" end="24" resetval="0x0" description="Current state of the ULPTX checker FSM" range="25 - 24" rwaccess="R"/> 
		<bitfield id="DL1_TM_CUR_STATE_ULPRX_CHE" width="3" begin="23" end="21" resetval="0x0" description="Current state of the ULPRX checker FSM" range="23 - 21" rwaccess="R"/> 
		<bitfield id="DL1_TM_CUR_STATE_LPCD_CHE" width="3" begin="20" end="18" resetval="0x0" description="Current state of the LPCD checker FSM" range="20 - 18" rwaccess="R"/> 
		<bitfield id="DL1_TM_CUR_STATE_LPRX_CHE" width="3" begin="17" end="15" resetval="0x0" description="Current state of the LPRX checker FSM" range="17 - 15" rwaccess="R"/> 
		<bitfield id="DL1_TM_CUR_STATE_CTRLR" width="4" begin="14" end="11" resetval="0x0" description="Current state of the Control FSM" range="14 - 11" rwaccess="R"/> 
		<bitfield id="DL1_BIST_DATA_LANE_PASS" width="1" begin="10" end="10" resetval="0x0" description="Data lane has passed BIST completely" range="10" rwaccess="R"/> 
		<bitfield id="DL1_BIST_LPRX_PASS" width="1" begin="9" end="9" resetval="0x0" description="LPRX BIST pass" range="9" rwaccess="R"/> 
		<bitfield id="DL1_BIST_LPCD_PASS" width="1" begin="8" end="8" resetval="0x0" description="LPCD BIST Passed" range="8" rwaccess="R"/> 
		<bitfield id="DL1_BIST_ULPRX_PASS" width="1" begin="7" end="7" resetval="0x0" description="ULPRX BIST passed" range="7" rwaccess="R"/> 
		<bitfield id="DL1_BIST_ULPTX_PASS" width="1" begin="6" end="6" resetval="0x0" description="ULPTX BIST passed" range="6" rwaccess="R"/> 
		<bitfield id="DL1_BIST_HS_NEG_ERR" width="1" begin="5" end="5" resetval="0x0" description="HS Bist error detected with negedge of sampler clock" range="5" rwaccess="R"/> 
		<bitfield id="DL1_BIST_HS_POS_ERR" width="1" begin="4" end="4" resetval="0x0" description="HS Bist error detected with posedge of sampler clock" range="4" rwaccess="R"/> 
		<bitfield id="DL1_BIST_POS_SYNC" width="1" begin="3" end="3" resetval="0x0" description="Pattern checker in negedge run have synced with pattern generator" range="3" rwaccess="R"/> 
		<bitfield id="DL1_BIST_NEG_SYNC" width="1" begin="2" end="2" resetval="0x0" description="Pattern checker in posedge run have synced with pattern generator" range="2" rwaccess="R"/> 
		<bitfield id="DL1_BIST_CMPLT" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="DL1_BIST_EN_STATUS" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT30" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT30" offset="0x3A0" width="32" description="">
		<bitfield id="DL1_BIST_PAT_CHE_PKT_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker packet count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL1_BIST_PAT_CHE_PKT_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker packet count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT31" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT31" offset="0x3A4" width="32" description="">
		<bitfield id="DL1_BIST_PAT_CHE_ERR_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker error count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL1_BIST_PAT_CHE_ERR_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker error count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT32" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT32" offset="0x3A8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT33" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT33" offset="0x3AC" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT34" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT34" offset="0x3B0" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT35" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT35" offset="0x3B4" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL1_TX_DIG_TBIT36" acronym="WIZ16B8M4CDT_DL1_TX_DIG_TBIT36" offset="0x3B8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT0" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT0" offset="0x400" width="32" description="">
		<bitfield id="DL2_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT1" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT1" offset="0x404" width="32" description="">
		<bitfield id="DL2_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT2" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT2" offset="0x408" width="32" description="">
		<bitfield id="DL2_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT3" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT3" offset="0x40C" width="32" description="">
		<bitfield id="DL2_ANA_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT4" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT4" offset="0x410" width="32" description="">
		<bitfield id="DL2_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT0" offset="0x41C" width="32" description="">
		<bitfield id="DL2_ULPS_PULLDN_CNT" width="5" begin="12" end="8" resetval="0x6" description="After enabling LDO, ulps_pulldn will go to 0 after these many uS" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DL2_LDO_EN_CNT" width="5" begin="4" end="0" resetval="0x6" description="Once the analog's power down signal is de asserted, LDO will be enabled after these many uS" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT1" offset="0x420" width="32" description="">
		<bitfield id="DL2_TEST_LPTX_DP" width="1" begin="21" end="21" resetval="0x0" description="send 0 to LP TX Dn in HS mode" range="21" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_LPTX_DN" width="1" begin="20" end="20" resetval="0x0" description="send 0 to LP TX Dp in HS mode" range="20" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_LPTX_EN" width="1" begin="19" end="19" resetval="0x0" description="give output for LPTX from dig logic for HS entry LP sequence" range="19" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_READY_SKEW_CAL" width="1" begin="18" end="18" resetval="0x0" description="Assert o_TxReadyHS during skew caliberation pattern  transmission." range="18" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HS_PREP_HAFCYC_OVERRIDE" width="1" begin="17" end="17" resetval="0x0" description="HS Prepare extra half cycle offset is controlled by digital logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HS_PREP_HSFCYC" width="1" begin="16" end="16" resetval="0x0" description="If bit 17 == 1 Sets HS Prepare extra offset to 0 half cycle" range="16" rwaccess="R/W"/> 
		<bitfield id="DL2_HS_TRAIL_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Sets HS-TRAIL Offset to 0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DL2_HS_ZERO_OFFSET" width="4" begin="11" end="8" resetval="0x0" description="Sets HS-ZERO offset to 0" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DL2_HS_PREP_OFFSET" width="4" begin="7" end="4" resetval="0x0" description="Sets HS-PREPARE offset to 0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DL2_HS_TLPX_OFFSET" width="4" begin="3" end="0" resetval="0x0" description="Sets TLPX Offset to 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT2" offset="0x424" width="32" description="">
		<bitfield id="DL2_TM_SKEW_CAL_SEQ" width="8" begin="26" end="19" resetval="0x0" description="desired skew calibration test sequence" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SKEW_CAL_SEQ_SEL" width="1" begin="18" end="18" resetval="0x0" description="To send 'AA as skew calibration pattern" range="18" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SKEW_CAL_SYNC_PKT" width="8" begin="17" end="10" resetval="0x0" description="desired skew calibration test sync packet" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="9" end="9" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="9" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HS_SYNC_PKT" width="8" begin="8" end="1" resetval="0x0" description="desired HS test sync packet" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HS_SYNC_PKT_SEL" width="1" begin="0" end="0" resetval="0x0" description="To send 'B8 as HS sync packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT3" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT3" offset="0x428" width="32" description="">
		<bitfield id="DL2_SERSYNTH_LOOPBACK" width="1" begin="5" end="5" resetval="0x0" description="De-serialiser will take input from sampler" range="5" rwaccess="R/W"/> 
		<bitfield id="DL2_BAL_FORCE_STATE" width="3" begin="4" end="2" resetval="0x0" description="Force the SYNC packet detection logic into below states if &#60;1> is '1', SYNC_DONE state" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="DL2_BAL_FORCE_EN" width="1" begin="1" end="1" resetval="0x0" description="SYNC packet detection FSM in serialiser in BIST mode will work as per logic" range="1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT4" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT4" offset="0x42C" width="32" description="">
		<bitfield id="DL2_CONTENTION_EN" width="1" begin="15" end="15" resetval="0x0" description="Contention detector logic is enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="DL2_FORCE_RX_MODE" width="1" begin="12" end="12" resetval="0x0" description="Force LPRX into RX mode" range="12" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_DATA_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="Normal_ LPTX DP_B from logic for LPDT" range="11" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_DATA_LPTX_DN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Normal_ LPTX DN_B from logic for LPDT" range="10" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_DATA_LPTX" width="8" begin="9" end="2" resetval="0x0" description="LPTX test data" range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_DATA_LPTX_RSTN" width="1" begin="1" end="1" resetval="0x0" description="LP test data logic is RESET" range="1" rwaccess="R/W"/> 
		<bitfield id="DL2_TEST_DATA_LPTX_EN" width="1" begin="0" end="0" resetval="0x0" description="LP test data logic DISABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT5" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT5" offset="0x430" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT6" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT6" offset="0x434" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT7" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT7" offset="0x438" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT8" offset="0x43C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT9" offset="0x440" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT10" offset="0x444" width="32" description="">
		<bitfield id="DL2_BIST_WAIT_TIME" width="4" begin="24" end="21" resetval="0x4" description="BIST wait time between posedge run and negedge run of sampler clock" range="24 - 21" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_ULPTX_TEST_TIME" width="8" begin="20" end="13" resetval="0x64" description="While testing ULPTX, LP00 will be maintained on DPDN for this many number of byte clock cycles" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_SEND_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_DIG_TO_DIG_LOOPBK" width="1" begin="10" end="10" resetval="0x0" description="main digital to pattern checker loopback enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_RUN_NEGEDGE_FIRST" width="1" begin="9" end="9" resetval="0x0" description="BIST will run with posedge of sampler clock first" range="9" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_LENGTH_OF_DESKEW" width="7" begin="8" end="2" resetval="0x11" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="8 - 2" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_LOOPBK_MODE" width="1" begin="1" end="1" resetval="0x0" description="loopback_mode bit, EXTERNAL_LOOPBACK" range="1" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT11" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT11" offset="0x448" width="32" description="">
		<bitfield id="DL2_BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT12" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT12" offset="0x44C" width="32" description="">
		<bitfield id="DL2_BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT13" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT13" offset="0x450" width="32" description="">
		<bitfield id="DL2_BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT14" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT14" offset="0x454" width="32" description="">
		<bitfield id="DL2_BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT15" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT15" offset="0x458" width="32" description="">
		<bitfield id="DL2_BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="DL2_BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT16" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT16" offset="0x45C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT17" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT17" offset="0x460" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT18" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT18" offset="0x464" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT19" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT19" offset="0x468" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT20" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT20" offset="0x46C" width="32" description="">
		<bitfield id="DL2_TM_ISO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable isolation in test mode" range="31" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LOAD_DPDN_SEL" width="1" begin="30" end="30" resetval="0x0" description="Take ana_dpdn_load from dig logic" range="30" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LOAD_DPDN" width="3" begin="29" end="27" resetval="0x0" description="set ana_dpdn_load as per requirement in test mode" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_DATA_RATE_SEL" width="1" begin="26" end="26" resetval="0x0" description="Take ana_hstx_datarate from dig logic" range="26" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_DATE_RATE" width="2" begin="25" end="24" resetval="0x0" description="set ana_hstx_datarate as per requirement in test mode" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_ULP_RCV_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="Take ana_bist_ulps_rcv_en from dig logic" range="23" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_ULP_RCV_EN" width="1" begin="22" end="22" resetval="0x0" description="set ana_bist_ulps_rcv_en to 0" range="22" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_ULPS_PULDN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Take ana_ulps_puldn from dig logic" range="21" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_ULPS_PULDN" width="1" begin="20" end="20" resetval="0x0" description="set ana_ulps_puldn to 0" range="20" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_SMPLR_CLK_EDGE_SEL" width="1" begin="19" end="19" resetval="0x0" description="Take ana_bist_smplr_clkedge from dig logic" range="19" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_SMPLR_CLK_EDGE" width="1" begin="18" end="18" resetval="0x0" description="set ana_bist_smplr_clkedge to posedge" range="18" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Take ana_bist_en from dig logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_BIST_EN" width="1" begin="16" end="16" resetval="0x0" description="set ana_bist_en to 0" range="16" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_TRST_SEL" width="1" begin="15" end="15" resetval="0x0" description="Take ana_lptx_trst from dig logic" range="15" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_TRST" width="1" begin="14" end="14" resetval="0x0" description="set ana_lptx_trst to 0" range="14" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_RST_SEL" width="1" begin="13" end="13" resetval="0x0" description="Take ana_lptx_rst from dig logic" range="13" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_RST" width="1" begin="12" end="12" resetval="0x0" description="set ana_lptx_rst to 0" range="12" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="give output for LPTX DP from dig logic" range="11" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_DP" width="1" begin="10" end="10" resetval="0x0" description="send 0 to LP TX Dp" range="10" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_DN_SEL" width="1" begin="9" end="9" resetval="0x0" description="give output for LPTX DN from dig logic" range="9" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LPTX_DN" width="1" begin="8" end="8" resetval="0x0" description="send 0 to LP TX Dn" range="8" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LDO_REF_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="Take ana_ldo_ref_en from dig logic" range="7" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_LDO_REF_EN" width="1" begin="6" end="6" resetval="0x0" description="set ana_ldo_ref_en to 0" range="6" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_TRST_SEL" width="1" begin="5" end="5" resetval="0x0" description="Take ana_hstx_trst from dig logic" range="5" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_TRST" width="1" begin="4" end="4" resetval="0x0" description="set ana_hstx_trst to 0" range="4" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_RQST_SEL" width="1" begin="3" end="3" resetval="0x0" description="Take ana_hstx_rqst from dig logic" range="3" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_HSTX_RQST" width="1" begin="2" end="2" resetval="0x0" description="set ana_hstx_rqst to 0" range="2" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_GLOBAL_PD_SEL" width="1" begin="1" end="1" resetval="0x0" description="Take ana_global_pd from dig logic" range="1" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_GLOBAL_PD" width="1" begin="0" end="0" resetval="0x0" description="set ana_global_pd to 0 (powered up)" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT21" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT21" offset="0x470" width="32" description="">
		<bitfield id="DL2_TM_SERSYNTH_RST_N_SEL" width="1" begin="14" end="14" resetval="0x0" description="Take sersynth_rst_n from dig logic" range="14" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SERSYNTH_RST_N" width="1" begin="13" end="13" resetval="0x0" description="Set sersynth_rst_n to 1" range="13" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SWAP_DPDN_SEL" width="1" begin="12" end="12" resetval="0x0" description="Take swapdp_dn from dig logic" range="12" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SWAP_DPDN_EN" width="1" begin="11" end="11" resetval="0x0" description="Set swap_dpdn to 1" range="11" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SERSYNTH_EN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Take sersynth_en from dig logic" range="10" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_SERSYNTH_EN" width="1" begin="9" end="9" resetval="0x0" description="set sersynth_en to 1" range="9" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_TX_DATA_HS_SEL" width="1" begin="8" end="8" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;7:0>" range="8" rwaccess="R/W"/> 
		<bitfield id="DL2_TM_TX_DATA_HS" width="8" begin="7" end="0" resetval="0x0" description="Test byte that can be sent constantly to sersynth. This is validated by bit &#60;8> of this reg" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT22" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT22" offset="0x474" width="32" description="">
		<bitfield id="DL2_DIG_TBIT22" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT23" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT23" offset="0x478" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT24" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT24" offset="0x47C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_ANA_TBIT5" acronym="WIZ16B8M4CDT_DL2_TX_ANA_TBIT5" offset="0x480" width="32" description="">
		<bitfield id="DL2_ANA_TBIT5" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT25" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT25" offset="0x48C" width="32" description="">
		<bitfield id="DL2_ANA_CTRL_FSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="FSM state readout for ana_ctrl" range="20 - 16" rwaccess="R"/> 
		<bitfield id="DL2_BIST_BAL_STATUS" width="16" begin="15" end="0" resetval="0x0" description="BAL logic status read" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT26" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT26" offset="0x490" width="32" description="">
		<bitfield id="DL2_TM_DATA_ESC_RX_FSM_STATE" width="5" begin="31" end="27" resetval="0x0" description="FSM state readout for esc rx path" range="31 - 27" rwaccess="R"/> 
		<bitfield id="DL2_TM_DATA_ESCTX_CTRL_FSM_STATE" width="10" begin="26" end="17" resetval="0x0" description="fsm state for escape tx control path" range="26 - 17" rwaccess="R"/> 
		<bitfield id="DL2_TM_DATA_ESCTX_DATA_FSM_STATE" width="5" begin="16" end="12" resetval="0x0" description="fsm state for escape tx data path" range="16 - 12" rwaccess="R"/> 
		<bitfield id="DL2_TM_HS_PATH_FSM_STATE" width="12" begin="11" end="0" resetval="0x0" description="FSM state readout for hs path fsm" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT28" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT28" offset="0x498" width="32" description="">
		<bitfield id="DL2_TM_ANA_COMP_OUTS" width="8" begin="15" end="8" resetval="0x0" description="Analog components outputs" range="15 - 8" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT29" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT29" offset="0x49C" width="32" description="">
		<bitfield id="DL2_TM_CUR_STATE_ULPTX_CHE" width="2" begin="25" end="24" resetval="0x0" description="Current state of the ULPTX checker FSM" range="25 - 24" rwaccess="R"/> 
		<bitfield id="DL2_TM_CUR_STATE_ULPRX_CHE" width="3" begin="23" end="21" resetval="0x0" description="Current state of the ULPRX checker FSM" range="23 - 21" rwaccess="R"/> 
		<bitfield id="DL2_TM_CUR_STATE_LPCD_CHE" width="3" begin="20" end="18" resetval="0x0" description="Current state of the LPCD checker FSM" range="20 - 18" rwaccess="R"/> 
		<bitfield id="DL2_TM_CUR_STATE_LPRX_CHE" width="3" begin="17" end="15" resetval="0x0" description="Current state of the LPRX checker FSM" range="17 - 15" rwaccess="R"/> 
		<bitfield id="DL2_TM_CUR_STATE_CTRLR" width="4" begin="14" end="11" resetval="0x0" description="Current state of the Control FSM" range="14 - 11" rwaccess="R"/> 
		<bitfield id="DL2_BIST_DATA_LANE_PASS" width="1" begin="10" end="10" resetval="0x0" description="Data lane has passed BIST completely" range="10" rwaccess="R"/> 
		<bitfield id="DL2_BIST_LPRX_PASS" width="1" begin="9" end="9" resetval="0x0" description="LPRX BIST pass" range="9" rwaccess="R"/> 
		<bitfield id="DL2_BIST_LPCD_PASS" width="1" begin="8" end="8" resetval="0x0" description="LPCD BIST Passed" range="8" rwaccess="R"/> 
		<bitfield id="DL2_BIST_ULPRX_PASS" width="1" begin="7" end="7" resetval="0x0" description="ULPRX BIST passed" range="7" rwaccess="R"/> 
		<bitfield id="DL2_BIST_ULPTX_PASS" width="1" begin="6" end="6" resetval="0x0" description="ULPTX BIST passed" range="6" rwaccess="R"/> 
		<bitfield id="DL2_BIST_HS_NEG_ERR" width="1" begin="5" end="5" resetval="0x0" description="HS Bist error detected with negedge of sampler clock" range="5" rwaccess="R"/> 
		<bitfield id="DL2_BIST_HS_POS_ERR" width="1" begin="4" end="4" resetval="0x0" description="HS Bist error detected with posedge of sampler clock" range="4" rwaccess="R"/> 
		<bitfield id="DL2_BIST_POS_SYNC" width="1" begin="3" end="3" resetval="0x0" description="Pattern checker in negedge run have synced with pattern generator" range="3" rwaccess="R"/> 
		<bitfield id="DL2_BIST_NEG_SYNC" width="1" begin="2" end="2" resetval="0x0" description="Pattern checker in posedge run have synced with pattern generator" range="2" rwaccess="R"/> 
		<bitfield id="DL2_BIST_CMPLT" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="DL2_BIST_EN_STATUS" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT30" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT30" offset="0x4A0" width="32" description="">
		<bitfield id="DL2_BIST_PAT_CHE_PKT_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker packet count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL2_BIST_PAT_CHE_PKT_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker packet count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT31" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT31" offset="0x4A4" width="32" description="">
		<bitfield id="DL2_BIST_PAT_CHE_ERR_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker error count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL2_BIST_PAT_CHE_ERR_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker error count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT32" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT32" offset="0x4A8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT33" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT33" offset="0x4AC" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT34" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT34" offset="0x4B0" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT35" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT35" offset="0x4B4" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL2_TX_DIG_TBIT36" acronym="WIZ16B8M4CDT_DL2_TX_DIG_TBIT36" offset="0x4B8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT0" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT0" offset="0x500" width="32" description="">
		<bitfield id="DL3_ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT1" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT1" offset="0x504" width="32" description="">
		<bitfield id="DL3_ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT2" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT2" offset="0x508" width="32" description="">
		<bitfield id="DL3_ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT3" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT3" offset="0x50C" width="32" description="">
		<bitfield id="DL3_ANA_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT4" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT4" offset="0x510" width="32" description="">
		<bitfield id="DL3_ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT0" offset="0x51C" width="32" description="">
		<bitfield id="DL3_ULPS_PULLDN_CNT" width="5" begin="12" end="8" resetval="0x6" description="After enabling LDO, ulps_pulldn will go to 0 after these many uS" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DL3_LDO_EN_CNT" width="5" begin="4" end="0" resetval="0x6" description="Once the analog's power down signal is de asserted, LDO will be enabled after these many uS" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT1" offset="0x520" width="32" description="">
		<bitfield id="DL3_TEST_LPTX_DP" width="1" begin="21" end="21" resetval="0x0" description="send 0 to LP TX Dn in HS mode" range="21" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_LPTX_DN" width="1" begin="20" end="20" resetval="0x0" description="send 0 to LP TX Dp in HS mode" range="20" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_LPTX_EN" width="1" begin="19" end="19" resetval="0x0" description="give output for LPTX from dig logic for HS entry LP sequence" range="19" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_READY_SKEW_CAL" width="1" begin="18" end="18" resetval="0x0" description="Assert o_TxReadyHS during skew caliberation pattern  transmission." range="18" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HS_PREP_HAFCYC_OVERRIDE" width="1" begin="17" end="17" resetval="0x0" description="HS Prepare extra half cycle offset is controlled by digital logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HS_PREP_HSFCYC" width="1" begin="16" end="16" resetval="0x0" description="If bit 17 == 1 Sets HS Prepare extra offset to 0 half cycle" range="16" rwaccess="R/W"/> 
		<bitfield id="DL3_HS_TRAIL_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Sets HS-TRAIL Offset to 0" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DL3_HS_ZERO_OFFSET" width="4" begin="11" end="8" resetval="0x0" description="Sets HS-ZERO offset to 0" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DL3_HS_PREP_OFFSET" width="4" begin="7" end="4" resetval="0x0" description="Sets HS-PREPARE offset to 0" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DL3_HS_TLPX_OFFSET" width="4" begin="3" end="0" resetval="0x0" description="Sets TLPX Offset to 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT2" offset="0x524" width="32" description="">
		<bitfield id="DL3_TM_SKEW_CAL_SEQ" width="8" begin="26" end="19" resetval="0x0" description="desired skew calibration test sequence" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SKEW_CAL_SEQ_SEL" width="1" begin="18" end="18" resetval="0x0" description="To send 'AA as skew calibration pattern" range="18" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SKEW_CAL_SYNC_PKT" width="8" begin="17" end="10" resetval="0x0" description="desired skew calibration test sync packet" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="9" end="9" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="9" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HS_SYNC_PKT" width="8" begin="8" end="1" resetval="0x0" description="desired HS test sync packet" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HS_SYNC_PKT_SEL" width="1" begin="0" end="0" resetval="0x0" description="To send 'B8 as HS sync packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT3" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT3" offset="0x528" width="32" description="">
		<bitfield id="DL3_SERSYNTH_LOOPBACK" width="1" begin="5" end="5" resetval="0x0" description="De-serialiser will take input from sampler" range="5" rwaccess="R/W"/> 
		<bitfield id="DL3_BAL_FORCE_STATE" width="3" begin="4" end="2" resetval="0x0" description="Force the SYNC packet detection logic into below states if &#60;1> is '1', SYNC_DONE state" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="DL3_BAL_FORCE_EN" width="1" begin="1" end="1" resetval="0x0" description="SYNC packet detection FSM in serialiser in BIST mode will work as per logic" range="1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT4" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT4" offset="0x52C" width="32" description="">
		<bitfield id="DL3_CONTENTION_EN" width="1" begin="15" end="15" resetval="0x0" description="Contention detector logic is enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="DL3_FORCE_RX_MODE" width="1" begin="12" end="12" resetval="0x0" description="Force LPRX into RX mode" range="12" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_DATA_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="Normal_ LPTX DP_B from logic for LPDT" range="11" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_DATA_LPTX_DN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Normal_ LPTX DN_B from logic for LPDT" range="10" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_DATA_LPTX" width="8" begin="9" end="2" resetval="0x0" description="LPTX test data" range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_DATA_LPTX_RSTN" width="1" begin="1" end="1" resetval="0x0" description="LP test data logic is RESET" range="1" rwaccess="R/W"/> 
		<bitfield id="DL3_TEST_DATA_LPTX_EN" width="1" begin="0" end="0" resetval="0x0" description="LP test data logic DISABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT5" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT5" offset="0x530" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT6" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT6" offset="0x534" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT7" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT7" offset="0x538" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT8" offset="0x53C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT9" offset="0x540" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT10" offset="0x544" width="32" description="">
		<bitfield id="DL3_BIST_WAIT_TIME" width="4" begin="24" end="21" resetval="0x4" description="BIST wait time between posedge run and negedge run of sampler clock" range="24 - 21" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_ULPTX_TEST_TIME" width="8" begin="20" end="13" resetval="0x64" description="While testing ULPTX, LP00 will be maintained on DPDN for this many number of byte clock cycles" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_SEND_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_DIG_TO_DIG_LOOPBK" width="1" begin="10" end="10" resetval="0x0" description="main digital to pattern checker loopback enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_RUN_NEGEDGE_FIRST" width="1" begin="9" end="9" resetval="0x0" description="BIST will run with posedge of sampler clock first" range="9" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_LENGTH_OF_DESKEW" width="7" begin="8" end="2" resetval="0x11" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="8 - 2" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_LOOPBK_MODE" width="1" begin="1" end="1" resetval="0x0" description="loopback_mode bit, EXTERNAL_LOOPBACK" range="1" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT11" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT11" offset="0x548" width="32" description="">
		<bitfield id="DL3_BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT12" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT12" offset="0x54C" width="32" description="">
		<bitfield id="DL3_BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT13" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT13" offset="0x550" width="32" description="">
		<bitfield id="DL3_BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT14" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT14" offset="0x554" width="32" description="">
		<bitfield id="DL3_BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT15" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT15" offset="0x558" width="32" description="">
		<bitfield id="DL3_BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="DL3_BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT16" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT16" offset="0x55C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT17" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT17" offset="0x560" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT18" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT18" offset="0x564" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT19" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT19" offset="0x568" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT20" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT20" offset="0x56C" width="32" description="">
		<bitfield id="DL3_TM_ISO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable isolation in test mode" range="31" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LOAD_DPDN_SEL" width="1" begin="30" end="30" resetval="0x0" description="Take ana_dpdn_load from dig logic" range="30" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LOAD_DPDN" width="3" begin="29" end="27" resetval="0x0" description="set ana_dpdn_load as per requirement in test mode" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_DATA_RATE_SEL" width="1" begin="26" end="26" resetval="0x0" description="Take ana_hstx_datarate from dig logic" range="26" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_DATE_RATE" width="2" begin="25" end="24" resetval="0x0" description="set ana_hstx_datarate as per requirement in test mode" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_ULP_RCV_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="Take ana_bist_ulps_rcv_en from dig logic" range="23" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_ULP_RCV_EN" width="1" begin="22" end="22" resetval="0x0" description="set ana_bist_ulps_rcv_en to 0" range="22" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_ULPS_PULDN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Take ana_ulps_puldn from dig logic" range="21" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_ULPS_PULDN" width="1" begin="20" end="20" resetval="0x0" description="set ana_ulps_puldn to 0" range="20" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_SMPLR_CLK_EDGE_SEL" width="1" begin="19" end="19" resetval="0x0" description="Take ana_bist_smplr_clkedge from dig logic" range="19" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_SMPLR_CLK_EDGE" width="1" begin="18" end="18" resetval="0x0" description="set ana_bist_smplr_clkedge to posedge" range="18" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Take ana_bist_en from dig logic" range="17" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_BIST_EN" width="1" begin="16" end="16" resetval="0x0" description="set ana_bist_en to 0" range="16" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_TRST_SEL" width="1" begin="15" end="15" resetval="0x0" description="Take ana_lptx_trst from dig logic" range="15" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_TRST" width="1" begin="14" end="14" resetval="0x0" description="set ana_lptx_trst to 0" range="14" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_RST_SEL" width="1" begin="13" end="13" resetval="0x0" description="Take ana_lptx_rst from dig logic" range="13" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_RST" width="1" begin="12" end="12" resetval="0x0" description="set ana_lptx_rst to 0" range="12" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_DP_SEL" width="1" begin="11" end="11" resetval="0x0" description="give output for LPTX DP from dig logic" range="11" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_DP" width="1" begin="10" end="10" resetval="0x0" description="send 0 to LP TX Dp" range="10" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_DN_SEL" width="1" begin="9" end="9" resetval="0x0" description="give output for LPTX DN from dig logic" range="9" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LPTX_DN" width="1" begin="8" end="8" resetval="0x0" description="send 0 to LP TX Dn" range="8" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LDO_REF_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="Take ana_ldo_ref_en from dig logic" range="7" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_LDO_REF_EN" width="1" begin="6" end="6" resetval="0x0" description="set ana_ldo_ref_en to 0" range="6" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_TRST_SEL" width="1" begin="5" end="5" resetval="0x0" description="Take ana_hstx_trst from dig logic" range="5" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_TRST" width="1" begin="4" end="4" resetval="0x0" description="set ana_hstx_trst to 0" range="4" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_RQST_SEL" width="1" begin="3" end="3" resetval="0x0" description="Take ana_hstx_rqst from dig logic" range="3" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_HSTX_RQST" width="1" begin="2" end="2" resetval="0x0" description="set ana_hstx_rqst to 0" range="2" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_GLOBAL_PD_SEL" width="1" begin="1" end="1" resetval="0x0" description="Take ana_global_pd from dig logic" range="1" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_GLOBAL_PD" width="1" begin="0" end="0" resetval="0x0" description="set ana_global_pd to 0 (powered up)" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT21" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT21" offset="0x570" width="32" description="">
		<bitfield id="DL3_TM_SERSYNTH_RST_N_SEL" width="1" begin="14" end="14" resetval="0x0" description="Take sersynth_rst_n from dig logic" range="14" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SERSYNTH_RST_N" width="1" begin="13" end="13" resetval="0x0" description="Set sersynth_rst_n to 1" range="13" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SWAP_DPDN_SEL" width="1" begin="12" end="12" resetval="0x0" description="Take swapdp_dn from dig logic" range="12" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SWAP_DPDN_EN" width="1" begin="11" end="11" resetval="0x0" description="Set swap_dpdn to 1" range="11" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SERSYNTH_EN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Take sersynth_en from dig logic" range="10" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_SERSYNTH_EN" width="1" begin="9" end="9" resetval="0x0" description="set sersynth_en to 1" range="9" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_TX_DATA_HS_SEL" width="1" begin="8" end="8" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;7:0>" range="8" rwaccess="R/W"/> 
		<bitfield id="DL3_TM_TX_DATA_HS" width="8" begin="7" end="0" resetval="0x0" description="Test byte that can be sent constantly to sersynth. This is validated by bit &#60;8> of this reg" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT22" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT22" offset="0x574" width="32" description="">
		<bitfield id="DL3_DIG_TBIT22" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT23" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT23" offset="0x578" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT24" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT24" offset="0x57C" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_ANA_TBIT5" acronym="WIZ16B8M4CDT_DL3_TX_ANA_TBIT5" offset="0x580" width="32" description="">
		<bitfield id="DL3_ANA_TBIT5" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT25" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT25" offset="0x58C" width="32" description="">
		<bitfield id="DL3_ANA_CTRL_FSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="FSM state readout for ana_ctrl" range="20 - 16" rwaccess="R"/> 
		<bitfield id="DL3_BIST_BAL_STATUS" width="16" begin="15" end="0" resetval="0x0" description="BAL logic status read" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT26" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT26" offset="0x590" width="32" description="">
		<bitfield id="DL3_TM_DATA_ESC_RX_FSM_STATE" width="5" begin="31" end="27" resetval="0x0" description="FSM state readout for esc rx path" range="31 - 27" rwaccess="R"/> 
		<bitfield id="DL3_TM_DATA_ESCTX_CTRL_FSM_STATE" width="10" begin="26" end="17" resetval="0x0" description="fsm state for escape tx control path" range="26 - 17" rwaccess="R"/> 
		<bitfield id="DL3_TM_DATA_ESCTX_DATA_FSM_STATE" width="5" begin="16" end="12" resetval="0x0" description="fsm state for escape tx data path" range="16 - 12" rwaccess="R"/> 
		<bitfield id="DL3_TM_HS_PATH_FSM_STATE" width="12" begin="11" end="0" resetval="0x0" description="FSM state readout for hs path fsm" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT28" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT28" offset="0x598" width="32" description="">
		<bitfield id="DL3_TM_ANA_COMP_OUTS" width="8" begin="15" end="8" resetval="0x0" description="Analog components outputs" range="15 - 8" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT29" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT29" offset="0x59C" width="32" description="">
		<bitfield id="DL3_TM_CUR_STATE_ULPTX_CHE" width="2" begin="25" end="24" resetval="0x0" description="Current state of the ULPTX checker FSM" range="25 - 24" rwaccess="R"/> 
		<bitfield id="DL3_TM_CUR_STATE_ULPRX_CHE" width="3" begin="23" end="21" resetval="0x0" description="Current state of the ULPRX checker FSM" range="23 - 21" rwaccess="R"/> 
		<bitfield id="DL3_TM_CUR_STATE_LPCD_CHE" width="3" begin="20" end="18" resetval="0x0" description="Current state of the LPCD checker FSM" range="20 - 18" rwaccess="R"/> 
		<bitfield id="DL3_TM_CUR_STATE_LPRX_CHE" width="3" begin="17" end="15" resetval="0x0" description="Current state of the LPRX checker FSM" range="17 - 15" rwaccess="R"/> 
		<bitfield id="DL3_TM_CUR_STATE_CTRLR" width="4" begin="14" end="11" resetval="0x0" description="Current state of the Control FSM" range="14 - 11" rwaccess="R"/> 
		<bitfield id="DL3_BIST_DATA_LANE_PASS" width="1" begin="10" end="10" resetval="0x0" description="Data lane has passed BIST completely" range="10" rwaccess="R"/> 
		<bitfield id="DL3_BIST_LPRX_PASS" width="1" begin="9" end="9" resetval="0x0" description="LPRX BIST pass" range="9" rwaccess="R"/> 
		<bitfield id="DL3_BIST_LPCD_PASS" width="1" begin="8" end="8" resetval="0x0" description="LPCD BIST Passed" range="8" rwaccess="R"/> 
		<bitfield id="DL3_BIST_ULPRX_PASS" width="1" begin="7" end="7" resetval="0x0" description="ULPRX BIST passed" range="7" rwaccess="R"/> 
		<bitfield id="DL3_BIST_ULPTX_PASS" width="1" begin="6" end="6" resetval="0x0" description="ULPTX BIST passed" range="6" rwaccess="R"/> 
		<bitfield id="DL3_BIST_HS_NEG_ERR" width="1" begin="5" end="5" resetval="0x0" description="HS Bist error detected with negedge of sampler clock" range="5" rwaccess="R"/> 
		<bitfield id="DL3_BIST_HS_POS_ERR" width="1" begin="4" end="4" resetval="0x0" description="HS Bist error detected with posedge of sampler clock" range="4" rwaccess="R"/> 
		<bitfield id="DL3_BIST_POS_SYNC" width="1" begin="3" end="3" resetval="0x0" description="Pattern checker in negedge run have synced with pattern generator" range="3" rwaccess="R"/> 
		<bitfield id="DL3_BIST_NEG_SYNC" width="1" begin="2" end="2" resetval="0x0" description="Pattern checker in posedge run have synced with pattern generator" range="2" rwaccess="R"/> 
		<bitfield id="DL3_BIST_CMPLT" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="DL3_BIST_EN_STATUS" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT30" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT30" offset="0x5A0" width="32" description="">
		<bitfield id="DL3_BIST_PAT_CHE_PKT_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker packet count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL3_BIST_PAT_CHE_PKT_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker packet count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT31" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT31" offset="0x5A4" width="32" description="">
		<bitfield id="DL3_BIST_PAT_CHE_ERR_CNT_NEG" width="16" begin="31" end="16" resetval="0x0" description="pattern checker error count with negedge run of sampler clock" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DL3_BIST_PAT_CHE_ERR_CNT_POS" width="16" begin="15" end="0" resetval="0x0" description="pattern checker error count with posedge run of sampler clock" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT32" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT32" offset="0x5A8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT33" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT33" offset="0x5AC" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT34" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT34" offset="0x5B0" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT35" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT35" offset="0x5B4" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_DL3_TX_DIG_TBIT36" acronym="WIZ16B8M4CDT_DL3_TX_DIG_TBIT36" offset="0x5B8" width="32" description="">
		
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT0" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT0" offset="0xB00" width="32" description="">
		<bitfield id="PCS_BAND_CTL_REG_R" width="5" begin="9" end="5" resetval="0x0" description="Data Rate 80_100 MHz" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="PCS_BAND_CTL_REG_L" width="5" begin="4" end="0" resetval="0x0" description="Data Rate 80_100 MHz" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT1" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT1" offset="0xB04" width="32" description="">
		<bitfield id="PCS_PSM_CLOCK_FREQ" width="8" begin="8" end="1" resetval="0x0" description="psm_clock freq value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PCS_PSM_CLOCK_FREQ_EN" width="1" begin="0" end="0" resetval="0x0" description="take psm_clock_freq from tbit" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT2" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT2" offset="0xB08" width="32" description="">
		<bitfield id="PCS_POWER_SW_2_TIME_DL_R_3" width="4" begin="31" end="28" resetval="0x2" description="power_sw_2_time_dl_r_3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_R_2" width="4" begin="27" end="24" resetval="0x2" description="power_sw_2_time_dl_r_2" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_R_1" width="4" begin="23" end="20" resetval="0x2" description="power_sw_2_time_dl_r_1" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_R_0" width="4" begin="19" end="16" resetval="0x2" description="power_sw_2_time_dl_r_0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_L_3" width="4" begin="15" end="12" resetval="0x2" description="power_sw_2_time_dl_l_3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_L_2" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_dl_l_2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_L_1" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_dl_l_1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_DL_L_0" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_dl_l_0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT3" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT3" offset="0xB0C" width="32" description="">
		<bitfield id="PCS_POWER_SW_2_TIME_CMN" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_cmn" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_CL_R" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_cl_r" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_2_TIME_CL_L" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_cl_l" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT4" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT4" offset="0xB10" width="32" description="">
		<bitfield id="PCS_POWER_SW_1_TIME_DL_R_3" width="4" begin="31" end="28" resetval="0x2" description="power_sw_1_time_dl_r_3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_R_2" width="4" begin="27" end="24" resetval="0x2" description="power_sw_1_time_dl_r_2" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_R_1" width="4" begin="23" end="20" resetval="0x2" description="power_sw_1_time_dl_r_1" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_R_0" width="4" begin="19" end="16" resetval="0x2" description="power_sw_1_time_dl_r_0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_L_3" width="4" begin="15" end="12" resetval="0x2" description="power_sw_1_time_dl_l_3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_L_2" width="4" begin="11" end="8" resetval="0x2" description="power_sw_1_time_dl_l_2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_L_1" width="4" begin="7" end="4" resetval="0x2" description="power_sw_1_time_dl_l_1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_DL_L_0" width="4" begin="3" end="0" resetval="0x2" description="power_sw_1_time_dl_l_0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT5" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT5" offset="0xB14" width="32" description="">
		<bitfield id="PCS_POWER_SW_1_TIME_CMN" width="4" begin="11" end="8" resetval="0x2" description="power_sw_1_time_cmn" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_CL_R" width="4" begin="7" end="4" resetval="0x2" description="power_sw_1_time_cl_r" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PCS_POWER_SW_1_TIME_CL_L" width="4" begin="3" end="0" resetval="0x2" description="power_sw_1_time_cl_l" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT6" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT6" offset="0xB18" width="32" description="">
		<bitfield id="PCS_DTX_L_3_SPARE" width="8" begin="31" end="24" resetval="0x0" description="dtx_l_3 spare port" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_L_2_SPARE" width="8" begin="23" end="16" resetval="0x0" description="dtx_l_2 spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_L_1_SPARE" width="8" begin="15" end="8" resetval="0x0" description="dtx_l_1 spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_L_0_SPARE" width="8" begin="7" end="0" resetval="0x0" description="dtx_l_0 spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT7" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT7" offset="0xB1C" width="32" description="">
		<bitfield id="PCS_DTX_R_3_SPARE" width="8" begin="31" end="24" resetval="0x0" description="dtx_r_3 spare port" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_R_2_SPARE" width="8" begin="23" end="16" resetval="0x0" description="dtx_r_2 spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_R_1_SPARE" width="8" begin="15" end="8" resetval="0x0" description="dtx_r_1 spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_DTX_R_0_SPARE" width="8" begin="7" end="0" resetval="0x0" description="dtx_r_0 spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT8" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT8" offset="0xB20" width="32" description="">
		<bitfield id="PCS_CMN_SPARE" width="8" begin="23" end="16" resetval="0x0" description="cmn spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PCS_CL_R_SPARE" width="8" begin="15" end="8" resetval="0x0" description="cl_r spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PCS_CL_L_SPARE" width="8" begin="7" end="0" resetval="0x0" description="cl_l spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT9" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT9" offset="0xB24" width="32" description="">
		<bitfield id="PCS_PSO_DISABLE_VALUE" width="1" begin="1" end="1" resetval="0x0" description="pso_disbale value" range="1" rwaccess="R/W"/> 
		<bitfield id="PCS_PSO_DISABLE_EN" width="1" begin="0" end="0" resetval="0x0" description="take pso_diable from tbit" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PCS_TX_DIG_TBIT10" acronym="WIZ16B8M4CDT_PCS_TX_DIG_TBIT10" offset="0xB28" width="32" description="">
		<bitfield id="PCS_DIG_TBIT10" width="32" begin="31" end="0" resetval="0x0" description="Digital Test Register Extra 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_CNTRL" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_CNTRL" offset="0xC00" width="32" description="">
		<bitfield id="ISO_PHY_ISOLATION" width="1" begin="11" end="11" resetval="0x0" description="when set enables phy_isolation" range="11" rwaccess="R/W"/> 
		<bitfield id="ISO_PHY_ISO_CMN" width="1" begin="10" end="10" resetval="0x1" description="This bit enables the Isolation on Common Lane" range="10" rwaccess="R/W"/> 
		<bitfield id="ISO_PHY_ISO_CL" width="2" begin="9" end="8" resetval="0x1" description="Bit 1: Setting a value 1 isolates the Right Clock Lane" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_PHY_ISO_DL" width="8" begin="7" end="0" resetval="0x15" description="Bit 7: Setting a value 1 isolates the Data Lane 3 on Right Link" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_RESET" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_RESET" offset="0xC04" width="32" description="">
		<bitfield id="ISO_LANE_RSTB_CMN" width="1" begin="10" end="10" resetval="0x0" description="Drives the Lane Reset for Common lane_rstb_cmn" range="10" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_CL_R" width="1" begin="9" end="9" resetval="0x0" description="Drives the Right Clock Lane Reset  lane_rstb_cl_l" range="9" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_CL_L" width="1" begin="8" end="8" resetval="0x0" description="Drives the Left Clock Lane Reset  lane_rstb_cl_l" range="8" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_R_3" width="1" begin="7" end="7" resetval="0x0" description="Drives the Data Lane 3 Right Link Reset lane_rstb_dl_7" range="7" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_R_2" width="1" begin="6" end="6" resetval="0x0" description="Drives the Data Lane 2 Right Link Reset lane_rstb_dl_6" range="6" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_R_1" width="1" begin="5" end="5" resetval="0x0" description="Drives the Data Lane 1 Right Link Reset lane_rstb_dl_5" range="5" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_R_0" width="1" begin="4" end="4" resetval="0x0" description="Drives the Data Lane 0 Right Link Reset lane_rstb_dl_4" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="Drives the Data Lane 3 Left Link Reset lane_rstb_dl_3" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Drives the Data Lane 2 Left Link Reset lane_rstb_dl_2" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Drives the Data Lane 1 Left Link Reset lane_rstb_dl_1" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_LANE_RSTB_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the Data Lane 0 Left Link Reset lane_rstb_dl_0" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_ENABLE" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_ENABLE" offset="0xC08" width="32" description="">
		<bitfield id="ISO_TXENABLECLK_CL_R" width="1" begin="9" end="9" resetval="0x0" description="Drives to enable the right clock lane TxEnableClk_clk_r" range="9" rwaccess="R/W"/> 
		<bitfield id="ISO_TXENABLECLK_CL_L" width="1" begin="8" end="8" resetval="0x1" description="Drives to enable the left clock lane TxEnableClk_clk_l" range="8" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_R_3" width="1" begin="7" end="7" resetval="0x0" description="Enables the Data Lane 3 Right Link M_Enable_dl_7" range="7" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_R_2" width="1" begin="6" end="6" resetval="0x0" description="Enables the Data Lane 2 Right Link M_Enable_dl_6" range="6" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_R_1" width="1" begin="5" end="5" resetval="0x0" description="Enables the Data Lane 1 Right Link M_Enable_dl_5" range="5" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_R_0" width="1" begin="4" end="4" resetval="0x0" description="Enables the Data Lane 0 Right Link M_Enable_dl_4" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_L_3" width="1" begin="3" end="3" resetval="0x1" description="Enables the Data Lane 3 Left Link M_Enable_dl_3" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_L_2" width="1" begin="2" end="2" resetval="0x1" description="Enables the Data Lane 2 Left Link M_Enable_dl_2" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_L_1" width="1" begin="1" end="1" resetval="0x1" description="Enables the Data Lane 1 Left Link M_Enable_dl_1" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_ENABLE_DL_L_0" width="1" begin="0" end="0" resetval="0x1" description="Enables the Data Lane 0 Left Link M_Enable_dl_0" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_CMN_CTRL" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_CMN_CTRL" offset="0xC0C" width="32" description="">
		<bitfield id="ISO_PSO_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Drives pso_disable" range="7" rwaccess="R/W"/> 
		<bitfield id="ISO_O_SUPPLY_IO_PG" width="1" begin="6" end="6" resetval="0x0" description="I/O supply power is good o_supply_io_pg" range="6" rwaccess="R"/> 
		<bitfield id="ISO_O_SUPPLY_CORE_PG" width="1" begin="5" end="5" resetval="0x0" description="Core Supply Power is good o_supply_core_pg" range="5" rwaccess="R"/> 
		<bitfield id="ISO_O_CMN_READY" width="1" begin="4" end="4" resetval="0x0" description="Common ready Indicator o_cmn_ready" range="4" rwaccess="R"/> 
		<bitfield id="ISO_IP_CONFIG_CMN" width="3" begin="3" end="1" resetval="0x0" description="Drives the IP configuration to decide which clock lane acts as the master lane to all clock lanes ip_config_cmn" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="ISO_PSO_CMN" width="1" begin="0" end="0" resetval="0x0" description="Drives the power shut off for the Common pso_cmn" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_CMN_PLL" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_CMN_PLL" offset="0xC10" width="32" description="">
		<bitfield id="ISO_PLL_LOCK" width="1" begin="23" end="23" resetval="0x0" description="A value 1 indicates the PLL clock is locked to the reference clock (pll_lock)" range="23" rwaccess="R"/> 
		<bitfield id="ISO_PLL_PSO" width="1" begin="22" end="22" resetval="0x0" description="Connected to pll_pso which are Reserved and reserved for future use" range="22" rwaccess="R/W"/> 
		<bitfield id="ISO_PLL_PD" width="1" begin="21" end="21" resetval="0x0" description="Connected to pll_pd which are Reserved and reserved for future use" range="21" rwaccess="R/W"/> 
		<bitfield id="ISO_PLL_FBDIV" width="10" begin="20" end="11" resetval="0x0" description="Drives the PLL feedback divider value {pll_fbdiv[9:0]}" range="20 - 11" rwaccess="R/W"/> 
		<bitfield id="ISO_PLL_OPDIV" width="6" begin="10" end="5" resetval="0x0" description="Drives the PLL output divider value {pll_opdiv[5:0]} [On APB clock domain]" range="10 - 5" rwaccess="R/W"/> 
		<bitfield id="ISO_PLL_IPDIV" width="5" begin="4" end="0" resetval="0x0" description="Drives the PLL input divider value {pll_ipdiv[4:0]}" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_CL_CNTRL_L" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_CL_CNTRL_L" offset="0xC14" width="32" description="">
		<bitfield id="ISO_LANE_READY_CL_L" width="1" begin="7" end="7" resetval="0x0" description="clock lane ready" range="7" rwaccess="R"/> 
		<bitfield id="ISO_TXSTOPSTATECLK_CL_L" width="1" begin="6" end="6" resetval="0x0" description="Driven high when the clock lane is in stop state TxStopStateClk_cl_l" range="6" rwaccess="R"/> 
		<bitfield id="ISO_TXULPSACTIVENOTCLK_CL_L" width="1" begin="5" end="5" resetval="0x0" description="Driven high when the clock lane is in ULPS active state TxULPSActiveNotClk_clk_l" range="5" rwaccess="R"/> 
		<bitfield id="ISO_TXREADYHSCLK_CL_L" width="1" begin="4" end="4" resetval="0x0" description="Stores the High Speed Clock Transmission Ready TxReadyHSClk_clk_l" range="4" rwaccess="R"/> 
		<bitfield id="ISO_M_CLK_SWAPDPDN_CL_L" width="1" begin="3" end="3" resetval="0x0" description="Drives the value to enable the Swap of DP and DN signals inside the clock lane M_Clk_SwapDpDn_clk_l" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_TXULPSEXITCLK_CL_L" width="1" begin="2" end="2" resetval="0x0" description="Drives to initiate exit of ULPS TxULPSExitClk_clk_l" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_TXULPSCLK_CL_L" width="1" begin="1" end="1" resetval="0x0" description="Drives to initiate entry to ULPS TxULPSClk _clk_l" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREQUESTHSCLK_CL_L" width="1" begin="0" end="0" resetval="0x0" description="Drives the High Speed Clock Transmission Request TxRequestHSClk_clk_l" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_CTRL_L0" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_CTRL_L0" offset="0xC18" width="32" description="">
		<bitfield id="ISO_LANE_READY_DL_L_0" width="1" begin="3" end="3" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_0" range="3" rwaccess="R"/> 
		<bitfield id="ISO_M_DATA_SWAPDPDN_DL_L_0" width="1" begin="2" end="2" resetval="0x0" description="Swaps the tx_p and tx_m differential pins M_Data_SwapDpDn_dl_l_0" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_FORCETXSTOPMODE_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Drives the lane forcing into stop state ForceTxStopMode_dl_l_0" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TURNREQUEST_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the Turnaround request M_TurnRequest_dl_l_0" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_HS_L0" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_HS_L0" offset="0xC1C" width="32" description="">
		<bitfield id="ISO_TXDATAHS_DL_L_0" width="8" begin="15" end="8" resetval="0x0" description="Drives the high speed transmission data TxDataHS_dl_l_0[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREADYHS_DL_L_0" width="1" begin="3" end="3" resetval="0x0" description="Stores the high speed data transmission ready TxReadyHS_dl_l_0" range="3" rwaccess="R"/> 
		<bitfield id="ISO_TXSKEWCALHS_DL_L_0" width="1" begin="2" end="2" resetval="0x0" description="Drives transmission skew calibration periodic TxSkewCalHS_dl_l_0" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_TXSKEWCALHSINIT_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Drives to run the initial skew calibration TxSkewCalHSInit_dl_l_0" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREQUESTHS_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the High Speed Data Transmission Request TxRequestHS_dl_l_0" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_TX_ESC_L0" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_TX_ESC_L0" offset="0xC20" width="32" description="">
		<bitfield id="ISO_M_ULPSACTIVENOT_DL_L_0" width="1" begin="27" end="27" resetval="0x0" description="Lane ULPS Active state M_ULPSActiveNot_dl_l_0" range="27" rwaccess="R"/> 
		<bitfield id="ISO_M_DIRECTION_DL_L_0" width="1" begin="26" end="26" resetval="0x0" description="Lane transmit / receive direction M_Direction_dl_l_0" range="26" rwaccess="R"/> 
		<bitfield id="ISO_M_STOPSTATE_DL_L_0" width="1" begin="25" end="25" resetval="0x0" description="Lane Stop State M_StopState_dl_l_0" range="25" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP1_DL_L_0" width="1" begin="24" end="24" resetval="0x0" description="LP1 contention Error M_ErrContentionLP1_dl_l_0" range="24" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP0_DL_L_0" width="1" begin="23" end="23" resetval="0x0" description="LP1 contention Error M_ErrContentionLP0_dl_l_0" range="23" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRSYNCESC_DL_L_0" width="1" begin="22" end="22" resetval="0x0" description="Low power data transmission sync error M_ErrSyncEsc_dl_l_0" range="22" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTROL_DL_L_0" width="1" begin="21" end="21" resetval="0x0" description="Control Error M_ErrControl_dl_l_0" range="21" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRESC_DL_L_0" width="1" begin="20" end="20" resetval="0x0" description="Escape Entry Error M_ErrEsc_dl_l_0" range="20" rwaccess="R"/> 
		<bitfield id="ISO_M_TXTRIGGERESC_DL_L_0" width="4" begin="19" end="16" resetval="0x0" description="Transmit escape mode trigger M_TxTriggerEsc_dl_l_0[3:0]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXDATAESC_DL_L_0" width="8" begin="15" end="8" resetval="0x0" description="Transmit escape mode low power transmit data M_TxDataEsc_dl_l_0[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREADYESC_DL_L_0" width="1" begin="5" end="5" resetval="0x0" description="Transmit escape mode low power transmit data ready M_TxReadyEsc_dl_l_0" range="5" rwaccess="R"/> 
		<bitfield id="ISO_M_TXULPSEXITESC_DL_L_0" width="1" begin="4" end="4" resetval="0x0" description="Initiate exit of ULPS M_TxULPSExitEsc_dl_l_0" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXULPSESC_DL_L_0" width="1" begin="3" end="3" resetval="0x0" description="Transmit escape mode ultra low power state M_TxULPSEsc_dl_l_0" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXVALIDESC_DL_L_0" width="1" begin="2" end="2" resetval="0x0" description="Transmit escape mode low power transmit data valid M_TxValidEsc_dl_l_0" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXLPDTESC_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Transmit escape mode low power data M_TxLPDTEsc_dl_l_0" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREQUESTESC_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Transmit escape mode request M_TxRequestEsc_dl_l_0" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_RX_ESC_L0" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_RX_ESC_L0" offset="0xC24" width="32" description="">
		<bitfield id="ISO_M_RXDATAESC_DL_L_0" width="8" begin="14" end="7" resetval="0x0" description="Receive escape mode low power receive data M_RxDataEsc_dl_l_0[7:0]" range="14 - 7" rwaccess="R"/> 
		<bitfield id="ISO_M_RXTRIGGERESC_DL_L_0" width="4" begin="6" end="3" resetval="0x0" description="Receive escape mode low power trigger state M_RxTriggerEsc_dl_l_0[3:0]" range="6 - 3" rwaccess="R"/> 
		<bitfield id="ISO_M_RXULPSESC_DL_L_0" width="1" begin="2" end="2" resetval="0x0" description="Receive escape mode low power ultra low power state M_RxULPSEsc_dl_l_0" range="2" rwaccess="R"/> 
		<bitfield id="ISO_M_RXVALIDESC_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Receive escape mode low power receive data M_RxValidEsc_dl_l_0" range="1" rwaccess="R"/> 
		<bitfield id="ISO_M_RXLPDTESC_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Receive escape mode low power data M_RxLPDTEsc_dl_l_0" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_CTRL_L1" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_CTRL_L1" offset="0xC28" width="32" description="">
		<bitfield id="ISO_LANE_READY_DL_L_1" width="1" begin="3" end="3" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_1" range="3" rwaccess="R"/> 
		<bitfield id="ISO_M_DATA_SWAPDPDN_DL_L_1" width="1" begin="2" end="2" resetval="0x0" description="Swaps the tx_p and tx_m differential pins M_Data_SwapDpDn_dl_l_1" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_FORCETXSTOPMODE_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Drives the lane forcing into stop state ForceTxStopMode_dl_l_1" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TURNREQUEST_DL_L_1" width="1" begin="0" end="0" resetval="0x0" description="Drives the Turnaround request M_TurnRequest_dl_l_1" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_HS_L1" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_HS_L1" offset="0xC2C" width="32" description="">
		<bitfield id="ISO_TXDATAHS_DL_L_1" width="8" begin="15" end="8" resetval="0x0" description="Drives the high speed transmission data TxDataHS_dl_l_1[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREADYHS_DL_L_1" width="1" begin="3" end="3" resetval="0x0" description="Stores the high speed data transmission ready TxReadyHS_dl_l_1" range="3" rwaccess="R"/> 
		<bitfield id="ISO_TXSKEWCALHS_DL_L_1" width="1" begin="2" end="2" resetval="0x0" description="Drives transmission skew calibration periodic TxSkewCalHS_dl_l_1" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_TXSKEWCALHSINIT_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Drives to run the initial skew calibration TxSkewCalHSInit_dl_l_1" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREQUESTHS_DL_L_1" width="1" begin="0" end="0" resetval="0x0" description="Drives the High Speed Data Transmission Request TxRequestHS_dl_l_1" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_TX_ESC_L1" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_TX_ESC_L1" offset="0xC30" width="32" description="">
		<bitfield id="ISO_M_ULPSACTIVENOT_DL_L_1" width="1" begin="27" end="27" resetval="0x0" description="Lane ULPS Active state M_ULPSActiveNot_dl_l_1" range="27" rwaccess="R"/> 
		<bitfield id="ISO_M_DIRECTION_DL_L_1" width="1" begin="26" end="26" resetval="0x0" description="Lane transmit / receive direction M_Direction_dl_l_1" range="26" rwaccess="R"/> 
		<bitfield id="ISO_M_STOPSTATE_DL_L_1" width="1" begin="25" end="25" resetval="0x0" description="Lane Stop State M_StopState_dl_l_1" range="25" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP1_DL_L_1" width="1" begin="24" end="24" resetval="0x0" description="LP1 contention Error M_ErrContentionLP1_dl_l_1" range="24" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP0_DL_L_1" width="1" begin="23" end="23" resetval="0x0" description="LP1 contention Error M_ErrContentionLP0_dl_l_1" range="23" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRSYNCESC_DL_L_1" width="1" begin="22" end="22" resetval="0x0" description="Low power data transmission sync error M_ErrSyncEsc_dl_l_1" range="22" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTROL_DL_L_1" width="1" begin="21" end="21" resetval="0x0" description="Control Error M_ErrControl_dl_l_1" range="21" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRESC_DL_L_1" width="1" begin="20" end="20" resetval="0x0" description="Escape Entry Error M_ErrEsc_dl_l_1" range="20" rwaccess="R"/> 
		<bitfield id="ISO_M_TXTRIGGERESC_DL_L_1" width="4" begin="19" end="16" resetval="0x0" description="Transmit escape mode trigger M_TxTriggerEsc_dl_l_1[3:0]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXDATAESC_DL_L_1" width="8" begin="15" end="8" resetval="0x0" description="Transmit escape mode low power transmit data M_TxDataEsc_dl_l_1[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREADYESC_DL_L_1" width="1" begin="5" end="5" resetval="0x0" description="Transmit escape mode low power transmit data ready M_TxReadyEsc_dl_l_1" range="5" rwaccess="R"/> 
		<bitfield id="ISO_M_TXULPSEXITESC_DL_L_1" width="1" begin="4" end="4" resetval="0x0" description="Initiate exit of ULPS M_TxULPSExitEsc_dl_l_1" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXULPSESC_DL_L_1" width="1" begin="3" end="3" resetval="0x0" description="Transmit escape mode ultra low power state M_TxULPSEsc_dl_l_1" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXVALIDESC_DL_L_1" width="1" begin="2" end="2" resetval="0x0" description="Transmit escape mode low power transmit data valid M_TxValidEsc_dl_l_1" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXLPDTESC_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Transmit escape mode low power data M_TxLPDTEsc_dl_l_1" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREQUESTESC_DL_L_1" width="1" begin="0" end="0" resetval="0x0" description="Transmit escape mode request M_TxRequestEsc_dl_l_1" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_DL_RX_ESC_L1" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_DL_RX_ESC_L1" offset="0xC34" width="32" description="">
		<bitfield id="ISO_M_RXDATAESC_DL_L_1" width="8" begin="14" end="7" resetval="0x0" description="Receive escape mode low power receive data M_RxDataEsc_dl_l_1[7:0]" range="14 - 7" rwaccess="R"/> 
		<bitfield id="ISO_M_RXTRIGGERESC_DL_L_1" width="4" begin="6" end="3" resetval="0x0" description="Receive escape mode low power trigger state M_RxTriggerEsc_dl_l_1[3:0]" range="6 - 3" rwaccess="R"/> 
		<bitfield id="ISO_M_RXULPSESC_DL_L_1" width="1" begin="2" end="2" resetval="0x0" description="Receive escape mode low power ultra low power state M_RxULPSEsc_dl_l_1" range="2" rwaccess="R"/> 
		<bitfield id="ISO_M_RXVALIDESC_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Receive escape mode low power receive data M_RxValidEsc_dl_l_1" range="1" rwaccess="R"/> 
		<bitfield id="ISO_M_RXLPDTESC_DL_L_1" width="1" begin="0" end="0" resetval="0x0" description="Receive escape mode low power data M_RxLPDTEsc_dl_l_1" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_SPARE_1" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_SPARE_1" offset="0xC38" width="32" description="">
		<bitfield id="ISO_SPARE" width="32" begin="31" end="0" resetval="0x0" description="Spare register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_PHY_ISO_SPARE_2" acronym="WIZ16B8M4CDT_ISO_PHY_ISO_SPARE_2" offset="0xC3C" width="32" description="">
		<bitfield id="ISO_SPARE_X" width="32" begin="31" end="0" resetval="0x0" description="Spare register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_CTRL_L2" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_CTRL_L2" offset="0xC40" width="32" description="">
		<bitfield id="ISO_LANE_READY_DL_L_2" width="1" begin="3" end="3" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_2" range="3" rwaccess="R"/> 
		<bitfield id="ISO_M_DATA_SWAPDPDN_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Swaps the tx_p and tx_m differential pins M_Data_SwapDpDn_dl_l_2" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_FORCETXSTOPMODE_DL_L_2" width="1" begin="1" end="1" resetval="0x0" description="Drives the lane forcing into stop state ForceTxStopMode_dl_l_2" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TURNREQUEST_DL_L_2" width="1" begin="0" end="0" resetval="0x0" description="Drives the Turnaround request M_TurnRequest_dl_l_2" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_HS_L2" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_HS_L2" offset="0xC44" width="32" description="">
		<bitfield id="ISO_TXDATAHS_DL_L_2" width="8" begin="15" end="8" resetval="0x0" description="Drives the high speed transmission data TxDataHS_dl_l_2[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREADYHS_DL_L_2" width="1" begin="3" end="3" resetval="0x0" description="Stores the high speed data transmission ready TxReadyHS_dl_l_2" range="3" rwaccess="R"/> 
		<bitfield id="ISO_TXSKEWCALHS_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Drives transmission skew calibration periodic TxSkewCalHS_dl_l_2" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_TXSKEWCALHSINIT_DL_L_2" width="1" begin="1" end="1" resetval="0x0" description="Drives to run the initial skew calibration TxSkewCalHSInit_dl_l_2" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREQUESTHS_DL_L_2" width="1" begin="0" end="0" resetval="0x0" description="Drives the High Speed Data Transmission Request TxRequestHS_dl_l_2" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_TX_ESC_L2" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_TX_ESC_L2" offset="0xC48" width="32" description="">
		<bitfield id="ISO_M_ULPSACTIVENOT_DL_L_2" width="1" begin="27" end="27" resetval="0x0" description="Lane ULPS Active state M_ULPSActiveNot_dl_l_2" range="27" rwaccess="R"/> 
		<bitfield id="ISO_M_DIRECTION_DL_L_2" width="1" begin="26" end="26" resetval="0x0" description="Lane transmit / receive direction M_Direction_dl_l_2" range="26" rwaccess="R"/> 
		<bitfield id="ISO_M_STOPSTATE_DL_L_2" width="1" begin="25" end="25" resetval="0x0" description="Lane Stop State M_StopState_dl_l_2" range="25" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP1_DL_L_2" width="1" begin="24" end="24" resetval="0x0" description="LP1 contention Error M_ErrContentionLP1_dl_l_2" range="24" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP0_DL_L_2" width="1" begin="23" end="23" resetval="0x0" description="LP1 contention Error M_ErrContentionLP0_dl_l_2" range="23" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRSYNCESC_DL_L_2" width="1" begin="22" end="22" resetval="0x0" description="Low power data transmission sync error M_ErrSyncEsc_dl_l_2" range="22" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTROL_DL_L_2" width="1" begin="21" end="21" resetval="0x0" description="Control Error M_ErrControl_dl_l_2" range="21" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRESC_DL_L_2" width="1" begin="20" end="20" resetval="0x0" description="Escape Entry Error M_ErrEsc_dl_l_2" range="20" rwaccess="R"/> 
		<bitfield id="ISO_M_TXTRIGGERESC_DL_L_2" width="4" begin="19" end="16" resetval="0x0" description="Transmit escape mode trigger M_TxTriggerEsc_dl_l_2[3:0]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXDATAESC_DL_L_2" width="8" begin="15" end="8" resetval="0x0" description="Transmit escape mode low power transmit data M_TxDataEsc_dl_l_2[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREADYESC_DL_L_2" width="1" begin="5" end="5" resetval="0x0" description="Transmit escape mode low power transmit data ready M_TxReadyEsc_dl_l_2" range="5" rwaccess="R"/> 
		<bitfield id="ISO_M_TXULPSEXITESC_DL_L_2" width="1" begin="4" end="4" resetval="0x0" description="Initiate exit of ULPS M_TxULPSExitEsc_dl_l_2" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXULPSESC_DL_L_2" width="1" begin="3" end="3" resetval="0x0" description="Transmit escape mode ultra low power state M_TxULPSEsc_dl_l_2" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXVALIDESC_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Transmit escape mode low power transmit data valid M_TxValidEsc_dl_l_2" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXLPDTESC_DL_L_2" width="1" begin="1" end="1" resetval="0x0" description="Transmit escape mode low power data M_TxLPDTEsc_dl_l_2" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREQUESTESC_DL_L_2" width="1" begin="0" end="0" resetval="0x0" description="Transmit escape mode request M_TxRequestEsc_dl_l_2" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_RX_ESC_L2" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_RX_ESC_L2" offset="0xC4C" width="32" description="">
		<bitfield id="ISO_M_RXDATAESC_DL_L_2" width="8" begin="14" end="7" resetval="0x0" description="Receive escape mode low power receive data M_RxDataEsc_dl_l_2[7:0]" range="14 - 7" rwaccess="R"/> 
		<bitfield id="ISO_M_RXTRIGGERESC_DL_L_2" width="4" begin="6" end="3" resetval="0x0" description="Receive escape mode low power trigger state M_RxTriggerEsc_dl_l_2[3:0]" range="6 - 3" rwaccess="R"/> 
		<bitfield id="ISO_M_RXULPSESC_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Receive escape mode low power ultra low power state M_RxULPSEsc_dl_l_2" range="2" rwaccess="R"/> 
		<bitfield id="ISO_M_RXVALIDESC_DL_L_2" width="1" begin="1" end="1" resetval="0x0" description="Receive escape mode low power receive data M_RxValidEsc_dl_l_2" range="1" rwaccess="R"/> 
		<bitfield id="ISO_M_RXLPDTESC_DL_L_2" width="1" begin="0" end="0" resetval="0x0" description="Receive escape mode low power data M_RxLPDTEsc_dl_l_2" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_CTRL_L3" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_CTRL_L3" offset="0xC50" width="32" description="">
		<bitfield id="ISO_LANE_READY_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_3" range="3" rwaccess="R"/> 
		<bitfield id="ISO_M_DATA_SWAPDPDN_DL_L_3" width="1" begin="2" end="2" resetval="0x0" description="Swaps the tx_p and tx_m differential pins M_Data_SwapDpDn_dl_l_3" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_FORCETXSTOPMODE_DL_L_3" width="1" begin="1" end="1" resetval="0x0" description="Drives the lane forcing into stop state ForceTxStopMode_dl_l_3" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TURNREQUEST_DL_L_3" width="1" begin="0" end="0" resetval="0x0" description="Drives the Turnaround request M_TurnRequest_dl_l_3" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_HS_L3" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_HS_L3" offset="0xC54" width="32" description="">
		<bitfield id="ISO_TXDATAHS_DL_L_3" width="8" begin="15" end="8" resetval="0x0" description="Drives the high speed transmission data TxDataHS_dl_l_3[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREADYHS_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="Stores the high speed data transmission ready TxReadyHS_dl_l_3" range="3" rwaccess="R"/> 
		<bitfield id="ISO_TXSKEWCALHS_DL_L_3" width="1" begin="2" end="2" resetval="0x0" description="Drives transmission skew calibration periodic TxSkewCalHS_dl_l_3" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_TXSKEWCALHSINIT_DL_L_3" width="1" begin="1" end="1" resetval="0x0" description="Drives to run the initial skew calibration TxSkewCalHSInit_dl_l_3" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_TXREQUESTHS_DL_L_3" width="1" begin="0" end="0" resetval="0x0" description="Drives the High Speed Data Transmission Request TxRequestHS_dl_l_3" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_TX_ESC_L3" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_TX_ESC_L3" offset="0xC58" width="32" description="">
		<bitfield id="ISO_M_ULPSACTIVENOT_DL_L_3" width="1" begin="27" end="27" resetval="0x0" description="Lane ULPS Active state M_ULPSActiveNot_dl_l_3" range="27" rwaccess="R"/> 
		<bitfield id="ISO_M_DIRECTION_DL_L_3" width="1" begin="26" end="26" resetval="0x0" description="Lane transmit / receive direction M_Direction_dl_l_3" range="26" rwaccess="R"/> 
		<bitfield id="ISO_M_STOPSTATE_DL_L_3" width="1" begin="25" end="25" resetval="0x0" description="Lane Stop State M_StopState_dl_l_3" range="25" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP1_DL_L_3" width="1" begin="24" end="24" resetval="0x0" description="LP1 contention Error M_ErrContentionLP1_dl_l_3" range="24" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTENTIONLP0_DL_L_3" width="1" begin="23" end="23" resetval="0x0" description="LP1 contention Error M_ErrContentionLP0_dl_l_3" range="23" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRSYNCESC_DL_L_3" width="1" begin="22" end="22" resetval="0x0" description="Low power data transmission sync error M_ErrSyncEsc_dl_l_3" range="22" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRCONTROL_DL_L_3" width="1" begin="21" end="21" resetval="0x0" description="Control Error M_ErrControl_dl_l_3" range="21" rwaccess="R"/> 
		<bitfield id="ISO_M_ERRESC_DL_L_3" width="1" begin="20" end="20" resetval="0x0" description="Escape Entry Error M_ErrEsc_dl_l_3" range="20" rwaccess="R"/> 
		<bitfield id="ISO_M_TXTRIGGERESC_DL_L_3" width="4" begin="19" end="16" resetval="0x0" description="Transmit escape mode trigger M_TxTriggerEsc_dl_l_3[3:0]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXDATAESC_DL_L_3" width="8" begin="15" end="8" resetval="0x0" description="Transmit escape mode low power transmit data M_TxDataEsc_dl_l_3[7:0]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREADYESC_DL_L_3" width="1" begin="5" end="5" resetval="0x0" description="Transmit escape mode low power transmit data ready M_TxReadyEsc_dl_l_3" range="5" rwaccess="R"/> 
		<bitfield id="ISO_M_TXULPSEXITESC_DL_L_3" width="1" begin="4" end="4" resetval="0x0" description="Initiate exit of ULPS M_TxULPSExitEsc_dl_l_3" range="4" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXULPSESC_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="Transmit escape mode ultra low power state M_TxULPSEsc_dl_l_3" range="3" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXVALIDESC_DL_L_3" width="1" begin="2" end="2" resetval="0x0" description="Transmit escape mode low power transmit data valid M_TxValidEsc_dl_l_3" range="2" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXLPDTESC_DL_L_3" width="1" begin="1" end="1" resetval="0x0" description="Transmit escape mode low power data M_TxLPDTEsc_dl_l_3" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_M_TXREQUESTESC_DL_L_3" width="1" begin="0" end="0" resetval="0x0" description="Transmit escape mode request M_TxRequestEsc_dl_l_3" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_RX_ESC_L3" acronym="WIZ16B8M4CDT_ISO_LDD_PHY_ISO_DL_RX_ESC_L3" offset="0xC5C" width="32" description="">
		<bitfield id="ISO_M_RXDATAESC_DL_L_3" width="8" begin="14" end="7" resetval="0x0" description="Receive escape mode low power receive data M_RxDataEsc_dl_l_3[7:0]" range="14 - 7" rwaccess="R"/> 
		<bitfield id="ISO_M_RXTRIGGERESC_DL_L_3" width="4" begin="6" end="3" resetval="0x0" description="Receive escape mode low power trigger state M_RxTriggerEsc_dl_l_3[3:0]" range="6 - 3" rwaccess="R"/> 
		<bitfield id="ISO_M_RXULPSESC_DL_L_3" width="1" begin="2" end="2" resetval="0x0" description="Receive escape mode low power ultra low power state M_RxULPSEsc_dl_l_3" range="2" rwaccess="R"/> 
		<bitfield id="ISO_M_RXVALIDESC_DL_L_3" width="1" begin="1" end="1" resetval="0x0" description="Receive escape mode low power receive data M_RxValidEsc_dl_l_3" range="1" rwaccess="R"/> 
		<bitfield id="ISO_M_RXLPDTESC_DL_L_3" width="1" begin="0" end="0" resetval="0x0" description="Receive escape mode low power data M_RxLPDTEsc_dl_l_3" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_MOD_VER" acronym="WIZ16B8M4CDT_MOD_VER" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Module Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Module Business Unit" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x2450" description="WIZ16B8M4CDT module ID." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x7" description="RTL Version." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_PLL_CTRL" acronym="WIZ16B8M4CDT_PLL_CTRL" offset="0x4" width="32" description="">
		<bitfield id="PLL_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Signal to indicate that PLL has got locked.  1: PLL locked to required frequency  0: PLL not yet locked" range="31" rwaccess="R"/> 
		<bitfield id="PSO_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="Disables the ability to switch off the analog switched power islands in the lane when in the ultra-low power state" range="30" rwaccess="R/W"/> 
		<bitfield id="PLL_PSO" width="1" begin="29" end="29" resetval="0x0" description="Power Shut Off signal for PLL  1: PLL shutoff  0: PLL power ON" range="29" rwaccess="R/W"/> 
		<bitfield id="PLL_PD" width="1" begin="28" end="28" resetval="0x1" description="Power down signal for PLL (Does not switch off the PLL supply)  1: PLL is powered down  0: PLL is active" range="28" rwaccess="R/W"/> 
		<bitfield id="PLL_FBDIV" width="10" begin="25" end="16" resetval="0x255" description="DPHY TX PLL VCO Feedback Divider ratio. Feedback divider value = ROUND ((Data Rate * 2 * pll_opdiv * pll_ipdiv) / PLL reference clock frequency)" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PLL_OPDIV" width="6" begin="13" end="8" resetval="0x1" description="DPHY TX PLL OUTCLK Divider ratio.&#60;BR> 6'h01: Div by 1, 2.5 Gbps - 1.25 Gbps&#60;BR> 6'h02: Div by 2, 1.24 Gbps - 630 Mbps&#60;BR> 6'h04: Div by 4, 620 Mbps - 320 Mbps&#60;BR> 6'h08: Div by 8, 310 Mbps - 160 Mbps&#60;BR> 6'h10: Div by 16, 150 Mbps - 80 Mbps" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PLL_IPDIV" width="5" begin="4" end="0" resetval="0x1" description="DPHY TX PLL REFCLK Input Divider ratio.&#60;BR> 5'h01: Div by 1, 9.6 MHz - &#60;19.2 MHz&#60;BR> 5'h02: Div by 2, 19.2 MHz - &#60;38.4 MHz&#60;BR> 5'h04: Div by 4, 38.4 MHz - &#60; 76.8 MHz&#60;BR> 5'h08: Div by 8, 76.8 MHz - &#60; 150 MHz" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_STATUS" acronym="WIZ16B8M4CDT_STATUS" offset="0x8" width="32" description="">
		<bitfield id="O_CMN_READY" width="1" begin="31" end="31" resetval="0x0" description="System Should check this during Power up Initialisation" range="31" rwaccess="R"/> 
		<bitfield id="O_SUPPLY_CORE_PG" width="1" begin="2" end="2" resetval="0x0" description="The indicates the core supply is good." range="2" rwaccess="R"/> 
		<bitfield id="O_SUPPLY_IO_PG" width="1" begin="1" end="1" resetval="0x0" description="The indicates the IO supply is good." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CDT_RST_CTRL" acronym="WIZ16B8M4CDT_RST_CTRL" offset="0xC" width="32" description="">
		<bitfield id="LANE_RSTB_CMN" width="1" begin="31" end="31" resetval="0x0" description="DPHY System Reset for Common Module - required to be released after APB register programming; See DPHY PMA specification for details of DPHY power up sequence" range="31" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PSM_FREQ" acronym="WIZ16B8M4CDT_PSM_FREQ" offset="0x10" width="32" description="">
		<bitfield id="PSM_CLOCK_FREQ" width="8" begin="7" end="0" resetval="0x1" description="Static value based on System PSM clock frequency. The signal must be driven with a value such that the internal psm frequency of the divided psm clock is 1 MHz" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_IPCONFIG" acronym="WIZ16B8M4CDT_IPCONFIG" offset="0x14" width="32" description="">
		<bitfield id="PSO_CMN" width="1" begin="31" end="31" resetval="0x0" description="Power Shutoff signal for CMN  1: CMN is power OFF  0: CMN is power ON" range="31" rwaccess="R/W"/> 
		<bitfield id="IPCONFIG_CMN" width="3" begin="2" end="0" resetval="0x1" description="This signal decides which clock lane acts as master clock lane to all data lanes. Needed only for RXIP. Bit[2]: Reserved CASE {Bit[1],Bit[0]}:  00: Left RX clk lane provides clock to all left and right data lanes.  01: Left RX clk lane provides clock to all right data lanes, Right RX clk lane provides clock to all left data lanes.  10: Right RX clk lane provides clock to all right data lanes, Left RX clk lane provides clock to all left data lanes.  11: Right RX clk lane provides clock to all left and right data lanes." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_PLLRES" acronym="WIZ16B8M4CDT_PLLRES" offset="0xF8" width="32" description="">
		<bitfield id="PLLREFSEL_CMN" width="8" begin="7" end="0" resetval="0x0" description="PLL frequency range. This signal is not being used currently. Should be 8'd0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CDT_DIAG_TEST" acronym="WIZ16B8M4CDT_DIAG_TEST" offset="0xFC" width="32" description="">
		<bitfield id="DIAG_REG" width="32" begin="31" end="0" resetval="0x0" description="Diagnostic register." range="31 - 0" rwaccess="R/W"/>
	</register>
</module>