{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613767348945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613767348947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 17:42:28 2021 " "Processing started: Fri Feb 19 17:42:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613767348947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767348947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767348947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613767349147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613767349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida_display.v 1 1 " "Found 1 design units, including 1 entities, in source file saida_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_display " "Found entity 1: saida_display" {  } { { "saida_display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/byte_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_registers " "Found entity 1: bc_registers" {  } { { "bc_registers.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bc_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd " "Found entity 1: mux_rd" {  } { { "mux_rd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_wd " "Found entity 1: mux_wd" {  } { { "mux_wd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_wd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_op_b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_op_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_op_b " "Found entity 1: mux_op_b" {  } { { "mux_op_b.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_op_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358239 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "in_out_module.v(69) " "Verilog HDL information at in_out_module.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613767358240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_module.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_module " "Found entity 1: in_out_module" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_inst.v(15) " "Verilog HDL information at data_inst.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613767358241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file data_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_inst " "Found entity 1: data_inst" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udcpc.v 1 1 " "Found 1 design units, including 1 entities, in source file udcpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 udcpc " "Found entity 1: udcpc" {  } { { "udcpc.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/udcpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_process.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_process " "Found entity 1: unit_process" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press_button.v 1 1 " "Found 1 design units, including 1 entities, in source file press_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 press_button " "Found entity 1: press_button" {  } { { "press_button.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/press_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apresentacao.v 1 1 " "Found 1 design units, including 1 entities, in source file apresentacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 apresentacao " "Found entity 1: apresentacao" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bios_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios_module " "Found entity 1: bios_module" {  } { { "bios_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bios_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "disk_controller.v(22) " "Verilog HDL information at disk_controller.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "disk_controller.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/disk_controller.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613767358246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "disk_controller.v(35) " "Verilog HDL information at disk_controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "disk_controller.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/disk_controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613767358246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file disk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk_controller " "Found entity 1: disk_controller" {  } { { "disk_controller.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/disk_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divisor " "Found entity 1: clk_divisor" {  } { { "clk_divisor.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/clk_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767358247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767358247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine " "Elaborating entity \"machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613767358297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "machine.v" "processador" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/machine.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_process processador:processador\|unit_process:unit_process " "Elaborating entity \"unit_process\" for hierarchy \"processador:processador\|unit_process:unit_process\"" {  } { { "processador.v" "unit_process" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_inst processador:processador\|unit_process:unit_process\|data_inst:data_inst " "Elaborating entity \"data_inst\" for hierarchy \"processador:processador\|unit_process:unit_process\|data_inst:data_inst\"" {  } { { "unit_process.v" "data_inst" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcpc processador:processador\|unit_process:unit_process\|udcpc:udcpc " "Elaborating entity \"udcpc\" for hierarchy \"processador:processador\|unit_process:unit_process\|udcpc:udcpc\"" {  } { { "unit_process.v" "udcpc" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rd processador:processador\|unit_process:unit_process\|mux_rd:mux_rd " "Elaborating entity \"mux_rd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_rd:mux_rd\"" {  } { { "unit_process.v" "mux_rd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_wd processador:processador\|unit_process:unit_process\|mux_wd:mux_wd " "Elaborating entity \"mux_wd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_wd:mux_wd\"" {  } { { "unit_process.v" "mux_wd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_registers processador:processador\|unit_process:unit_process\|bc_registers:bc_registers " "Elaborating entity \"bc_registers\" for hierarchy \"processador:processador\|unit_process:unit_process\|bc_registers:bc_registers\"" {  } { { "unit_process.v" "bc_registers" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_op_b processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b " "Elaborating entity \"mux_op_b\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b\"" {  } { { "unit_process.v" "mux_op_b" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processador:processador\|unit_process:unit_process\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processador:processador\|unit_process:unit_process\|alu:alu\"" {  } { { "unit_process.v" "alu" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processador:processador\|unit_process:unit_process\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"processador:processador\|unit_process:unit_process\|memory:memory\"" {  } { { "unit_process.v" "memory" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_module processador:processador\|unit_process:unit_process\|in_out_module:in_out_module " "Elaborating entity \"in_out_module\" for hierarchy \"processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\"" {  } { { "unit_process.v" "in_out_module" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk_controller processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|disk_controller:disk_controller " "Elaborating entity \"disk_controller\" for hierarchy \"processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|disk_controller:disk_controller\"" {  } { { "in_out_module.v" "disk_controller" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divisor processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor " "Elaborating entity \"clk_divisor\" for hierarchy \"processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\"" {  } { { "in_out_module.v" "clk_divisor" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control processador:processador\|unit_control:unit_control " "Elaborating entity \"unit_control\" for hierarchy \"processador:processador\|unit_control:unit_control\"" {  } { { "processador.v" "unit_control" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios_module bios_module:bios_module " "Elaborating entity \"bios_module\" for hierarchy \"bios_module:bios_module\"" {  } { { "machine.v" "bios_module" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/machine.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767358371 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers\[255..141\] 0 bios_module.v(20) " "Net \"registers\[255..141\]\" at bios_module.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "bios_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bios_module.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613767358413 "|machine|bios_module:bios_module"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred dual-clock RAM node \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1613767362186 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "bios_module:bios_module\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bios_module:bios_module\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE processador.machine0.rtl.mif " "Parameter INIT_FILE set to processador.machine0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1613767378319 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613767378319 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613767378319 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613767378321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613767378321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613767378321 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613767378321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767378383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378383 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613767378383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bios_module:bios_module\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"bios_module:bios_module\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767378428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bios_module:bios_module\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"bios_module:bios_module\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE processador.machine0.rtl.mif " "Parameter \"INIT_FILE\" = \"processador.machine0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378428 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613767378428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t101.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t101.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t101 " "Found entity 1: altsyncram_t101" {  } { { "db/altsyncram_t101.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_t101.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767378499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378499 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613767378499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767378544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378544 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613767378544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767378701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613767378701 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613767378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613767378733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767378733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1613767382578 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1613767382710 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1613767382710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613767394674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613767403597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg " "Generated suppressed messages file /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767404000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613767404898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613767404898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21620 " "Implemented 21620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "137 " "Implemented 137 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613767406126 ""} { "Info" "ICUT_CUT_TM_OPINS" "420 " "Implemented 420 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613767406126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20992 " "Implemented 20992 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613767406126 ""} { "Info" "ICUT_CUT_TM_RAMS" "63 " "Implemented 63 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1613767406126 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1613767406126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613767406126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613767406167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 17:43:26 2021 " "Processing ended: Fri Feb 19 17:43:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613767406167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613767406167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613767406167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613767406167 ""}
