// Seed: 1311215123
module module_0 (
    output uwire   id_0,
    input  supply0 id_1
);
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input uwire id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  assign id_1[1] = 1;
endmodule
