// Seed: 1516986386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4 = 1'b0 ? 1'h0 - id_4 : 1;
  logic id_5;
  assign id_3[1'b0] = id_2;
  logic id_6;
  type_0 id_7 (
      .id_0(id_2),
      .id_1(1)
  );
  type_11(
      1, 1
  );
  assign id_6 = 1 == 1'h0;
endmodule
