#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Feb  5 15:19:16 2026
# Process ID         : 1848
# Current directory  : E:/verilog/detector_11001/detector_11001.runs/synth_1
# Command line       : vivado.exe -log tb_seq_det.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_seq_det.tcl
# Log file           : E:/verilog/detector_11001/detector_11001.runs/synth_1/tb_seq_det.vds
# Journal file       : E:/verilog/detector_11001/detector_11001.runs/synth_1\vivado.jou
# Running On         : ARYA
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 7520U with Radeon Graphics         
# CPU Frequency      : 2795 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16407 MB
# Swap memory        : 4563 MB
# Total Virtual      : 20971 MB
# Available Virtual  : 5215 MB
#-----------------------------------------------------------
source tb_seq_det.tcl -notrace
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 507.332 ; gain = 213.121
Command: synth_design -top tb_seq_det -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 864
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.219 ; gain = 498.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_seq_det' [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:3]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:25]
INFO: [Synth 8-6157] synthesizing module 'seq_det_11001' [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/detector_11001.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seq_det_11001' (0#1) [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/detector_11001.v:1]
WARNING: [Synth 8-85] always block has no event control specified [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:19]
INFO: [Synth 8-6155] done synthesizing module 'tb_seq_det' (0#1) [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:3]
WARNING: [Synth 8-3848] Net rst_n in module/entity tb_seq_det does not have driver. [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:6]
WARNING: [Synth 8-3848] Net x in module/entity tb_seq_det does not have driver. [E:/verilog/detector_11001/detector_11001.srcs/sources_1/new/tb_seq_det.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1116.523 ; gain = 605.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1116.523 ; gain = 605.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1116.523 ; gain = 605.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'seq_det_11001'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'seq_det_11001', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1116.523 ; gain = 605.258
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1276.602 ; gain = 765.336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.367 ; gain = 780.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.367 ; gain = 780.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |FDCE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |     8|
|2     |  uut    |seq_det_11001 |     7|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1511.852 ; gain = 1000.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1db43ee
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1636.078 ; gain = 1128.746
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1636.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/verilog/detector_11001/detector_11001.runs/synth_1/tb_seq_det.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_seq_det_utilization_synth.rpt -pb tb_seq_det_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 15:20:45 2026...
