
24. Printing statistics.

=== rr_6x6_9 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_4                          1
     NR_4_2                          1
     NR_4_4                          1
     customAdder10_3                 1
     customAdder6_0                  1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_2_4 is unknown!
   Area for cell type \NR_4_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \customAdder10_3 is unknown!

=== rr_9x9_5 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_6                          1
     NR_6_3                          1
     customAdder12_2                 1
     customAdder9_0                  1
     rr_6x6_9                        1

   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_3_6 is unknown!
   Area for cell type \NR_6_3 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder12_2 is unknown!
   Area for cell type \rr_6x6_9 is unknown!

=== rr_14x14_4 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_5_5                          1
     NR_5_9                          1
     NR_9_5                          1
     customAdder14_0                 1
     customAdder23_8                 1
     rr_9x9_5                        1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_9_5 is unknown!
   Area for cell type \NR_5_9 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \customAdder23_8 is unknown!
   Area for cell type \rr_9x9_5 is unknown!

=== multiplier16bit_44 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_2                         1
     NR_2_14                         1
     NR_2_2                          1
     customAdder16_0                 1
     customAdder18_1                 1
     rr_14x14_4                      1

   Area for cell type \NR_2_14 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_14_2 is unknown!
   Area for cell type \customAdder18_1 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \rr_14x14_4 is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder23_8 ===

   Number of wires:                  3
   Number of wire bits:             62
   Number of public wires:           3
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_3 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder12_2 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of ports:                  3
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder18_1 ===

   Number of wires:                  3
   Number of wire bits:             54
   Number of public wires:           3
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_6_3 ===

   Number of wires:                 10
   Number of wire bits:             27
   Number of public wires:          10
   Number of public wire bits:      27
   Number of ports:                 10
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_6_3': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_3 ===

   Number of wires:                 35
   Number of wire bits:             50
   Number of public wires:          35
   Number of public wire bits:      50
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_7                          1
     DT_6_3                          1
     U_SP_6_3                        1

   Area for cell type \BK_7_7 is unknown!
   Area for cell type \DT_6_3 is unknown!
   Area for cell type \U_SP_6_3 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_7_7 ===

   Number of wires:                 37
   Number of wire bits:             56
   Number of public wires:          37
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       7
     INVx1_ASAP7_75t_R              10
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_7_7': 8.412660
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_14_2 ===

   Number of wires:                 58
   Number of wire bits:             87
   Number of public wires:          58
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_13                        1
     DT_14_2                         1
     U_SP_14_2                       1

   Area for cell type \BK_14_13 is unknown!
   Area for cell type \DT_14_2 is unknown!
   Area for cell type \U_SP_14_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_14_13 ===

   Number of wires:                 75
   Number of wire bits:            114
   Number of public wires:          75
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1O1Ixp25_ASAP7_75t_R       2
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           2
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      13
     INVx1_ASAP7_75t_R              20
     NAND2xp33_ASAP7_75t_R           3
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_13': 17.306460
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_9 ===

   Number of wires:                 72
   Number of wire bits:             97
   Number of public wires:          72
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_5_9                          1
     U_SP_5_9                        1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_5_9 is unknown!
   Area for cell type \U_SP_5_9 is unknown!

=== DT_14_2 ===

   Number of wires:                 17
   Number of wire bits:             56
   Number of public wires:          17
   Number of public wire bits:      56
   Number of ports:                 17
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_12_12 ===

   Number of wires:                 64
   Number of wire bits:             98
   Number of public wires:          64
   Number of public wire bits:      98
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      12
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_12_12': 13.238640
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== DT_6_3 ===

   Number of wires:                 10
   Number of wire bits:             33
   Number of public wires:          10
   Number of public wire bits:      33
   Number of ports:                 10
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     FullAdder                       3
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_6 ===

   Number of wires:                 10
   Number of wire bits:             27
   Number of public wires:          10
   Number of public wire bits:      27
   Number of ports:                 10
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_3_6': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_6 ===

   Number of wires:                 35
   Number of wire bits:             50
   Number of public wires:          35
   Number of public wire bits:      50
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_7                          1
     DT_3_6                          1
     U_SP_3_6                        1

   Area for cell type \BK_7_7 is unknown!
   Area for cell type \DT_3_6 is unknown!
   Area for cell type \U_SP_3_6 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_14_2 ===

   Number of wires:                 17
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      44
   Number of ports:                 17
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AND2x2_ASAP7_75t_R             28

   Chip area for module '\U_SP_14_2': 2.449440
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== DT_5_9 ===

   Number of wires:                 43
   Number of wire bits:             98
   Number of public wires:          43
   Number of public wire bits:      98
   Number of ports:                 15
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     FullAdder                      20
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_9_5 ===

   Number of wires:                 15
   Number of wire bits:             59
   Number of public wires:          15
   Number of public wire bits:      59
   Number of ports:                 15
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     AND2x2_ASAP7_75t_R             45

   Chip area for module '\U_SP_9_5': 3.936600
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_5 ===

   Number of wires:                 72
   Number of wire bits:             97
   Number of public wires:          72
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_9_5                          1
     U_SP_9_5                        1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_9_5 is unknown!
   Area for cell type \U_SP_9_5 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_2 ===

   Number of wires:                  7
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      14
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\U_SP_4_2': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_2 ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_3                          1
     DT_4_2                          1
     U_SP_4_2                        1

   Area for cell type \BK_4_3 is unknown!
   Area for cell type \DT_4_2 is unknown!
   Area for cell type \U_SP_4_2 is unknown!

=== DT_3_6 ===

   Number of wires:                 10
   Number of wire bits:             33
   Number of public wires:          10
   Number of public wire bits:      33
   Number of ports:                 10
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     FullAdder                       3
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_4_3 ===

   Number of wires:                 17
   Number of wire bits:             26
   Number of public wires:          17
   Number of public wire bits:      26
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       3
     INVx1_ASAP7_75t_R               4
     NOR2xp33_ASAP7_75t_R            1
     OA21x2_ASAP7_75t_R              2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_3': 3.542940
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_5 ===

   Number of wires:                 44
   Number of wire bits:             61
   Number of public wires:          44
   Number of public wire bits:      61
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_8                          1
     DT_5_5                          1
     U_SP_5_5                        1

   Area for cell type \BK_8_8 is unknown!
   Area for cell type \DT_5_5 is unknown!
   Area for cell type \U_SP_5_5 is unknown!

=== DT_4_2 ===

   Number of wires:                  7
   Number of wire bits:             16
   Number of public wires:           7
   Number of public wire bits:      16
   Number of ports:                  7
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_8_8 ===

   Number of wires:                 42
   Number of wire bits:             64
   Number of public wires:          42
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       8
     INVx1_ASAP7_75t_R              11
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            3
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            3

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_8_8': 9.374940
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_4 ===

   Number of wires:                  7
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      14
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\U_SP_2_4': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_4 ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_3                          1
     DT_2_4                          1
     U_SP_2_4                        1

   Area for cell type \BK_4_3 is unknown!
   Area for cell type \DT_2_4 is unknown!
   Area for cell type \U_SP_2_4 is unknown!

=== DT_9_5 ===

   Number of wires:                 43
   Number of wire bits:             98
   Number of public wires:          43
   Number of public wire bits:      98
   Number of ports:                 15
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     FullAdder                      20
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_5_5 ===

   Number of wires:                 11
   Number of wire bits:             35
   Number of public wires:          11
   Number of public wire bits:      35
   Number of ports:                 11
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AND2x2_ASAP7_75t_R             25

   Chip area for module '\U_SP_5_5': 2.187000
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_14 ===

   Number of wires:                 17
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      44
   Number of ports:                 17
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AND2x2_ASAP7_75t_R             28

   Chip area for module '\U_SP_2_14': 2.449440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_14 ===

   Number of wires:                 58
   Number of wire bits:             87
   Number of public wires:          58
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_13                        1
     DT_2_14                         1
     U_SP_2_14                       1

   Area for cell type \BK_14_13 is unknown!
   Area for cell type \DT_2_14 is unknown!
   Area for cell type \U_SP_2_14 is unknown!

=== DT_2_4 ===

   Number of wires:                  7
   Number of wire bits:             16
   Number of public wires:           7
   Number of public wire bits:      16
   Number of ports:                  7
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_5_9 ===

   Number of wires:                 15
   Number of wire bits:             59
   Number of public wires:          15
   Number of public wire bits:      59
   Number of ports:                 15
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     AND2x2_ASAP7_75t_R             45

   Chip area for module '\U_SP_5_9': 3.936600
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_4 ===

   Number of wires:                  9
   Number of wire bits:             24
   Number of public wires:           9
   Number of public wire bits:      24
   Number of ports:                  9
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_4_4': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_6_6                          1
     DT_4_4                          1
     U_SP_4_4                        1

   Area for cell type \BK_6_6 is unknown!
   Area for cell type \DT_4_4 is unknown!
   Area for cell type \U_SP_4_4 is unknown!

=== DT_2_14 ===

   Number of wires:                 17
   Number of wire bits:             56
   Number of public wires:          17
   Number of public wire bits:      56
   Number of ports:                 17
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== DT_5_5 ===

   Number of wires:                 23
   Number of wire bits:             54
   Number of public wires:          23
   Number of public wire bits:      54
   Number of ports:                 11
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                       8
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_4_4 ===

   Number of wires:                 13
   Number of wire bits:             33
   Number of public wires:          13
   Number of public wire bits:      33
   Number of ports:                  9
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       3
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_6_6 ===

   Number of wires:                 31
   Number of wire bits:             47
   Number of public wires:          31
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               3
     HalfAdder                       6
     INVx1_ASAP7_75t_R               8
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_6_6': 6.794280
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_44                1
     NR_14_2                         1
       BK_14_13                      1
         HalfAdder                  13
       DT_14_2                       1
       U_SP_14_2                     1
     NR_2_14                         1
       BK_14_13                      1
         HalfAdder                  13
       DT_2_14                       1
       U_SP_2_14                     1
     NR_2_2                          1
       BK_2_1                        1
         HalfAdder                   1
       DT_2_2                        1
       U_SP_2_2                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder18_1                 1
       unsignedBrentKungAdder18bit      1
         BitwisePG                  18
         BlackCell                  12
         GrayCell                   17
         XorGate                    17
     rr_14x14_4                      1
       NR_5_5                        1
         BK_8_8                      1
           HalfAdder                 8
         DT_5_5                      1
           FullAdder                 8
           HalfAdder                 4
         U_SP_5_5                    1
       NR_5_9                        1
         BK_12_12                    1
           HalfAdder                12
         DT_5_9                      1
           FullAdder                20
           HalfAdder                 4
         U_SP_5_9                    1
       NR_9_5                        1
         BK_12_12                    1
           HalfAdder                12
         DT_9_5                      1
           FullAdder                20
           HalfAdder                 4
         U_SP_9_5                    1
       customAdder14_0               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder23_8               1
         unsignedBrentKungAdder23bit      1
           BitwisePG                23
           BlackCell                15
           GrayCell                 22
           XorGate                  22
       rr_9x9_5                      1
         NR_3_3                      1
           BK_4_4                    1
             HalfAdder               4
           DT_3_3                    1
             HalfAdder               2
           U_SP_3_3                  1
         NR_3_6                      1
           BK_7_7                    1
             HalfAdder               7
           DT_3_6                    1
             FullAdder               3
             HalfAdder               2
           U_SP_3_6                  1
         NR_6_3                      1
           BK_7_7                    1
             HalfAdder               7
           DT_6_3                    1
             FullAdder               3
             HalfAdder               2
           U_SP_6_3                  1
         customAdder12_2             1
           unsignedBrentKungAdder12bit      1
             BitwisePG              12
             BlackCell               7
             GrayCell               11
             XorGate                11
         customAdder9_0              1
           unsignedBrentKungAdder9bit      1
             BitwisePG               9
             BlackCell               4
             GrayCell                8
             XorGate                 8
         rr_6x6_9                    1
           NR_2_2                    1
             BK_2_1                  1
               HalfAdder             1
             DT_2_2                  1
             U_SP_2_2                1
           NR_2_4                    1
             BK_4_3                  1
               HalfAdder             3
             DT_2_4                  1
             U_SP_2_4                1
           NR_4_2                    1
             BK_4_3                  1
               HalfAdder             3
             DT_4_2                  1
             U_SP_4_2                1
           NR_4_4                    1
             BK_6_6                  1
               HalfAdder             6
             DT_4_4                  1
               FullAdder             3
               HalfAdder             3
             U_SP_4_4                1
           customAdder10_3           1
             unsignedBrentKungAdder10bit      1
               BitwisePG            10
               BlackCell             5
               GrayCell              9
               XorGate               9
           customAdder6_0            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5

   Number of wires:               4868
   Number of wire bits:           7113
   Number of public wires:        4868
   Number of public wire bits:    7113
   Number of ports:               2753
   Number of port bits:           4547
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1745
     A2O1A1Ixp33_ASAP7_75t_R         2
     A2O1A1O1Ixp25_ASAP7_75t_R       7
     AND2x2_ASAP7_75t_R            320
     AO21x1_ASAP7_75t_R            172
     AOI21xp33_ASAP7_75t_R          11
     FAx1_ASAP7_75t_R               57
     HAxp5_ASAP7_75t_R             268
     INVx1_ASAP7_75t_R             679
     NAND2xp33_ASAP7_75t_R          13
     NAND3xp33_ASAP7_75t_R           2
     NOR2xp33_ASAP7_75t_R           34
     O2A1O1Ixp33_ASAP7_75t_R        11
     OA21x2_ASAP7_75t_R              4
     OAI211xp5_ASAP7_75t_R           2
     OAI21xp33_ASAP7_75t_R          14
     OR2x2_ASAP7_75t_R              15
     XNOR2xp5_ASAP7_75t_R           34
     XOR2xp5_ASAP7_75t_R           100

   Chip area for top module '\multiplier16bit_44': 591.277320
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.64e-04   2.03e-04   1.04e-07   3.67e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.64e-04   2.03e-04   1.04e-07   3.67e-04 100.0%
                          44.6%      55.4%       0.0%
Startpoint: A[8] (input port clocked by clk)
Endpoint: P[29] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.19   33.19 ^ A[8] (in)
  33.87   67.06 ^ M4/M1/M4/M2/S0/_3_/Y (AND2x2_ASAP7_75t_R)
  12.92   79.98 v M4/M1/M4/M2/S2/U1/_2_/CON (HAxp5_ASAP7_75t_R)
  12.33   92.31 ^ M4/M1/M4/M2/S2/U1/_2_/SN (HAxp5_ASAP7_75t_R)
  11.03  103.34 v M4/M1/M4/M2/S2/U1/_4_/Y (INVx1_ASAP7_75t_R)
  14.01  117.35 ^ M4/M1/M4/M2/S2/_14_/CON (HAxp5_ASAP7_75t_R)
  12.02  129.37 v M4/M1/M4/M2/S2/_15_/Y (INVx1_ASAP7_75t_R)
  24.13  153.50 v M4/M1/M4/M2/S2/_09_/Y (OR2x2_ASAP7_75t_R)
  27.21  180.71 v M4/M1/M4/M2/S2/_17_/SN (HAxp5_ASAP7_75t_R)
  11.97  192.68 ^ M4/M1/M4/M2/S2/_19_/Y (INVx1_ASAP7_75t_R)
  13.32  206.00 v M4/M1/M4/adder1/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.38  218.38 ^ M4/M1/M4/adder1/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.21  233.59 v M4/M1/M4/adder1/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.95  255.54 v M4/M1/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  282.72 v M4/M1/M4/adder1/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  307.79 v M4/M1/M4/adder1/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.82  329.60 v M4/M1/M4/adder1/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.12  360.72 v M4/M1/M4/adder2/adder_module/uut5/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  377.37 ^ M4/M1/M4/adder2/adder_module/uut5/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.68  400.05 ^ M4/M1/M4/adder2/adder_module/uut12/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.19  422.23 ^ M4/M1/M4/adder2/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  443.04 ^ M4/M1/M4/adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.14  469.17 ^ M4/M1/M4/adder2/adder_module/uut30/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  485.09 v M4/M1/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  498.02 ^ M4/M1/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  513.69 v M4/M1/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  535.77 v M4/M1/adder2/adder_module/uut13/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  564.96 v M4/M1/adder2/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.59  589.55 v M4/M1/adder2/adder_module/uut33/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.29  606.84 ^ M4/adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  622.36 v M4/adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.04  644.40 v M4/adder2/adder_module/uut30/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  665.57 v M4/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  686.73 v M4/adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  715.91 v M4/adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.40  744.32 v M4/adder2/adder_module/uut47/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97  768.29 v M4/adder2/adder_module/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.05  790.33 v M4/adder2/adder_module/uut78/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.51  821.85 v adder2/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  16.82  838.67 ^ adder2/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.70  862.36 ^ adder2/adder_module/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.07  882.44 ^ adder2/adder_module/uut29/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.45  906.89 ^ adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  931.06 ^ adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  951.84 ^ adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.11  989.94 ^ adder2/adder_module/uut61/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  989.94 ^ P[29] (out)
         989.94   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -989.94   data arrival time
---------------------------------------------------------
        9010.06   slack (MET)


