// Seed: 3469708927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output tri id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wire id_9,
    input wire id_10,
    input uwire id_11,
    output supply0 id_12,
    input wand id_13
    , id_25,
    input tri0 id_14,
    output wor id_15,
    output wire id_16,
    input tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input wor id_20,
    input uwire id_21,
    input tri1 id_22,
    input tri id_23
);
  assign id_9 = id_21;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  always_latch
    if (-1)
      if (&(-1))
        assume (-1'b0);
        else assert (&"" - -1);
endmodule
