Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 05:25:23 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
System_TOP             tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_TOP                             9.78e-02 4.90e-02 1.86e+07    0.165 100.0
  DUT_CLKDIV_MUX (CLKDIV_MUX)          1.09e-04 1.49e-05 6.48e+04 1.89e-04   0.1
  DUT_CLKDIV_RX (CLKDiv_test_0)        1.89e-03 9.64e-04 5.97e+05 3.45e-03   2.1
    add_44 (CLKDiv_1_DW01_inc_0)       2.23e-05 4.28e-06 8.36e+04 1.10e-04   0.1
  DUT_CLKDIV_TX (CLKDiv_test_1)        1.47e-03 8.48e-04 6.17e+05 2.93e-03   1.8
    add_44 (CLKDiv_0_DW01_inc_0)       1.94e-05 3.51e-06 8.36e+04 1.07e-04   0.1
  DUT_FIFO (ASYNC_FIFO_test_1)         1.33e-02 8.41e-03 3.41e+06 2.51e-02  15.2
    DUT_R2W (DF_SYNC_test_0)           8.64e-04 6.70e-04 1.13e+05 1.65e-03   1.0
    DUT_W2R (DF_SYNC_test_1)           9.32e-04 6.41e-04 1.11e+05 1.68e-03   1.0
    DUT_fifo_rd (FIFO_RD_test_1)       1.16e-03 7.34e-04 4.07e+05 2.30e-03   1.4
    DUT_fifo_wr (FIFO_WR_test_1)       1.58e-03 8.01e-04 4.06e+05 2.79e-03   1.7
    DUT_fifo_mem (FIFO_MEM_CNTRL_test_1)
                                       7.91e-03 5.49e-03 2.37e+06 1.58e-02   9.5
  DUT_RST_SYNC_2 (RST_SYNC_test_1)     1.98e-05 1.68e-04 2.72e+04 2.15e-04   0.1
  DUT_RST_SYNC_1 (RST_SYNC_test_0)     1.98e-05 1.67e-04 2.75e+04 2.15e-04   0.1
  DUT_CLK_GATE (CLK_GATE)              3.16e-02 2.95e-03 3.70e+04 3.46e-02  20.9
  DUT_ALU (ALU_test_1)                 2.84e-03 1.55e-02 4.59e+06 2.29e-02  13.9
    mult_47 (ALU_DW02_mult_0)             0.000    0.000 1.68e+06 1.68e-03   1.0
    add_41 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_44 (ALU_DW01_sub_0)               0.000    0.000 2.44e+05 2.44e-04   0.1
    div_50 (ALU_DW_div_uns_0)             0.000    0.000 1.27e+06 1.27e-03   0.8
  DUT_REGFILE (RegFile_test_1)         1.60e-02 1.14e-02 4.89e+06 3.23e-02  19.5
  DUT_SYS_CTRL (SYS_CTRL_test_1)       1.53e-03 7.74e-04 6.12e+05 2.92e-03   1.8
  DUT_PULSE_GEN (PULSE_GEN_test_1)     2.19e-05 1.62e-04 3.76e+04 2.22e-04   0.1
  DUT_DATA_SYNC (DATA_SYNC_test_1)     1.37e-03 9.93e-04 2.56e+05 2.62e-03   1.6
  DUT_UART (UART_test_1)               1.15e-02 6.12e-03 3.22e+06 2.08e-02  12.6
    U0_UART_RX (UART_RX_test_1)        6.65e-03 3.47e-03 2.08e+06 1.22e-02   7.4
      DUT_stp_chk (stp_check_test_1)   2.08e-05 8.21e-05 1.83e+04 1.21e-04   0.1
      DUT_strt_chk (strt_check_test_1)    0.000 7.27e-05 1.51e+04 8.79e-05   0.1
      DUT_par_chk (parity_check_test_1)
                                       2.71e-05 8.91e-05 1.20e+05 2.36e-04   0.1
      DUT_deser (deserializer_test_1)  1.55e-03 9.48e-04 3.66e+05 2.87e-03   1.7
      DUT_data_samp (data_sampling_test_1)
                                       1.09e-03 5.51e-04 6.13e+05 2.26e-03   1.4
      DUT_edge_bit_cnt (edge_bit_counter_test_1)
                                       1.99e-03 1.17e-03 6.40e+05 3.80e-03   2.3
        add_26 (edge_bit_counter_DW01_inc_0)
                                       2.05e-05 5.15e-06 9.75e+04 1.23e-04   0.1
      DUT_fsm (RX_FSM_test_1)          1.05e-03 5.12e-04 2.98e+05 1.86e-03   1.1
    U0_UART_TX (UART_TX_test_1)        4.54e-03 2.61e-03 1.13e+06 8.28e-03   5.0
      DUT_mux (MUX_test_1)             2.49e-05 9.32e-05 3.15e+04 1.50e-04   0.1
      DUT_par (Parity_Calc_test_1)     1.09e-03 7.33e-04 3.84e+05 2.21e-03   1.3
      DUT_ser (Serializer_test_1)      2.16e-03 1.45e-03 5.90e+05 4.20e-03   2.5
        add_35 (Serializer_DW01_inc_0) 2.41e-05 9.61e-06 9.77e+04 1.31e-04   0.1
      DUT_fsm (TX_FSM_test_1)          4.86e-04 2.88e-04 1.21e+05 8.95e-04   0.5
  U6_mux2X1 (mux2X1_5)                 9.81e-05 4.67e-05 1.33e+04 1.58e-04   0.1
  U5_mux2X1 (mux2X1_6)                 9.81e-05 4.67e-05 1.33e+04 1.58e-04   0.1
  U4_mux2X1 (mux2X1_0)                 4.11e-04 5.07e-05 1.33e+04 4.75e-04   0.3
  U3_mux2X1 (mux2X1_2)                 1.88e-03 5.60e-05 1.88e+04 1.95e-03   1.2
  U2_mux2X1 (mux2X1_3)                 1.38e-03 5.10e-05 1.88e+04 1.45e-03   0.9
  U1_mux2X1 (mux2X1_4)                 8.43e-04 4.55e-05 1.88e+04 9.07e-04   0.5
  U0_mux2X1 (mux2X1_1)                 9.20e-03 1.31e-04 1.88e+04 9.35e-03   5.7
1
