$comment
	File created using the following command:
		vcd file activity01.msim.vcd -direction
$end
$date
	Fri Aug 18 14:49:19 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 SW [9] $end
$var wire 1 1 SW [8] $end
$var wire 1 2 SW [7] $end
$var wire 1 3 SW [6] $end
$var wire 1 4 SW [5] $end
$var wire 1 5 SW [4] $end
$var wire 1 6 SW [3] $end
$var wire 1 7 SW [2] $end
$var wire 1 8 SW [1] $end
$var wire 1 9 SW [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_SW [9] $end
$var wire 1 I ww_SW [8] $end
$var wire 1 J ww_SW [7] $end
$var wire 1 K ww_SW [6] $end
$var wire 1 L ww_SW [5] $end
$var wire 1 M ww_SW [4] $end
$var wire 1 N ww_SW [3] $end
$var wire 1 O ww_SW [2] $end
$var wire 1 P ww_SW [1] $end
$var wire 1 Q ww_SW [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[3]~input_o\ $end
$var wire 1 ^ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 _ \KEY[0]~input_o\ $end
$var wire 1 ` \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 a \SW[4]~input_o\ $end
$var wire 1 b \SW[6]~input_o\ $end
$var wire 1 c \ULA1|Add0~18_cout\ $end
$var wire 1 d \ULA1|Add0~1_sumout\ $end
$var wire 1 e \SW[0]~input_o\ $end
$var wire 1 f \KEY[1]~input_o\ $end
$var wire 1 g \SW[5]~input_o\ $end
$var wire 1 h \KEY[2]~input_o\ $end
$var wire 1 i \SW[7]~input_o\ $end
$var wire 1 j \ULA1|Add0~2\ $end
$var wire 1 k \ULA1|Add0~5_sumout\ $end
$var wire 1 l \SW[1]~input_o\ $end
$var wire 1 m \SW[8]~input_o\ $end
$var wire 1 n \ULA1|Add0~6\ $end
$var wire 1 o \ULA1|Add0~9_sumout\ $end
$var wire 1 p \SW[2]~input_o\ $end
$var wire 1 q \SW[9]~input_o\ $end
$var wire 1 r \ULA1|Add0~10\ $end
$var wire 1 s \ULA1|Add0~13_sumout\ $end
$var wire 1 t \SW[3]~input_o\ $end
$var wire 1 u \REG1|DOUT\ [3] $end
$var wire 1 v \REG1|DOUT\ [2] $end
$var wire 1 w \REG1|DOUT\ [1] $end
$var wire 1 x \REG1|DOUT\ [0] $end
$var wire 1 y \ALT_INV_SW[9]~input_o\ $end
$var wire 1 z \ALT_INV_SW[8]~input_o\ $end
$var wire 1 { \ALT_INV_SW[7]~input_o\ $end
$var wire 1 | \ALT_INV_SW[6]~input_o\ $end
$var wire 1 } \ALT_INV_SW[5]~input_o\ $end
$var wire 1 ~ \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 !! \ALT_INV_SW[4]~input_o\ $end
$var wire 1 "! \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 #! \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 $! \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 %! \REG1|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0:
1;
x<
1=
1>
1?
1@
1A
1B
xC
x\
x]
x^
x_
x`
xa
1b
xc
xd
0e
xf
xg
xh
1i
xj
xk
0l
0m
xn
xo
0p
0q
xr
xs
0t
1y
1z
0{
0|
x}
x~
x!!
00
01
12
13
x4
x5
06
07
08
09
x&
x'
x(
x)
0*
0+
0,
0-
0.
0/
xD
xE
xF
xG
0H
0I
1J
1K
xL
xM
0N
0O
0P
0Q
xR
xS
xT
xU
0V
0W
0X
0Y
0Z
0[
0u
0v
0w
0x
1"!
1#!
1$!
1%!
x"
x#
x$
x%
$end
#1000000
