Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  none
Simulation Mode       :  GUI
Sim Output File       :  Test.vo
Sim SDF file          :  Test__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Error: Gate Level Simulation Netlist not found -- run EDA NetList Writer to generate Gate Level simulation netlist
l_vhdl.do already exists - backing up current file as Test_run_msim_rtl_vhdl.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
