// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsha256_mem.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSha256_mem_CfgInitialize(XSha256_mem *InstancePtr, XSha256_mem_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSha256_mem_Set_message_addr(XSha256_mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_MESSAGE_ADDR_DATA, Data);
}

u32 XSha256_mem_Get_message_addr(XSha256_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_MESSAGE_ADDR_DATA);
    return Data;
}

void XSha256_mem_Set_message_addr_vld(XSha256_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_MESSAGE_ADDR_CTRL, 1);
}

u32 XSha256_mem_Get_message_addr_vld(XSha256_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_MESSAGE_ADDR_CTRL);
    return Data & 0x1;
}

void XSha256_mem_Set_num_blocks(XSha256_mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_NUM_BLOCKS_DATA, Data);
}

u32 XSha256_mem_Get_num_blocks(XSha256_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_NUM_BLOCKS_DATA);
    return Data;
}

void XSha256_mem_Set_num_blocks_vld(XSha256_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_NUM_BLOCKS_CTRL, 1);
}

u32 XSha256_mem_Get_num_blocks_vld(XSha256_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_MEM_AXILITES_ADDR_NUM_BLOCKS_CTRL);
    return Data & 0x1;
}

