

================================================================
== Vitis HLS Report for 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s'
================================================================
* Date:           Mon Apr 28 20:13:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  5.053 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  30.000 ns|  30.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      4|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     40|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|     44|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |layer12_out_blk_n        |   9|          2|    1|          2|
    |layer13_out_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  40|          9|    4|          9|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>|  return value|
|layer12_out_dout            |   in|   16|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_empty_n         |   in|    1|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_read            |  out|    1|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer12_out|       pointer|
|layer13_out_TDATA           |  out|    8|        axis|                                                               layer13_out|       pointer|
|layer13_out_TVALID          |  out|    1|        axis|                                                               layer13_out|       pointer|
|layer13_out_TREADY          |   in|    1|        axis|                                                               layer13_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

