

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_60_5'
================================================================
* Date:           Thu May  9 21:53:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_16 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     173|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     144|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     263|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     263|     362|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_64_1_1_U38         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U39         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  16|  0| 144|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln60_fu_216_p2   |         +|   0|  0|   12|           4|           1|
    |add_ln66_fu_294_p2   |         +|   0|  0|  135|         128|         128|
    |tmp_fu_228_p10       |         -|   0|  0|   12|           5|           4|
    |icmp_ln60_fu_210_p2  |      icmp|   0|  0|   12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  173|         142|         139|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add12265_fu_70           |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_74                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add12265_fu_70           |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_74                  |    4|   0|    4|          0|
    |mul_ln66_reg_326         |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  263|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|arg1_r_reload        |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg1_r_1_reload      |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload      |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload      |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload      |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload      |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload      |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload      |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload      |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload        |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload      |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload      |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload      |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload      |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload      |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload      |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload      |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload      |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|add12265_out         |  out|  128|      ap_vld|                   add12265_out|       pointer|
|add12265_out_ap_vld  |  out|    1|      ap_vld|                   add12265_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

