INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
