#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1411470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1411600 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x141bc80 .functor NOT 1, L_0x1446070, C4<0>, C4<0>, C4<0>;
L_0x1445e00 .functor XOR 1, L_0x1445ca0, L_0x1445d60, C4<0>, C4<0>;
L_0x1445f60 .functor XOR 1, L_0x1445e00, L_0x1445ec0, C4<0>, C4<0>;
v0x1442700_0 .net *"_ivl_10", 0 0, L_0x1445ec0;  1 drivers
v0x1442800_0 .net *"_ivl_12", 0 0, L_0x1445f60;  1 drivers
v0x14428e0_0 .net *"_ivl_2", 0 0, L_0x1445450;  1 drivers
v0x14429a0_0 .net *"_ivl_4", 0 0, L_0x1445ca0;  1 drivers
v0x1442a80_0 .net *"_ivl_6", 0 0, L_0x1445d60;  1 drivers
v0x1442bb0_0 .net *"_ivl_8", 0 0, L_0x1445e00;  1 drivers
v0x1442c90_0 .net "a", 0 0, v0x14401f0_0;  1 drivers
v0x1442d30_0 .net "b", 0 0, v0x1440290_0;  1 drivers
v0x1442dd0_0 .net "c", 0 0, v0x1440330_0;  1 drivers
v0x1442e70_0 .var "clk", 0 0;
v0x1442f10_0 .net "d", 0 0, v0x14404a0_0;  1 drivers
v0x1442fb0_0 .net "out_dut", 0 0, L_0x1445a70;  1 drivers
v0x1443050_0 .net "out_ref", 0 0, L_0x1444020;  1 drivers
v0x14430f0_0 .var/2u "stats1", 159 0;
v0x1443190_0 .var/2u "strobe", 0 0;
v0x1443230_0 .net "tb_match", 0 0, L_0x1446070;  1 drivers
v0x14432f0_0 .net "tb_mismatch", 0 0, L_0x141bc80;  1 drivers
v0x14434c0_0 .net "wavedrom_enable", 0 0, v0x1440590_0;  1 drivers
v0x1443560_0 .net "wavedrom_title", 511 0, v0x1440630_0;  1 drivers
L_0x1445450 .concat [ 1 0 0 0], L_0x1444020;
L_0x1445ca0 .concat [ 1 0 0 0], L_0x1444020;
L_0x1445d60 .concat [ 1 0 0 0], L_0x1445a70;
L_0x1445ec0 .concat [ 1 0 0 0], L_0x1444020;
L_0x1446070 .cmp/eeq 1, L_0x1445450, L_0x1445f60;
S_0x1411790 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1411600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1411f10 .functor NOT 1, v0x1440330_0, C4<0>, C4<0>, C4<0>;
L_0x141c540 .functor NOT 1, v0x1440290_0, C4<0>, C4<0>, C4<0>;
L_0x1443770 .functor AND 1, L_0x1411f10, L_0x141c540, C4<1>, C4<1>;
L_0x1443810 .functor NOT 1, v0x14404a0_0, C4<0>, C4<0>, C4<0>;
L_0x1443940 .functor NOT 1, v0x14401f0_0, C4<0>, C4<0>, C4<0>;
L_0x1443a40 .functor AND 1, L_0x1443810, L_0x1443940, C4<1>, C4<1>;
L_0x1443b20 .functor OR 1, L_0x1443770, L_0x1443a40, C4<0>, C4<0>;
L_0x1443be0 .functor AND 1, v0x14401f0_0, v0x1440330_0, C4<1>, C4<1>;
L_0x1443ca0 .functor AND 1, L_0x1443be0, v0x14404a0_0, C4<1>, C4<1>;
L_0x1443d60 .functor OR 1, L_0x1443b20, L_0x1443ca0, C4<0>, C4<0>;
L_0x1443ed0 .functor AND 1, v0x1440290_0, v0x1440330_0, C4<1>, C4<1>;
L_0x1443f40 .functor AND 1, L_0x1443ed0, v0x14404a0_0, C4<1>, C4<1>;
L_0x1444020 .functor OR 1, L_0x1443d60, L_0x1443f40, C4<0>, C4<0>;
v0x141bef0_0 .net *"_ivl_0", 0 0, L_0x1411f10;  1 drivers
v0x141bf90_0 .net *"_ivl_10", 0 0, L_0x1443a40;  1 drivers
v0x143e9e0_0 .net *"_ivl_12", 0 0, L_0x1443b20;  1 drivers
v0x143eaa0_0 .net *"_ivl_14", 0 0, L_0x1443be0;  1 drivers
v0x143eb80_0 .net *"_ivl_16", 0 0, L_0x1443ca0;  1 drivers
v0x143ecb0_0 .net *"_ivl_18", 0 0, L_0x1443d60;  1 drivers
v0x143ed90_0 .net *"_ivl_2", 0 0, L_0x141c540;  1 drivers
v0x143ee70_0 .net *"_ivl_20", 0 0, L_0x1443ed0;  1 drivers
v0x143ef50_0 .net *"_ivl_22", 0 0, L_0x1443f40;  1 drivers
v0x143f030_0 .net *"_ivl_4", 0 0, L_0x1443770;  1 drivers
v0x143f110_0 .net *"_ivl_6", 0 0, L_0x1443810;  1 drivers
v0x143f1f0_0 .net *"_ivl_8", 0 0, L_0x1443940;  1 drivers
v0x143f2d0_0 .net "a", 0 0, v0x14401f0_0;  alias, 1 drivers
v0x143f390_0 .net "b", 0 0, v0x1440290_0;  alias, 1 drivers
v0x143f450_0 .net "c", 0 0, v0x1440330_0;  alias, 1 drivers
v0x143f510_0 .net "d", 0 0, v0x14404a0_0;  alias, 1 drivers
v0x143f5d0_0 .net "out", 0 0, L_0x1444020;  alias, 1 drivers
S_0x143f730 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1411600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x14401f0_0 .var "a", 0 0;
v0x1440290_0 .var "b", 0 0;
v0x1440330_0 .var "c", 0 0;
v0x1440400_0 .net "clk", 0 0, v0x1442e70_0;  1 drivers
v0x14404a0_0 .var "d", 0 0;
v0x1440590_0 .var "wavedrom_enable", 0 0;
v0x1440630_0 .var "wavedrom_title", 511 0;
S_0x143f9d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x143f730;
 .timescale -12 -12;
v0x143fc30_0 .var/2s "count", 31 0;
E_0x140c3c0/0 .event negedge, v0x1440400_0;
E_0x140c3c0/1 .event posedge, v0x1440400_0;
E_0x140c3c0 .event/or E_0x140c3c0/0, E_0x140c3c0/1;
E_0x140c610 .event negedge, v0x1440400_0;
E_0x13f69f0 .event posedge, v0x1440400_0;
S_0x143fd30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x143f730;
 .timescale -12 -12;
v0x143ff30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1440010 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x143f730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1440790 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1411600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1444180 .functor AND 1, v0x14401f0_0, v0x1440290_0, C4<1>, C4<1>;
L_0x14441f0 .functor NOT 1, v0x1440330_0, C4<0>, C4<0>, C4<0>;
L_0x1444280 .functor AND 1, L_0x1444180, L_0x14441f0, C4<1>, C4<1>;
L_0x1444390 .functor AND 1, L_0x1444280, v0x14404a0_0, C4<1>, C4<1>;
L_0x1444480 .functor NOT 1, v0x1440290_0, C4<0>, C4<0>, C4<0>;
L_0x14444f0 .functor AND 1, v0x14401f0_0, L_0x1444480, C4<1>, C4<1>;
L_0x14445f0 .functor NOT 1, v0x1440330_0, C4<0>, C4<0>, C4<0>;
L_0x1444770 .functor AND 1, L_0x14444f0, L_0x14445f0, C4<1>, C4<1>;
L_0x14448d0 .functor AND 1, L_0x1444770, v0x14404a0_0, C4<1>, C4<1>;
L_0x1444aa0 .functor OR 1, L_0x1444390, L_0x14448d0, C4<0>, C4<0>;
L_0x1444c10 .functor NOT 1, v0x14401f0_0, C4<0>, C4<0>, C4<0>;
L_0x1444d90 .functor AND 1, L_0x1444c10, v0x1440290_0, C4<1>, C4<1>;
L_0x1444f80 .functor AND 1, L_0x1444d90, v0x1440330_0, C4<1>, C4<1>;
L_0x1445040 .functor AND 1, L_0x1444f80, v0x14404a0_0, C4<1>, C4<1>;
L_0x1444f10 .functor OR 1, L_0x1444aa0, L_0x1445040, C4<0>, C4<0>;
L_0x1445220 .functor AND 1, v0x14401f0_0, v0x1440290_0, C4<1>, C4<1>;
L_0x1445320 .functor AND 1, L_0x1445220, v0x1440330_0, C4<1>, C4<1>;
L_0x14453e0 .functor NOT 1, v0x14404a0_0, C4<0>, C4<0>, C4<0>;
L_0x14454f0 .functor AND 1, L_0x1445320, L_0x14453e0, C4<1>, C4<1>;
L_0x1445600 .functor OR 1, L_0x1444f10, L_0x14454f0, C4<0>, C4<0>;
L_0x14457c0 .functor AND 1, v0x14401f0_0, v0x1440290_0, C4<1>, C4<1>;
L_0x1445830 .functor AND 1, L_0x14457c0, v0x1440330_0, C4<1>, C4<1>;
L_0x14459b0 .functor AND 1, L_0x1445830, v0x14404a0_0, C4<1>, C4<1>;
L_0x1445a70 .functor OR 1, L_0x1445600, L_0x14459b0, C4<0>, C4<0>;
v0x1440a80_0 .net *"_ivl_0", 0 0, L_0x1444180;  1 drivers
v0x1440b60_0 .net *"_ivl_10", 0 0, L_0x14444f0;  1 drivers
v0x1440c40_0 .net *"_ivl_12", 0 0, L_0x14445f0;  1 drivers
v0x1440d30_0 .net *"_ivl_14", 0 0, L_0x1444770;  1 drivers
v0x1440e10_0 .net *"_ivl_16", 0 0, L_0x14448d0;  1 drivers
v0x1440f40_0 .net *"_ivl_18", 0 0, L_0x1444aa0;  1 drivers
v0x1441020_0 .net *"_ivl_2", 0 0, L_0x14441f0;  1 drivers
v0x1441100_0 .net *"_ivl_20", 0 0, L_0x1444c10;  1 drivers
v0x14411e0_0 .net *"_ivl_22", 0 0, L_0x1444d90;  1 drivers
v0x14412c0_0 .net *"_ivl_24", 0 0, L_0x1444f80;  1 drivers
v0x14413a0_0 .net *"_ivl_26", 0 0, L_0x1445040;  1 drivers
v0x1441480_0 .net *"_ivl_28", 0 0, L_0x1444f10;  1 drivers
v0x1441560_0 .net *"_ivl_30", 0 0, L_0x1445220;  1 drivers
v0x1441640_0 .net *"_ivl_32", 0 0, L_0x1445320;  1 drivers
v0x1441720_0 .net *"_ivl_34", 0 0, L_0x14453e0;  1 drivers
v0x1441800_0 .net *"_ivl_36", 0 0, L_0x14454f0;  1 drivers
v0x14418e0_0 .net *"_ivl_38", 0 0, L_0x1445600;  1 drivers
v0x1441ad0_0 .net *"_ivl_4", 0 0, L_0x1444280;  1 drivers
v0x1441bb0_0 .net *"_ivl_40", 0 0, L_0x14457c0;  1 drivers
v0x1441c90_0 .net *"_ivl_42", 0 0, L_0x1445830;  1 drivers
v0x1441d70_0 .net *"_ivl_44", 0 0, L_0x14459b0;  1 drivers
v0x1441e50_0 .net *"_ivl_6", 0 0, L_0x1444390;  1 drivers
v0x1441f30_0 .net *"_ivl_8", 0 0, L_0x1444480;  1 drivers
v0x1442010_0 .net "a", 0 0, v0x14401f0_0;  alias, 1 drivers
v0x14420b0_0 .net "b", 0 0, v0x1440290_0;  alias, 1 drivers
v0x14421a0_0 .net "c", 0 0, v0x1440330_0;  alias, 1 drivers
v0x1442290_0 .net "d", 0 0, v0x14404a0_0;  alias, 1 drivers
v0x1442380_0 .net "out", 0 0, L_0x1445a70;  alias, 1 drivers
S_0x14424e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1411600;
 .timescale -12 -12;
E_0x140c160 .event anyedge, v0x1443190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1443190_0;
    %nor/r;
    %assign/vec4 v0x1443190_0, 0;
    %wait E_0x140c160;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x143f730;
T_3 ;
    %fork t_1, S_0x143f9d0;
    %jmp t_0;
    .scope S_0x143f9d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fc30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14404a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440290_0, 0;
    %assign/vec4 v0x14401f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13f69f0;
    %load/vec4 v0x143fc30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143fc30_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14404a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440290_0, 0;
    %assign/vec4 v0x14401f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x140c610;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1440010;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x140c3c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x14401f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1440330_0, 0;
    %assign/vec4 v0x14404a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x143f730;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1411600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1442e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1443190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1411600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1442e70_0;
    %inv;
    %store/vec4 v0x1442e70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1411600;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1440400_0, v0x14432f0_0, v0x1442c90_0, v0x1442d30_0, v0x1442dd0_0, v0x1442f10_0, v0x1443050_0, v0x1442fb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1411600;
T_7 ;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1411600;
T_8 ;
    %wait E_0x140c3c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14430f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14430f0_0, 4, 32;
    %load/vec4 v0x1443230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14430f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14430f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14430f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1443050_0;
    %load/vec4 v0x1443050_0;
    %load/vec4 v0x1442fb0_0;
    %xor;
    %load/vec4 v0x1443050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14430f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14430f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14430f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/kmap2/iter0/response0/top_module.sv";
