Simulator report for somadorSubtrador
Fri May 03 15:45:11 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 193 nodes    ;
; Simulation Coverage         ;      51.81 % ;
; Total Number of Transitions ; 6965         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ULA.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      51.81 % ;
; Total nodes checked                                 ; 193          ;
; Total output ports checked                          ; 193          ;
; Total output ports with complete 1/0-value coverage ; 100          ;
; Total output ports with no 1/0-value coverage       ; 93           ;
; Total output ports with no 1-value coverage         ; 93           ;
; Total output ports with no 0-value coverage         ; 93           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |ULA|STATUS                                             ; |ULA|STATUS                                             ; pin_out          ;
; |ULA|S[2]                                               ; |ULA|S[2]                                               ; out              ;
; |ULA|S[1]                                               ; |ULA|S[1]                                               ; out              ;
; |ULA|S[0]                                               ; |ULA|S[0]                                               ; out              ;
; |ULA|A[3]                                               ; |ULA|A[3]                                               ; out              ;
; |ULA|A[2]                                               ; |ULA|A[2]                                               ; out              ;
; |ULA|A[1]                                               ; |ULA|A[1]                                               ; out              ;
; |ULA|A[0]                                               ; |ULA|A[0]                                               ; out              ;
; |ULA|B[3]                                               ; |ULA|B[3]                                               ; out              ;
; |ULA|B[2]                                               ; |ULA|B[2]                                               ; out              ;
; |ULA|B[1]                                               ; |ULA|B[1]                                               ; out              ;
; |ULA|B[0]                                               ; |ULA|B[0]                                               ; out              ;
; |ULA|Numero[6]                                          ; |ULA|Numero[6]                                          ; pin_out          ;
; |ULA|Numero[5]                                          ; |ULA|Numero[5]                                          ; pin_out          ;
; |ULA|Numero[4]                                          ; |ULA|Numero[4]                                          ; pin_out          ;
; |ULA|Numero[3]                                          ; |ULA|Numero[3]                                          ; pin_out          ;
; |ULA|Numero[2]                                          ; |ULA|Numero[2]                                          ; pin_out          ;
; |ULA|Numero[1]                                          ; |ULA|Numero[1]                                          ; pin_out          ;
; |ULA|Numero[0]                                          ; |ULA|Numero[0]                                          ; pin_out          ;
; |ULA|Sinal[6]                                           ; |ULA|Sinal[6]                                           ; pin_out          ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst9               ; |ULA|DisplayULA:inst1|DisplayA:inst|inst9               ; out0             ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst5               ; |ULA|DisplayULA:inst1|DisplayA:inst|inst5               ; out0             ;
; |ULA|DisplayULA:inst1|DisplayB:inst1|inst4              ; |ULA|DisplayULA:inst1|DisplayB:inst1|inst4              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayB:inst1|inst6              ; |ULA|DisplayULA:inst1|DisplayB:inst1|inst6              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayC:inst2|inst7              ; |ULA|DisplayULA:inst1|DisplayC:inst2|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayC:inst2|inst5              ; |ULA|DisplayULA:inst1|DisplayC:inst2|inst5              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayC:inst2|inst6              ; |ULA|DisplayULA:inst1|DisplayC:inst2|inst6              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayD:inst3|inst6              ; |ULA|DisplayULA:inst1|DisplayD:inst3|inst6              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayD:inst3|inst5              ; |ULA|DisplayULA:inst1|DisplayD:inst3|inst5              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayD:inst3|inst4              ; |ULA|DisplayULA:inst1|DisplayD:inst3|inst4              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst8              ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst8              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst5              ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst5              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst7              ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst4              ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst4              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst6              ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst6              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst5              ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst5              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst9              ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst9              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst7              ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayF:inst5|inst10             ; |ULA|DisplayULA:inst1|DisplayF:inst5|inst10             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayG:inst6|inst8              ; |ULA|DisplayULA:inst1|DisplayG:inst6|inst8              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayG:inst6|inst4              ; |ULA|DisplayULA:inst1|DisplayG:inst6|inst4              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayG:inst6|inst6              ; |ULA|DisplayULA:inst1|DisplayG:inst6|inst6              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayG:inst6|inst7              ; |ULA|DisplayULA:inst1|DisplayG:inst6|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayG:inst6|inst5              ; |ULA|DisplayULA:inst1|DisplayG:inst6|inst5              ; out0             ;
; |ULA|Mux:inst|inst19                                    ; |ULA|Mux:inst|inst19                                    ; out0             ;
; |ULA|Mux:inst|inst15                                    ; |ULA|Mux:inst|inst15                                    ; out0             ;
; |ULA|Mux:inst|inst32                                    ; |ULA|Mux:inst|inst32                                    ; out0             ;
; |ULA|Mux:inst|inst34                                    ; |ULA|Mux:inst|inst34                                    ; out0             ;
; |ULA|Mux:inst|inst31                                    ; |ULA|Mux:inst|inst31                                    ; out0             ;
; |ULA|Mux:inst|inst22[3]                                 ; |ULA|Mux:inst|inst22[3]                                 ; out0             ;
; |ULA|Mux:inst|inst22[2]                                 ; |ULA|Mux:inst|inst22[2]                                 ; out0             ;
; |ULA|Mux:inst|inst22[1]                                 ; |ULA|Mux:inst|inst22[1]                                 ; out0             ;
; |ULA|Mux:inst|inst22[0]                                 ; |ULA|Mux:inst|inst22[0]                                 ; out0             ;
; |ULA|Mux:inst|inst18[3]                                 ; |ULA|Mux:inst|inst18[3]                                 ; out0             ;
; |ULA|Mux:inst|inst18[2]                                 ; |ULA|Mux:inst|inst18[2]                                 ; out0             ;
; |ULA|Mux:inst|inst18[1]                                 ; |ULA|Mux:inst|inst18[1]                                 ; out0             ;
; |ULA|Mux:inst|inst16[3]                                 ; |ULA|Mux:inst|inst16[3]                                 ; out0             ;
; |ULA|Mux:inst|inst16[2]                                 ; |ULA|Mux:inst|inst16[2]                                 ; out0             ;
; |ULA|Mux:inst|inst16[1]                                 ; |ULA|Mux:inst|inst16[1]                                 ; out0             ;
; |ULA|Mux:inst|inst16[0]                                 ; |ULA|Mux:inst|inst16[0]                                 ; out0             ;
; |ULA|Mux:inst|inst12[3]                                 ; |ULA|Mux:inst|inst12[3]                                 ; out0             ;
; |ULA|Mux:inst|inst12[2]                                 ; |ULA|Mux:inst|inst12[2]                                 ; out0             ;
; |ULA|Mux:inst|inst12[1]                                 ; |ULA|Mux:inst|inst12[1]                                 ; out0             ;
; |ULA|Mux:inst|inst12[0]                                 ; |ULA|Mux:inst|inst12[0]                                 ; out0             ;
; |ULA|Mux:inst|FunctionAnd:inst2|inst                    ; |ULA|Mux:inst|FunctionAnd:inst2|inst                    ; out0             ;
; |ULA|Mux:inst|FunctionAnd:inst2|inst3                   ; |ULA|Mux:inst|FunctionAnd:inst2|inst3                   ; out0             ;
; |ULA|Mux:inst|FunctionAnd:inst2|inst2                   ; |ULA|Mux:inst|FunctionAnd:inst2|inst2                   ; out0             ;
; |ULA|Mux:inst|FunctionAnd:inst2|inst4                   ; |ULA|Mux:inst|FunctionAnd:inst2|inst4                   ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|inst12                       ; |ULA|Mux:inst|AddSub:inst6|inst12                       ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst6         ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst6         ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst3        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst3        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst7        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst7        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst6        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst6        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst5        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst5        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst4        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst4        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst3        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst3        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst7        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst7        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst6        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst6        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst5        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst5        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst4        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst4        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst3        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst3        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst7        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst7        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst6        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst6        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst5        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst5        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst4        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst4        ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|inst6                  ; |ULA|Mux:inst|complemento2:inst4|inst6                  ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst12|inst3 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst12|inst3 ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst12|inst5 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst12|inst5 ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst13|inst3 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst13|inst3 ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst13|inst5 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst13|inst5 ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst14|inst3 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst14|inst3 ; out0             ;
; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst14|inst5 ; |ULA|Mux:inst|complemento2:inst4|fullAdder:inst14|inst5 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst3  ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst3  ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst   ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst   ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst3   ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst3   ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst    ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst    ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst3  ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst3  ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst   ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst   ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst3  ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst3  ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst   ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst   ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |ULA|OverFlow                                          ; |ULA|OverFlow                                          ; pin_out          ;
; |ULA|Sinal[5]                                          ; |ULA|Sinal[5]                                          ; pin_out          ;
; |ULA|Sinal[4]                                          ; |ULA|Sinal[4]                                          ; pin_out          ;
; |ULA|Sinal[3]                                          ; |ULA|Sinal[3]                                          ; pin_out          ;
; |ULA|Sinal[2]                                          ; |ULA|Sinal[2]                                          ; pin_out          ;
; |ULA|Sinal[1]                                          ; |ULA|Sinal[1]                                          ; pin_out          ;
; |ULA|Sinal[0]                                          ; |ULA|Sinal[0]                                          ; pin_out          ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst7              ; |ULA|DisplayULA:inst1|DisplayA:inst|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst8              ; |ULA|DisplayULA:inst1|DisplayA:inst|inst8              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayB:inst1|inst5             ; |ULA|DisplayULA:inst1|DisplayB:inst1|inst5             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayC:inst2|inst4             ; |ULA|DisplayULA:inst1|DisplayC:inst2|inst4             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst6             ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst6             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst4             ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst4             ; out0             ;
; |ULA|Mux:inst|inst14                                   ; |ULA|Mux:inst|inst14                                   ; out0             ;
; |ULA|Mux:inst|inst13                                   ; |ULA|Mux:inst|inst13                                   ; out0             ;
; |ULA|Mux:inst|inst30                                   ; |ULA|Mux:inst|inst30                                   ; out0             ;
; |ULA|Mux:inst|inst33                                   ; |ULA|Mux:inst|inst33                                   ; out0             ;
; |ULA|Mux:inst|inst29                                   ; |ULA|Mux:inst|inst29                                   ; out0             ;
; |ULA|Mux:inst|inst27                                   ; |ULA|Mux:inst|inst27                                   ; out0             ;
; |ULA|Mux:inst|inst18[0]                                ; |ULA|Mux:inst|inst18[0]                                ; out0             ;
; |ULA|Mux:inst|inst17[3]                                ; |ULA|Mux:inst|inst17[3]                                ; out0             ;
; |ULA|Mux:inst|inst17[2]                                ; |ULA|Mux:inst|inst17[2]                                ; out0             ;
; |ULA|Mux:inst|inst17[1]                                ; |ULA|Mux:inst|inst17[1]                                ; out0             ;
; |ULA|Mux:inst|inst17[0]                                ; |ULA|Mux:inst|inst17[0]                                ; out0             ;
; |ULA|Mux:inst|inst11[3]                                ; |ULA|Mux:inst|inst11[3]                                ; out0             ;
; |ULA|Mux:inst|inst11[2]                                ; |ULA|Mux:inst|inst11[2]                                ; out0             ;
; |ULA|Mux:inst|inst11[1]                                ; |ULA|Mux:inst|inst11[1]                                ; out0             ;
; |ULA|Mux:inst|inst11[0]                                ; |ULA|Mux:inst|inst11[0]                                ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst                   ; |ULA|Mux:inst|FunctionXOR:inst1|inst                   ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst2                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst2                  ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst3                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst3                  ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst4                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst4                  ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst2        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst2        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|inst12                      ; |ULA|Mux:inst|AddSub:inst3|inst12                      ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst2        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst2        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst7        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst7        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst6        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst6        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst4        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst4        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst4       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst4       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst4       ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|inst5                 ; |ULA|Mux:inst|EqualsSystem:inst5|inst5                 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst6 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst6  ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst6  ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst6 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst6 ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst1                    ; |ULA|Mux:inst|MaiorMenor:inst|inst1                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst29                   ; |ULA|Mux:inst|MaiorMenor:inst|inst29                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst                     ; |ULA|Mux:inst|MaiorMenor:inst|inst                     ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst18                   ; |ULA|Mux:inst|MaiorMenor:inst|inst18                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst14                   ; |ULA|Mux:inst|MaiorMenor:inst|inst14                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst4                    ; |ULA|Mux:inst|MaiorMenor:inst|inst4                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst11                   ; |ULA|Mux:inst|MaiorMenor:inst|inst11                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst16                   ; |ULA|Mux:inst|MaiorMenor:inst|inst16                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst28                   ; |ULA|Mux:inst|MaiorMenor:inst|inst28                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst21                   ; |ULA|Mux:inst|MaiorMenor:inst|inst21                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst19                   ; |ULA|Mux:inst|MaiorMenor:inst|inst19                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst24                   ; |ULA|Mux:inst|MaiorMenor:inst|inst24                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst12                   ; |ULA|Mux:inst|MaiorMenor:inst|inst12                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst10                   ; |ULA|Mux:inst|MaiorMenor:inst|inst10                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst26                   ; |ULA|Mux:inst|MaiorMenor:inst|inst26                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst25                   ; |ULA|Mux:inst|MaiorMenor:inst|inst25                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst29                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst29                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst                    ; |ULA|Mux:inst|MaiorMenor:inst7|inst                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst18                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst18                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst14                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst14                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst4                   ; |ULA|Mux:inst|MaiorMenor:inst7|inst4                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst11                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst11                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst16                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst16                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst28                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst28                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst21                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst21                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst19                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst19                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst24                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst24                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst12                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst12                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst10                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst10                  ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |ULA|OverFlow                                          ; |ULA|OverFlow                                          ; pin_out          ;
; |ULA|Sinal[5]                                          ; |ULA|Sinal[5]                                          ; pin_out          ;
; |ULA|Sinal[4]                                          ; |ULA|Sinal[4]                                          ; pin_out          ;
; |ULA|Sinal[3]                                          ; |ULA|Sinal[3]                                          ; pin_out          ;
; |ULA|Sinal[2]                                          ; |ULA|Sinal[2]                                          ; pin_out          ;
; |ULA|Sinal[1]                                          ; |ULA|Sinal[1]                                          ; pin_out          ;
; |ULA|Sinal[0]                                          ; |ULA|Sinal[0]                                          ; pin_out          ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst7              ; |ULA|DisplayULA:inst1|DisplayA:inst|inst7              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayA:inst|inst8              ; |ULA|DisplayULA:inst1|DisplayA:inst|inst8              ; out0             ;
; |ULA|DisplayULA:inst1|DisplayB:inst1|inst5             ; |ULA|DisplayULA:inst1|DisplayB:inst1|inst5             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayC:inst2|inst4             ; |ULA|DisplayULA:inst1|DisplayC:inst2|inst4             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst6             ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst6             ; out0             ;
; |ULA|DisplayULA:inst1|DisplayE:inst4|inst4             ; |ULA|DisplayULA:inst1|DisplayE:inst4|inst4             ; out0             ;
; |ULA|Mux:inst|inst14                                   ; |ULA|Mux:inst|inst14                                   ; out0             ;
; |ULA|Mux:inst|inst13                                   ; |ULA|Mux:inst|inst13                                   ; out0             ;
; |ULA|Mux:inst|inst30                                   ; |ULA|Mux:inst|inst30                                   ; out0             ;
; |ULA|Mux:inst|inst33                                   ; |ULA|Mux:inst|inst33                                   ; out0             ;
; |ULA|Mux:inst|inst29                                   ; |ULA|Mux:inst|inst29                                   ; out0             ;
; |ULA|Mux:inst|inst27                                   ; |ULA|Mux:inst|inst27                                   ; out0             ;
; |ULA|Mux:inst|inst18[0]                                ; |ULA|Mux:inst|inst18[0]                                ; out0             ;
; |ULA|Mux:inst|inst17[3]                                ; |ULA|Mux:inst|inst17[3]                                ; out0             ;
; |ULA|Mux:inst|inst17[2]                                ; |ULA|Mux:inst|inst17[2]                                ; out0             ;
; |ULA|Mux:inst|inst17[1]                                ; |ULA|Mux:inst|inst17[1]                                ; out0             ;
; |ULA|Mux:inst|inst17[0]                                ; |ULA|Mux:inst|inst17[0]                                ; out0             ;
; |ULA|Mux:inst|inst11[3]                                ; |ULA|Mux:inst|inst11[3]                                ; out0             ;
; |ULA|Mux:inst|inst11[2]                                ; |ULA|Mux:inst|inst11[2]                                ; out0             ;
; |ULA|Mux:inst|inst11[1]                                ; |ULA|Mux:inst|inst11[1]                                ; out0             ;
; |ULA|Mux:inst|inst11[0]                                ; |ULA|Mux:inst|inst11[0]                                ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst                   ; |ULA|Mux:inst|FunctionXOR:inst1|inst                   ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst2                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst2                  ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst3                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst3                  ; out0             ;
; |ULA|Mux:inst|FunctionXOR:inst1|inst4                  ; |ULA|Mux:inst|FunctionXOR:inst1|inst4                  ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst2        ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst|inst2        ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst1|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst3|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst2       ; |ULA|Mux:inst|AddSub:inst6|fullAdder:inst5|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|inst12                      ; |ULA|Mux:inst|AddSub:inst3|inst12                      ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst2        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst2        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst7        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst7        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst6        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst6        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst4        ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst|inst4        ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst1|inst4       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst3|inst4       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst3       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst3       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst2       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst2       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst7       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst7       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst6       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst6       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst5       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst5       ; out0             ;
; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst4       ; |ULA|Mux:inst|AddSub:inst3|fullAdder:inst5|inst4       ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|inst5                 ; |ULA|Mux:inst|EqualsSystem:inst5|inst5                 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst2|inst6 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst6  ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst|inst6  ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst3|inst6 ; out0             ;
; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst6 ; |ULA|Mux:inst|EqualsSystem:inst5|EqualsBox:inst1|inst6 ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst1                    ; |ULA|Mux:inst|MaiorMenor:inst|inst1                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst29                   ; |ULA|Mux:inst|MaiorMenor:inst|inst29                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst                     ; |ULA|Mux:inst|MaiorMenor:inst|inst                     ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst18                   ; |ULA|Mux:inst|MaiorMenor:inst|inst18                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst14                   ; |ULA|Mux:inst|MaiorMenor:inst|inst14                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst4                    ; |ULA|Mux:inst|MaiorMenor:inst|inst4                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst11                   ; |ULA|Mux:inst|MaiorMenor:inst|inst11                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst16                   ; |ULA|Mux:inst|MaiorMenor:inst|inst16                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst28                   ; |ULA|Mux:inst|MaiorMenor:inst|inst28                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst21                   ; |ULA|Mux:inst|MaiorMenor:inst|inst21                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst19                   ; |ULA|Mux:inst|MaiorMenor:inst|inst19                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst24                   ; |ULA|Mux:inst|MaiorMenor:inst|inst24                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst12                   ; |ULA|Mux:inst|MaiorMenor:inst|inst12                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst10                   ; |ULA|Mux:inst|MaiorMenor:inst|inst10                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst26                   ; |ULA|Mux:inst|MaiorMenor:inst|inst26                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst|inst25                   ; |ULA|Mux:inst|MaiorMenor:inst|inst25                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst29                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst29                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst                    ; |ULA|Mux:inst|MaiorMenor:inst7|inst                    ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst18                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst18                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst14                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst14                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst4                   ; |ULA|Mux:inst|MaiorMenor:inst7|inst4                   ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst11                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst11                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst16                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst16                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst28                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst28                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst21                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst21                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst19                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst19                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst24                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst24                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst12                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst12                  ; out0             ;
; |ULA|Mux:inst|MaiorMenor:inst7|inst10                  ; |ULA|Mux:inst|MaiorMenor:inst7|inst10                  ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 03 15:45:10 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off projetoSD -c somadorSubtrador
Info: Using vector source file "C:/Users/absn2/Desktop/PROJETO_SD_2019/Projeto_SD/ULA.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of ULA.vwf called somadorSubtrador.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      51.81 %
Info: Number of transitions in simulation is 6965
Info: Vector file ULA.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri May 03 15:45:11 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


