[
  {"name": "dut__core__dpath__csr___io_out_T_29_0", "expr": "eq(UInt<12>(\"hf10\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_0", "expr": "andr(dut.core.dpath.csr.time)"},
  {"name": "dut__core__dpath__csr__isInstRet_0", "expr": "and(and(neq(dut.core.dpath.csr.io_inst, UInt<32>(\"h13\")), or(dut.core.dpath.csr._isInstRet_T_2, dut.core.dpath.csr.isEbreak)), not(dut.core.dpath.csr.io_stall))"},
  {"name": "dut__core__dpath__csr___T_10_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h701\"))"},
  {"name": "dut__core__dpath__csr___T_7_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h300\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_33_0", "expr": "eq(UInt<12>(\"h302\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_23_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h981\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_25_0", "expr": "eq(UInt<12>(\"hf00\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_6_0", "expr": "or(or(and(dut.core.dpath.csr.io_pc_check, dut.core.dpath.csr._iaddrInvalid_T), mux(dut.core.dpath.csr._laddrInvalid_T_8, dut.core.dpath.csr._laddrInvalid_T_2, dut.core.dpath.csr._laddrInvalid_T_7)), mux(eq(UInt<2>(\"h2\"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._saddrInvalid_T_3, dut.core.dpath.csr._laddrInvalid_T_1)))"},
  {"name": "dut__core__dpath__csr___io_out_T_31_0", "expr": "eq(UInt<12>(\"h301\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___wdata_T_3_0", "expr": "eq(UInt<3>(\"h1\"), dut.core.dpath.csr.io_cmd)"},
  {"name": "dut__core__dpath__csr__privInst_0", "expr": "eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h4\"))"},
  {"name": "dut__core__dpath__csr___T_16_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h343\"))"},
  {"name": "dut__core__dpath__csr__isEret_0", "expr": "and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h4\")), not(dut.core.dpath.csr._isEcall_T)), bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))"},
  {"name": "dut__core__dpath__csr___io_out_T_41_0", "expr": "eq(UInt<12>(\"h741\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_1_0", "expr": "eq(UInt<12>(\"hc00\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_53_0", "expr": "eq(UInt<12>(\"h780\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr__iaddrInvalid_0", "expr": "and(dut.core.dpath.csr.io_pc_check, bits(dut.core.dpath.csr.io_addr, 1, 1))"},
  {"name": "dut__core__dpath__csr___io_out_T_27_0", "expr": "eq(UInt<12>(\"hf01\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_43_0", "expr": "eq(UInt<12>(\"h340\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_1_0", "expr": "andr(dut.core.dpath.csr.cycle)"},
  {"name": "dut__core__dpath__csr___io_out_T_35_0", "expr": "eq(UInt<12>(\"h304\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_3_0", "expr": "and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret))"},
  {"name": "dut__core__dpath__csr___T_18_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h781\"))"},
  {"name": "dut__core__dpath__csr__privValid_0", "expr": "leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)"},
  {"name": "dut__core__dpath__csr___io_expt_T_6_0", "expr": "not(leq(bits(dut.core.dpath.csr.csr_addr, 9, 8), dut.core.dpath.csr.PRV))"},
  {"name": "dut__core__dpath__csr___isInstRet_T_0", "expr": "neq(dut.core.dpath.csr.io_inst, UInt<32>(\"h13\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_3_0", "expr": "eq(UInt<12>(\"hc01\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_7_0", "expr": "eq(UInt<12>(\"hc80\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr__io_expt_0", "expr": "dut.core.dpath.csr.io_expt"},
  {"name": "dut__core__dpath__csr___T_24_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h982\"))"},
  {"name": "dut__core__dpath__csr___wen_T_0", "expr": "eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h1\"))"},
  {"name": "dut__core__dpath__csr___T_21_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h902\"))"},
  {"name": "dut__core__dpath__csr__wen_0", "expr": "or(eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h1\")), and(bits(dut.core.dpath.csr.io_cmd, 1, 1), orr(dut.core.dpath.csr.rs1_addr)))"},
  {"name": "dut__core__dpath__csr___T_13_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h340\"))"},
  {"name": "dut__core__dpath__csr___T_8_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h344\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_47_0", "expr": "eq(UInt<12>(\"h342\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_19_0", "expr": "eq(UInt<12>(\"h980\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_12_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h321\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_9_0", "expr": "eq(UInt<12>(\"hc81\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___csrRO_T_4_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h302\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_5_0", "expr": "eq(UInt<12>(\"hc02\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___isEcall_T_1_0", "expr": "not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))"},
  {"name": "dut__core__dpath__csr___wdata_T_5_0", "expr": "eq(UInt<3>(\"h2\"), dut.core.dpath.csr.io_cmd)"},
  {"name": "dut__core__dpath__csr___laddrInvalid_T_6_0", "expr": "eq(UInt<3>(\"h2\"), dut.core.dpath.csr.io_ld_type)"},
  {"name": "dut__core__dpath__csr___T_17_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h780\"))"},
  {"name": "dut__core__dpath__csr___laddrInvalid_T_8_0", "expr": "eq(UInt<3>(\"h4\"), dut.core.dpath.csr.io_ld_type)"},
  {"name": "dut__core__dpath__csr___io_out_T_45_0", "expr": "eq(UInt<12>(\"h341\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_17_0", "expr": "eq(UInt<12>(\"h902\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_13_0", "expr": "eq(UInt<12>(\"h900\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_11_0", "expr": "eq(UInt<12>(\"hc82\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_20_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h901\"))"},
  {"name": "dut__core__dpath__csr___T_14_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h341\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_55_0", "expr": "eq(UInt<12>(\"h781\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_39_0", "expr": "eq(UInt<12>(\"h701\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_51_0", "expr": "eq(UInt<12>(\"h344\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr__laddrInvalid_0", "expr": "mux(eq(UInt<3>(\"h4\"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), mux(eq(UInt<3>(\"h2\"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._laddrInvalid_T_4, dut.core.dpath.csr._laddrInvalid_T_1)))"},
  {"name": "dut__core__dpath__csr___io_out_T_23_0", "expr": "eq(UInt<12>(\"h982\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___isInstRet_T_1_0", "expr": "not(dut.core.dpath.csr.io_expt)"},
  {"name": "dut__core__dpath__csr___io_expt_T_5_0", "expr": "not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>(\"h300\"), dut.core.dpath.csr.csr_addr)))"},
  {"name": "dut__core__dpath__csr___isEcall_T_4_0", "expr": "not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))"},
  {"name": "dut__core__dpath__csr___csrRO_T_2_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h301\"))"},
  {"name": "dut__core__dpath__csr___saddrInvalid_T_3_0", "expr": "eq(UInt<2>(\"h1\"), dut.core.dpath.csr.io_st_type)"},
  {"name": "dut__core__dpath__csr__isEcall_0", "expr": "and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h4\")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))"},
  {"name": "dut__core__dpath__csr__isEbreak_0", "expr": "and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>(\"h4\")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))"},
  {"name": "dut__core__dpath__csr___io_out_T_49_0", "expr": "eq(UInt<12>(\"h343\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___T_11_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h741\"))"},
  {"name": "dut__core__dpath__csr___wdata_T_7_0", "expr": "eq(UInt<3>(\"h3\"), dut.core.dpath.csr.io_cmd)"},
  {"name": "dut__core__dpath__csr___isInstRet_T_5_0", "expr": "not(dut.core.dpath.csr.io_stall)"},
  {"name": "dut__core__dpath__csr___io_out_T_37_0", "expr": "eq(UInt<12>(\"h321\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___saddrInvalid_T_5_0", "expr": "eq(UInt<2>(\"h2\"), dut.core.dpath.csr.io_st_type)"},
  {"name": "dut__core__dpath__csr___T_22_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h980\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_57_0", "expr": "eq(UInt<12>(\"h300\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___laddrInvalid_T_4_0", "expr": "eq(UInt<3>(\"h1\"), dut.core.dpath.csr.io_ld_type)"},
  {"name": "dut__core__dpath__csr___T_9_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h304\"))"},
  {"name": "dut__core__dpath__csr___T_15_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h342\"))"},
  {"name": "dut__core__dpath__csr__saddrInvalid_0", "expr": "mux(eq(UInt<2>(\"h2\"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(eq(UInt<2>(\"h1\"), dut.core.dpath.csr.io_st_type), orr(dut.core.dpath.csr._laddrInvalid_T)))"},
  {"name": "dut__core__dpath__csr___T_19_0", "expr": "eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>(\"h900\"))"},
  {"name": "dut__core__dpath__csr___io_out_T_21_0", "expr": "eq(UInt<12>(\"h981\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__csr___io_out_T_15_0", "expr": "eq(UInt<12>(\"h901\"), bits(dut.core.dpath.csr.io_inst, 31, 20))"},
  {"name": "dut__core__dpath__regFile___T_1_0", "expr": "and(dut.core.dpath.regFile.io_wen, orr(dut.core.dpath.regFile.io_waddr))"},
  {"name": "dut__core__dpath__regFile___io_rdata2_T_0", "expr": "orr(dut.core.dpath.regFile.io_raddr2)"},
  {"name": "dut__core__dpath__regFile___io_rdata1_T_0", "expr": "orr(dut.core.dpath.regFile.io_raddr1)"},
  {"name": "dut__core__dpath__alu___out_T_1_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h1\"))"},
  {"name": "dut__core__dpath__alu___cmp_T_4_0", "expr": "bits(dut.core.dpath.alu.io_alu_op, 1, 1)"},
  {"name": "dut__core__dpath__alu___out_T_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h0\"))"},
  {"name": "dut__core__dpath__alu___out_T_10_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h2\"))"},
  {"name": "dut__core__dpath__alu___out_T_12_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h3\"))"},
  {"name": "dut__core__dpath__alu___shin_T_0", "expr": "bits(dut.core.dpath.alu.io_alu_op, 3, 3)"},
  {"name": "dut__core__dpath__alu___out_T_9_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h6\"))"},
  {"name": "dut__core__dpath__alu___out_T_4_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h7\"))"},
  {"name": "dut__core__dpath__alu___out_T_3_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h5\"))"},
  {"name": "dut__core__dpath__alu___out_T_14_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h4\"))"},
  {"name": "dut__core__dpath__alu___out_T_6_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h9\"))"},
  {"name": "dut__core__dpath__alu___out_T_7_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h8\"))"},
  {"name": "dut__core__dpath__alu___out_T_8_0", "expr": "or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h9\")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h8\")))"},
  {"name": "dut__core__dpath__alu___cmp_T_2_0", "expr": "eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))"},
  {"name": "dut__core__dpath__alu___sum_T_0", "expr": "bits(dut.core.dpath.alu.io_alu_op, 0, 0)"},
  {"name": "dut__core__dpath__alu___out_T_5_0", "expr": "or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h5\")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h7\")))"},
  {"name": "dut__core__dpath__alu___out_T_2_0", "expr": "or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h0\")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"h1\")))"},
  {"name": "dut__core__dpath__alu___out_T_16_0", "expr": "eq(dut.core.dpath.alu.io_alu_op, UInt<4>(\"ha\"))"},
  {"name": "dut__core__dpath__immGen___io_out_T_2_0", "expr": "eq(UInt<3>(\"h1\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__immGen___io_out_T_4_0", "expr": "eq(UInt<3>(\"h2\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__immGen___io_out_T_6_0", "expr": "eq(UInt<3>(\"h5\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__immGen___io_out_T_12_0", "expr": "eq(UInt<3>(\"h6\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__immGen___io_out_T_8_0", "expr": "eq(UInt<3>(\"h3\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__immGen___io_out_T_10_0", "expr": "eq(UInt<3>(\"h4\"), dut.core.dpath.immGen.io_sel)"},
  {"name": "dut__core__dpath__brCond__isSameSign_0", "expr": "eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))"},
  {"name": "dut__core__dpath__brCond__eq_0", "expr": "not(orr(tail(dut.core.dpath.brCond._diff_T, 1)))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_5_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h2\"))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h3\"))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_11_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h1\"))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_8_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h5\"))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_14_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h4\"))"},
  {"name": "dut__core__dpath__brCond___io_taken_T_2_0", "expr": "eq(dut.core.dpath.brCond.io_br_type, UInt<3>(\"h6\"))"},
  {"name": "dut__core__dpath__brCond__geu_0", "expr": "not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))"},
  {"name": "dut__core__dpath__brCond__ge_0", "expr": "not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))"},
  {"name": "dut__core__dpath___io_dcache_req_bits_mask_T_7_0", "expr": "eq(UInt<2>(\"h2\"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))"},
  {"name": "dut__core__dpath___npc_T_2_0", "expr": "or(eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>(\"h1\")), dut.core.dpath.brCond.io_taken)"},
  {"name": "dut__core__dpath___inst_T_2_0", "expr": "or(or(or(dut.core.dpath.started, dut.core.dpath.io_ctrl_inst_kill), dut.core.dpath.brCond.io_taken), dut.core.dpath.csr.io_expt)"},
  {"name": "dut__core__dpath___rs1_T_0", "expr": "eq(dut.core.dpath.wb_sel, UInt<2>(\"h0\"))"},
  {"name": "dut__core__dpath___T_6_0", "expr": "not(dut.core.dpath.csr.io_expt)"},
  {"name": "dut__core__dpath__io_ctrl_A_sel_0", "expr": "dut.core.dpath.io_ctrl_A_sel"},
  {"name": "dut__core__dpath___npc_T_5_0", "expr": "eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>(\"h2\"))"},
  {"name": "dut__core__dpath___io_icache_req_valid_T_0", "expr": "not(or(not(dut.core.dpath.io_icache_resp_valid), not(dut.core.dpath.io_dcache_resp_valid)))"},
  {"name": "dut__core__dpath__io_ctrl_B_sel_0", "expr": "dut.core.dpath.io_ctrl_B_sel"},
  {"name": "dut__core__dpath___regWrite_T_9_0", "expr": "eq(UInt<2>(\"h3\"), dut.core.dpath.wb_sel)"},
  {"name": "dut__core__dpath___stall_T_1_0", "expr": "not(dut.core.dpath.io_dcache_resp_valid)"},
  {"name": "dut__core__dpath__csr__io_expt", "expr": "dut.core.dpath.csr.io_expt"},
  {"name": "dut__core__dpath___regWrite_T_7_0", "expr": "eq(UInt<2>(\"h2\"), dut.core.dpath.wb_sel)"},
  {"name": "dut__core__dpath___stall_T_0", "expr": "not(dut.core.dpath.io_icache_resp_valid)"},
  {"name": "dut__core__dpath___rs1hazard_T_2_0", "expr": "eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7))"},
  {"name": "dut__core__dpath___load_T_13_0", "expr": "eq(UInt<3>(\"h4\"), dut.core.dpath.ld_type)"},
  {"name": "dut__core__dpath___load_T_11_0", "expr": "eq(UInt<3>(\"h3\"), dut.core.dpath.ld_type)"},
  {"name": "dut__core__dpath___rs1_T_1_0", "expr": "and(eq(dut.core.dpath.wb_sel, UInt<2>(\"h0\")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs1hazard_T), eq(dut.core.dpath.rs1_addr, dut.core.dpath.wb_rd_addr)))"},
  {"name": "dut__core__dpath__stall_0", "expr": "or(not(dut.core.dpath.io_icache_resp_valid), not(dut.core.dpath.io_dcache_resp_valid))"},
  {"name": "dut__core__dpath___io_dcache_req_bits_mask_T_9_0", "expr": "eq(UInt<2>(\"h3\"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))"},
  {"name": "dut__core__dpath___load_T_15_0", "expr": "eq(UInt<3>(\"h5\"), dut.core.dpath.ld_type)"},
  {"name": "dut__core__dpath___io_dcache_req_bits_mask_T_5_0", "expr": "eq(UInt<2>(\"h1\"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))"},
  {"name": "dut__core__dpath___rs2hazard_T_2_0", "expr": "eq(bits(dut.core.dpath.fe_inst, 24, 20), bits(dut.core.dpath.ew_inst, 11, 7))"},
  {"name": "dut__core__dpath___csr_in_T_0", "expr": "eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>(\"h6\"))"},
  {"name": "dut__core__dpath___npc_T_0", "expr": "eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>(\"h3\"))"},
  {"name": "dut__core__dpath___regWrite_T_5_0", "expr": "eq(UInt<2>(\"h1\"), dut.core.dpath.wb_sel)"},
  {"name": "dut__core__dpath___npc_T_1_0", "expr": "eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>(\"h1\"))"},
  {"name": "dut__core__dpath___rs2_T_1_0", "expr": "and(eq(dut.core.dpath.wb_sel, UInt<2>(\"h0\")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs2hazard_T), eq(dut.core.dpath.rs2_addr, dut.core.dpath.wb_rd_addr)))"},
  {"name": "dut__core__dpath___load_T_9_0", "expr": "eq(UInt<3>(\"h2\"), dut.core.dpath.ld_type)"},
  {"name": "dut__core__dpath___T_4_0", "expr": "or(dut.core.dpath.reset, and(not(dut.core.dpath.stall), dut.core.dpath.csr.io_expt))"},
  {"name": "dut__core__dpath___T_7_0", "expr": "and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_31_0", "expr": "eq(UInt<32>(\"h23\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_93_0", "expr": "eq(UInt<32>(\"h100073\"), dut.core.ctrl.io_inst)"},
  {"name": "dut__core__ctrl___ctrlSignals_T_87_0", "expr": "eq(UInt<32>(\"h6073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_81_0", "expr": "eq(UInt<32>(\"h2073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_15_0", "expr": "eq(UInt<32>(\"h5063\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_49_0", "expr": "eq(UInt<32>(\"h1013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_5_0", "expr": "eq(UInt<32>(\"h6f\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h7f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_41_0", "expr": "eq(UInt<32>(\"h3013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_11_0", "expr": "eq(UInt<32>(\"h1063\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_19_0", "expr": "eq(UInt<32>(\"h7063\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_95_0", "expr": "eq(UInt<32>(\"h10000073\"), dut.core.ctrl.io_inst)"},
  {"name": "dut__core__ctrl___ctrlSignals_T_21_0", "expr": "eq(UInt<32>(\"h3\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_47_0", "expr": "eq(UInt<32>(\"h7013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_35_0", "expr": "eq(UInt<32>(\"h2023\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_75_0", "expr": "eq(UInt<32>(\"hf\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hf00fffff\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_25_0", "expr": "eq(UInt<32>(\"h2003\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_55_0", "expr": "eq(UInt<32>(\"h33\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_71_0", "expr": "eq(UInt<32>(\"h6033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_27_0", "expr": "eq(UInt<32>(\"h4003\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_59_0", "expr": "eq(UInt<32>(\"h1033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_29_0", "expr": "eq(UInt<32>(\"h5003\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_39_0", "expr": "eq(UInt<32>(\"h2013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_1_0", "expr": "eq(UInt<32>(\"h37\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h7f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_63_0", "expr": "eq(UInt<32>(\"h3033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_97_0", "expr": "eq(UInt<32>(\"h10200073\"), dut.core.ctrl.io_inst)"},
  {"name": "dut__core__ctrl___ctrlSignals_T_23_0", "expr": "eq(UInt<32>(\"h1003\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_65_0", "expr": "eq(UInt<32>(\"h4033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_89_0", "expr": "eq(UInt<32>(\"h7073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_51_0", "expr": "eq(UInt<32>(\"h5013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_83_0", "expr": "eq(UInt<32>(\"h3073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_77_0", "expr": "eq(UInt<32>(\"h100f\"), dut.core.ctrl.io_inst)"},
  {"name": "dut__core__ctrl___ctrlSignals_T_85_0", "expr": "eq(UInt<32>(\"h5073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_37_0", "expr": "eq(UInt<32>(\"h13\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_67_0", "expr": "eq(UInt<32>(\"h5033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_91_0", "expr": "eq(UInt<32>(\"h73\"), dut.core.ctrl.io_inst)"},
  {"name": "dut__core__ctrl___ctrlSignals_T_43_0", "expr": "eq(UInt<32>(\"h4013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_17_0", "expr": "eq(UInt<32>(\"h6063\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_9_0", "expr": "eq(UInt<32>(\"h63\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_79_0", "expr": "eq(UInt<32>(\"h1073\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_33_0", "expr": "eq(UInt<32>(\"h1023\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_45_0", "expr": "eq(UInt<32>(\"h6013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_13_0", "expr": "eq(UInt<32>(\"h4063\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_53_0", "expr": "eq(UInt<32>(\"h40005013\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_69_0", "expr": "eq(UInt<32>(\"h40005033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_3_0", "expr": "eq(UInt<32>(\"h17\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h7f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_7_0", "expr": "eq(UInt<32>(\"h67\"), and(dut.core.ctrl.io_inst, UInt<32>(\"h707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_73_0", "expr": "eq(UInt<32>(\"h7033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_57_0", "expr": "eq(UInt<32>(\"h40000033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__core__ctrl___ctrlSignals_T_61_0", "expr": "eq(UInt<32>(\"h2033\"), and(dut.core.ctrl.io_inst, UInt<32>(\"hfe00707f\")))"},
  {"name": "dut__icache___T_5_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 2, 2)"},
  {"name": "dut__icache___wmask_T_0", "expr": "not(and(eq(dut.icache.state, UInt<3>(\"h6\")), and(dut.icache._T, dut.icache.read_count)))"},
  {"name": "dut__icache___T_18_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 0, 0)"},
  {"name": "dut__icache__io_cpu_req_valid_0", "expr": "dut.icache.io_cpu_req_valid"},
  {"name": "dut__icache___T_25_0", "expr": "eq(UInt<3>(\"h0\"), dut.icache.state)"},
  {"name": "dut__icache___T_33_0", "expr": "eq(UInt<3>(\"h2\"), dut.icache.state)"},
  {"name": "dut__icache__wen_0", "expr": "or(and(eq(dut.icache.state, UInt<3>(\"h2\")), or(dut.icache.hit, dut.icache.is_alloc_reg)), and(eq(dut.icache.state, UInt<3>(\"h6\")), and(dut.icache._T, dut.icache.read_count)))"},
  {"name": "dut__icache__is_alloc_reg_0", "expr": "dut.icache.is_alloc_reg"},
  {"name": "dut__icache__read_wrap_out_0", "expr": "and(and(dut.icache.io_nasti_r_ready, dut.icache.io_nasti_r_valid), dut.icache.read_count)"},
  {"name": "dut__icache___T_21_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 3, 3)"},
  {"name": "dut__icache___T_11_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 3, 3)"},
  {"name": "dut__icache___T_16_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 3, 3)"},
  {"name": "dut__icache___T_0", "expr": "and(dut.icache.io_nasti_r_ready, dut.icache.io_nasti_r_valid)"},
  {"name": "dut__icache__ren_0", "expr": "and(and(not(dut.icache.wen), or(dut.icache.is_idle, dut.icache.is_read)), dut.icache.io_cpu_req_valid)"},
  {"name": "dut__icache___hit_T_2_0", "expr": "eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))"},
  {"name": "dut__icache___T_6_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 3, 3)"},
  {"name": "dut__icache___io_nasti_ar_valid_T_0", "expr": "not(and(bits(dut.icache._hit_T, 0, 0), bits(dut.icache._is_dirty_T_2, 0, 0)))"},
  {"name": "dut__icache___wen_T_0", "expr": "or(and(bits(dut.icache._hit_T, 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, dut.icache.tag_reg)), dut.icache.is_alloc_reg)"},
  {"name": "dut__icache__is_idle_0", "expr": "eq(dut.icache.state, UInt<3>(\"h0\"))"},
  {"name": "dut__icache___T_8_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 0, 0)"},
  {"name": "dut__icache__is_write_0", "expr": "eq(dut.icache.state, UInt<3>(\"h2\"))"},
  {"name": "dut__icache___T_43_0", "expr": "eq(UInt<3>(\"h4\"), dut.icache.state)"},
  {"name": "dut__icache___T_20_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 2, 2)"},
  {"name": "dut__icache___is_alloc_T_0", "expr": "eq(dut.icache.state, UInt<3>(\"h6\"))"},
  {"name": "dut__icache__read_count_0", "expr": "dut.icache.read_count"},
  {"name": "dut__icache___T_13_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 0, 0)"},
  {"name": "dut__icache__io_cpu_resp_valid_0", "expr": "dut.icache.io_cpu_resp_valid"},
  {"name": "dut__icache___ren_T_0", "expr": "not(or(and(dut.icache.is_write, dut.icache._wen_T), and(dut.icache._is_alloc_T, dut.icache.read_wrap_out)))"},
  {"name": "dut__icache___T_3_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 0, 0)"},
  {"name": "dut__icache__ren_reg_0", "expr": "dut.icache.ren_reg"},
  {"name": "dut__icache___T_19_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 1, 1)"},
  {"name": "dut__icache___T_51_0", "expr": "eq(UInt<3>(\"h6\"), dut.icache.state)"},
  {"name": "dut__icache___T_28_0", "expr": "eq(UInt<3>(\"h1\"), dut.icache.state)"},
  {"name": "dut__icache___T_9_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 1, 1)"},
  {"name": "dut__icache___T_14_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 1, 1)"},
  {"name": "dut__icache___T_4_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 1, 1)"},
  {"name": "dut__icache___T_47_0", "expr": "eq(UInt<3>(\"h5\"), dut.icache.state)"},
  {"name": "dut__icache___T_15_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 2, 2)"},
  {"name": "dut__icache___T_40_0", "expr": "eq(UInt<3>(\"h3\"), dut.icache.state)"},
  {"name": "dut__icache__is_alloc_0", "expr": "and(eq(dut.icache.state, UInt<3>(\"h6\")), and(and(dut.icache.io_nasti_r_ready, dut.icache.io_nasti_r_valid), dut.icache.read_count))"},
  {"name": "dut__icache__hit_0", "expr": "and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))"},
  {"name": "dut__icache___T_30_0", "expr": "and(dut.icache.io_nasti_ar_ready, dut.icache.io_nasti_ar_valid)"},
  {"name": "dut__icache__is_read_0", "expr": "eq(dut.icache.state, UInt<3>(\"h1\"))"},
  {"name": "dut__icache___T_10_0", "expr": "bits(bits(mux(dut.icache._wmask_T, dut.icache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 2, 2)"},
  {"name": "dut__dcache___T_5_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 2, 2)"},
  {"name": "dut__dcache___io_cpu_resp_valid_T_3_0", "expr": "not(orr(dut.dcache.cpu_mask))"},
  {"name": "dut__dcache___wmask_T_0", "expr": "not(and(eq(dut.dcache.state, UInt<3>(\"h6\")), and(dut.dcache._T, dut.dcache.read_count)))"},
  {"name": "dut__dcache___state_T_0", "expr": "orr(dut.dcache.io_cpu_req_bits_mask)"},
  {"name": "dut__dcache__wen_0", "expr": "or(and(and(dut.dcache.is_write, dut.dcache._wen_T), not(dut.dcache.io_cpu_abort)), and(eq(dut.dcache.state, UInt<3>(\"h6\")), and(dut.dcache._T, dut.dcache.read_count)))"},
  {"name": "dut__dcache___T_33_0", "expr": "eq(UInt<3>(\"h2\"), dut.dcache.state)"},
  {"name": "dut__dcache___T_44_0", "expr": "and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid)"},
  {"name": "dut__dcache__read_wrap_out_0", "expr": "and(and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid), dut.dcache.read_count)"},
  {"name": "dut__dcache___T_21_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 3, 3)"},
  {"name": "dut__dcache___T_16_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 3, 3)"},
  {"name": "dut__dcache___ren_T_0", "expr": "not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))"},
  {"name": "dut__dcache__ren_0", "expr": "and(and(not(dut.dcache.wen), or(dut.dcache.is_idle, dut.dcache.is_read)), dut.dcache.io_cpu_req_valid)"},
  {"name": "dut__dcache___hit_T_2_0", "expr": "eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12))"},
  {"name": "dut__dcache___T_6_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 3, 3)"},
  {"name": "dut__dcache___io_nasti_ar_valid_T_0", "expr": "not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))"},
  {"name": "dut__dcache___T_1_0", "expr": "and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid)"},
  {"name": "dut__dcache___T_29_0", "expr": "and(dut.dcache.io_nasti_aw_ready, dut.dcache.io_nasti_aw_valid)"},
  {"name": "dut__dcache__write_count_0", "expr": "dut.dcache.write_count"},
  {"name": "dut__dcache___T_8_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 0, 0)"},
  {"name": "dut__dcache__is_write_0", "expr": "eq(dut.dcache.state, UInt<3>(\"h2\"))"},
  {"name": "dut__dcache___T_20_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 2, 2)"},
  {"name": "dut__dcache___is_alloc_T_0", "expr": "eq(dut.dcache.state, UInt<3>(\"h6\"))"},
  {"name": "dut__dcache__read_count_0", "expr": "dut.dcache.read_count"},
  {"name": "dut__dcache__io_cpu_resp_valid_0", "expr": "dut.dcache.io_cpu_resp_valid"},
  {"name": "dut__dcache___T_51_0", "expr": "eq(UInt<3>(\"h6\"), dut.dcache.state)"},
  {"name": "dut__dcache___T_4_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 1, 1)"},
  {"name": "dut__dcache___T_15_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 2, 2)"},
  {"name": "dut__dcache___T_40_0", "expr": "eq(UInt<3>(\"h3\"), dut.dcache.state)"},
  {"name": "dut__dcache__is_alloc_0", "expr": "and(eq(dut.dcache.state, UInt<3>(\"h6\")), and(and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid), dut.dcache.read_count))"},
  {"name": "dut__dcache__hit_0", "expr": "and(bits(dshr(dut.dcache.v, dut.dcache.idx_reg), 0, 0), eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12)))"},
  {"name": "dut__dcache___T_30_0", "expr": "and(dut.dcache.io_nasti_ar_ready, dut.dcache.io_nasti_ar_valid)"},
  {"name": "dut__dcache__is_read_0", "expr": "eq(dut.dcache.state, UInt<3>(\"h1\"))"},
  {"name": "dut__dcache___T_35_0", "expr": "or(or(and(dut.dcache._hit_T_1, dut.dcache._hit_T_2), dut.dcache.is_alloc_reg), dut.dcache.io_cpu_abort)"},
  {"name": "dut__dcache___T_10_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 2, 2)"},
  {"name": "dut__dcache___T_18_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 0, 0)"},
  {"name": "dut__dcache__io_cpu_req_valid_0", "expr": "dut.dcache.io_cpu_req_valid"},
  {"name": "dut__dcache___T_25_0", "expr": "eq(UInt<3>(\"h0\"), dut.dcache.state)"},
  {"name": "dut__dcache__is_alloc_reg_0", "expr": "dut.dcache.is_alloc_reg"},
  {"name": "dut__dcache___T_11_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 3, 3)"},
  {"name": "dut__dcache___T_0", "expr": "and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid)"},
  {"name": "dut__dcache___io_cpu_resp_valid_T_2_0", "expr": "orr(dut.dcache.cpu_mask)"},
  {"name": "dut__dcache___wen_T_2_0", "expr": "not(dut.dcache.io_cpu_abort)"},
  {"name": "dut__dcache__is_idle_0", "expr": "eq(dut.dcache.state, UInt<3>(\"h0\"))"},
  {"name": "dut__dcache___T_43_0", "expr": "eq(UInt<3>(\"h4\"), dut.dcache.state)"},
  {"name": "dut__dcache___T_13_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 0, 0)"},
  {"name": "dut__dcache__write_wrap_out_0", "expr": "and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count)"},
  {"name": "dut__dcache___T_3_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 3, 0), 0, 0)"},
  {"name": "dut__dcache__ren_reg_0", "expr": "dut.dcache.ren_reg"},
  {"name": "dut__dcache___T_19_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 15, 12), 1, 1)"},
  {"name": "dut__dcache___T_28_0", "expr": "eq(UInt<3>(\"h1\"), dut.dcache.state)"},
  {"name": "dut__dcache___T_9_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 7, 4), 1, 1)"},
  {"name": "dut__dcache___T_14_0", "expr": "bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>(\"h-1\")), 11, 8), 1, 1)"},
  {"name": "dut__dcache___T_47_0", "expr": "eq(UInt<3>(\"h5\"), dut.dcache.state)"},
  {"name": "dut__arb___T_2_0", "expr": "eq(UInt<3>(\"h0\"), dut.arb.state)"},
  {"name": "dut__arb___T_13_0", "expr": "eq(UInt<3>(\"h2\"), dut.arb.state)"},
  {"name": "dut__arb___T_24_0", "expr": "and(dut.arb.io_nasti_b_ready, dut.arb.io_nasti_b_valid)"},
  {"name": "dut__arb__io_dcache_ar_valid_0", "expr": "dut.arb.io_dcache_ar_valid"},
  {"name": "dut__arb___io_nasti_ar_valid_T_1_0", "expr": "not(dut.arb.io_nasti_aw_valid)"},
  {"name": "dut__arb___T_20_0", "expr": "and(and(dut.arb.io_dcache_w_ready, dut.arb.io_dcache_w_valid), dut.arb.io_dcache_w_bits_last)"},
  {"name": "dut__arb___T_8_0", "expr": "eq(UInt<3>(\"h1\"), dut.arb.state)"},
  {"name": "dut__arb___io_dcache_b_valid_T_0", "expr": "eq(dut.arb.state, UInt<3>(\"h4\"))"},
  {"name": "dut__arb___T_5_0", "expr": "and(dut.arb.io_icache_ar_ready, dut.arb.io_icache_ar_valid)"},
  {"name": "dut__arb___T_4_0", "expr": "and(dut.arb.io_dcache_ar_ready, dut.arb.io_dcache_ar_valid)"},
  {"name": "dut__arb___io_icache_ar_ready_T_0", "expr": "not(dut.arb.io_dcache_ar_valid)"},
  {"name": "dut__arb___T_10_0", "expr": "and(and(dut.arb.io_nasti_r_ready, dut.arb.io_nasti_r_valid), dut.arb.io_nasti_r_bits_last)"},
  {"name": "dut__arb___T_18_0", "expr": "eq(UInt<3>(\"h3\"), dut.arb.state)"},
  {"name": "dut__arb___io_nasti_aw_valid_T_0", "expr": "eq(dut.arb.state, UInt<3>(\"h0\"))"},
  {"name": "dut__arb___T_3_0", "expr": "and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid)"},
  {"name": "dut__arb___io_icache_r_valid_T_0", "expr": "eq(dut.arb.state, UInt<3>(\"h1\"))"},
  {"name": "dut__arb___io_dcache_r_valid_T_0", "expr": "eq(dut.arb.state, UInt<3>(\"h2\"))"},
  {"name": "dut__arb___T_23_0", "expr": "eq(UInt<3>(\"h4\"), dut.arb.state)"},
  {"name": "dut__arb___io_nasti_w_valid_T_0", "expr": "eq(dut.arb.state, UInt<3>(\"h3\"))"}
]
