// Seed: 1713604246
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2
);
  logic [-1  ==  1 'b0 : -1] id_4;
  ;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  logic [7:0] id_3;
  ;
  assign id_3[-1] = -1;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand module_2
);
  final $unsigned(81);
  ;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7
  );
endmodule
