Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: stupid.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stupid.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stupid"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : stupid
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/fifo_control_unit.vhd" in Library work.
Architecture behavioral of Entity fifo_control_unit is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/new_frame_buffer.vhd" in Library work.
Architecture behavioral of Entity new_frame_buffer is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/new_eof_buffer.vhd" in Library work.
Architecture behavioral of Entity new_eof_buffer is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MAC_source.vhd" in Library work.
Entity <mac_source> compiled.
Entity <mac_source> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/CU.vhd" in Library work.
Architecture behavioral of Entity cu is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_test3.vhf" in Library work.
Architecture behavioral of Entity mii_test3 is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" in Library work.
Architecture behavioral of Entity mii_schem is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" in Library work.
Entity <ethernetrx_muser_stupid> compiled.
Entity <ethernetrx_muser_stupid> (Architecture <behavioral>) compiled.
Entity <stupid> compiled.
Entity <stupid> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/ethernetRX.vhf" in Library work.
Architecture behavioral of Entity ethernetrx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <stupid> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ethernetRX_MUSER_stupid> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MAC_source> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fifo_control_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <new_frame_buffer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <new_eof_buffer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <stupid> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 268: Unconnected output port 'empty' of component 'ethernetRX_MUSER_stupid'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 268: Unconnected output port 'full' of component 'ethernetRX_MUSER_stupid'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 279: Unconnected output port 'source_MAC' of component 'MAC_source'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 296: Unconnected output port 'RotL' of component 'RotaryEnc'.
WARNING:Xst:2211 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 296: Instantiating black box module <RotaryEnc>.
Entity <stupid> analyzed. Unit <stupid> generated.

Analyzing Entity <ethernetRX_MUSER_stupid> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 137: Unconnected output port 'test' of component 'fifo_control_unit'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 164: Unconnected output port 'DOA' of component 'new_frame_buffer'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 164: Unconnected output port 'DOPB' of component 'new_frame_buffer'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf" line 182: Unconnected output port 'DOA' of component 'new_eof_buffer'.
Entity <ethernetRX_MUSER_stupid> analyzed. Unit <ethernetRX_MUSER_stupid> generated.

Analyzing Entity <fifo_control_unit> in library <work> (Architecture <behavioral>).
Entity <fifo_control_unit> analyzed. Unit <fifo_control_unit> generated.

Analyzing Entity <new_frame_buffer> in library <work> (Architecture <behavioral>).
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_A =  0" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "INIT_B =  000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "SRVAL_A =  0" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "SRVAL_B =  000" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAMB16_S4_S9_inst> in unit <new_frame_buffer>.
Entity <new_frame_buffer> analyzed. Unit <new_frame_buffer> generated.

Analyzing Entity <new_eof_buffer> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_A =  0" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "INIT_B =  0" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "SRVAL_A =  0" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "SRVAL_B =  0" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAMB16_S1_S2_inst> in unit <new_eof_buffer>.
Entity <new_eof_buffer> analyzed. Unit <new_eof_buffer> generated.

Analyzing Entity <MAC_source> in library <work> (Architecture <behavioral>).
Entity <MAC_source> analyzed. Unit <MAC_source> generated.

Analyzing Entity <CU> in library <work> (Architecture <behavioral>).
Entity <CU> analyzed. Unit <CU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MAC_source>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MAC_source.vhd".
    Found 11-bit up counter for signal <address_counter>.
    Found 48-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
Unit <MAC_source> synthesized.


Synthesizing Unit <CU>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/CU.vhd".
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <address_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <CU> synthesized.


Synthesizing Unit <fifo_control_unit>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/fifo_control_unit.vhd".
WARNING:Xst:1305 - Output <test> is never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <full_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doB_latched> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <weA>.
    Found 1-bit register for signal <full>.
    Found 11-bit comparator equal for signal <empty$cmp_eq0000> created at line 190.
    Found 2-bit register for signal <EOF_latched>.
    Found 1-bit register for signal <frame_started>.
    Found 11-bit comparator equal for signal <full$cmp_eq0000> created at line 177.
    Found 1-bit register for signal <read_add_simple>.
    Found 11-bit register for signal <read_address_counter>.
    Found 11-bit xor2 for signal <read_address_counter$xor0001> created at line 283.
    Found 11-bit register for signal <read_address_counter_minus_one>.
    Found 11-bit xor2 for signal <read_address_counter_minus_one$xor0001> created at line 350.
    Found 11-bit comparator not equal for signal <weA$cmp_ne0000> created at line 131.
    Found 1-bit register for signal <write_add_simple>.
    Found 12-bit register for signal <write_address_counter>.
    Found 12-bit xor2 for signal <write_address_counter$xor0001> created at line 241.
    Found 12-bit register for signal <write_address_counter_minus_one>.
    Found 12-bit xor2 for signal <write_address_counter_minus_one$xor0001> created at line 317.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <fifo_control_unit> synthesized.


Synthesizing Unit <new_frame_buffer>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/new_frame_buffer.vhd".
Unit <new_frame_buffer> synthesized.


Synthesizing Unit <new_eof_buffer>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/new_eof_buffer.vhd".
Unit <new_eof_buffer> synthesized.


Synthesizing Unit <ethernetRX_MUSER_stupid>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf".
WARNING:Xst:653 - Signal <XLXI_3_WEB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_SSRB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_SSRA_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_DIB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <XLXI_2_WEB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_SSRB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_SSRA_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_DIPB_openSignal<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_DIB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <ethernetRX_MUSER_stupid> synthesized.


Synthesizing Unit <stupid>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/stupid.vhf".
Unit <stupid> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 60
 1-bit register                                        : 55
 11-bit register                                       : 2
 12-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 3
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 1
# Xors                                                 : 4
 11-bit xor2                                           : 2
 12-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_3/state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 working  | 01
 finished | 10
----------------------
Reading core <RotaryEnc.ngc>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 103
 Flip-Flops                                            : 103
# Comparators                                          : 3
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 1
# Xors                                                 : 4
 11-bit xor2                                           : 2
 12-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stupid> ...

Optimizing unit <MAC_source> ...

Optimizing unit <fifo_control_unit> ...
WARNING:Xst:2677 - Node <XLXI_2/temp_9> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_39> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_8> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_38> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_7> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_37> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_6> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_36> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_5> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_35> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_4> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_29> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_3> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_28> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_34> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_2> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_27> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_33> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_1> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_26> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_32> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_0> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_25> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_31> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_19> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_24> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_30> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_23> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_17> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_18> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_16> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_21> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_22> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_20> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_14> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_15> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_13> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_12> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_11> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_2/temp_10> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/empty> of sequential type is unconnected in block <stupid>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/full> of sequential type is unconnected in block <stupid>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stupid, actual ratio is 1.
FlipFlop XLXI_1/XLXI_1/read_add_simple has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stupid.ngr
Top Level Output File Name         : stupid
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 198
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 10
#      LUT2                        : 18
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 41
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 63
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      MUXCY                       : 22
#      MUXF5                       : 3
#      VCC                         : 2
#      XORCY                       : 11
# FlipFlops/Latches                : 82
#      FD                          : 5
#      FDE                         : 51
#      FDR                         : 1
#      FDRE                        : 21
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB16_S1_S2                : 1
#      RAMB16_S4_S9                : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       86  out of   4656     1%  
 Number of Slice Flip Flops:             82  out of   9312     0%  
 Number of 4 input LUTs:                160  out of   9312     1%  
    Number used as logic:               158
    Number used as Shift registers:       2
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 59    |
RX_CLK                             | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.341ns (Maximum Frequency: 157.704MHz)
   Minimum input arrival time before clock: 4.403ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.208ns (frequency: 161.082MHz)
  Total number of paths / destination ports: 772 / 128
-------------------------------------------------------------------------
Delay:               6.208ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_1/read_address_counter_4 (FF)
  Destination:       XLXI_1/XLXI_1/read_address_counter_minus_one_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/XLXI_1/read_address_counter_4 to XLXI_1/XLXI_1/read_address_counter_minus_one_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   0.937  XLXI_1/XLXI_1/read_address_counter_4 (XLXI_1/XLXI_1/read_address_counter_4)
     LUT4:I3->O            1   0.704   0.000  XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2> (XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2> (XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3> (XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4> (XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.424  XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5> (XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>)
     LUT4:I3->O           24   0.704   1.252  XLXI_1/XLXI_1/read_address_counter_not00011 (XLXI_1/XLXI_1/read_address_counter_not0001)
     FDE:CE                    0.555          XLXI_1/XLXI_1/read_address_counter_0
    ----------------------------------------
    Total                      6.208ns (3.595ns logic, 2.613ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX_CLK'
  Clock period: 6.341ns (frequency: 157.704MHz)
  Total number of paths / destination ports: 872 / 79
-------------------------------------------------------------------------
Delay:               6.341ns (Levels of Logic = 8)
  Source:            XLXI_1/XLXI_1/write_address_counter_1 (FF)
  Destination:       XLXI_1/XLXI_1/write_address_counter_11 (FF)
  Source Clock:      RX_CLK rising
  Destination Clock: RX_CLK rising

  Data Path: XLXI_1/XLXI_1/write_address_counter_1 to XLXI_1/XLXI_1/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   0.886  XLXI_1/XLXI_1/write_address_counter_1 (XLXI_1/XLXI_1/write_address_counter_1)
     LUT4:I3->O            1   0.704   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_lut<0> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<0> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<1> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<2> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<3> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<4> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<4>)
     MUXCY:CI->O           2   0.459   0.482  XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<5> (XLXI_1/XLXI_1/Mcompar_full_cmp_eq0000_cy<5>)
     LUT4:I2->O           25   0.704   1.260  XLXI_1/XLXI_1/write_add_simple_not0002 (XLXI_1/XLXI_1/write_add_simple_not0002)
     FDE:CE                    0.555          XLXI_1/XLXI_1/write_add_simple
    ----------------------------------------
    Total                      6.341ns (3.713ns logic, 2.628ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       XLXI_2/address_counter_10 (FF)
  Destination Clock: clk rising

  Data Path: reset to XLXI_2/address_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.218   1.164  reset_IBUF (reset_IBUF)
     FDRE:R                    0.911          XLXI_2/temp_40
    ----------------------------------------
    Total                      3.293ns (2.129ns logic, 1.164ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_CLK'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.403ns (Levels of Logic = 2)
  Source:            RX_DV (PAD)
  Destination:       XLXI_1/XLXI_1/write_address_counter_11 (FF)
  Destination Clock: RX_CLK rising

  Data Path: RX_DV to XLXI_1/XLXI_1/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  RX_DV_IBUF (RX_DV_IBUF)
     LUT4:I1->O           25   0.704   1.260  XLXI_1/XLXI_1/write_add_simple_not0002 (XLXI_1/XLXI_1/write_add_simple_not0002)
     FDE:CE                    0.555          XLXI_1/XLXI_1/write_add_simple
    ----------------------------------------
    Total                      4.403ns (2.477ns logic, 1.926ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            XLXI_2/temp_47 (FF)
  Destination:       test<7> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_2/temp_47 to test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  XLXI_2/temp_47 (XLXI_2/temp_47)
     OBUF:I->O                 3.272          test_7_OBUF (test<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.84 secs
 
--> 

Total memory usage is 280624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    0 (   0 filtered)

