INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/DigitalDesign/vivado/salsa20/salsa20.sim/sim_1/synth/func/xsim/tb_Salsa20_ok_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Salsa20
INFO: [VRFC 10-311] analyzing module Salsa20ColumnRound
INFO: [VRFC 10-311] analyzing module Salsa20DoubleKeys
INFO: [VRFC 10-311] analyzing module Salsa20DoubleRound
INFO: [VRFC 10-311] analyzing module Salsa20Hash
INFO: [VRFC 10-311] analyzing module Salsa20Key
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_0
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_1
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_2
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_3
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_4
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_5
INFO: [VRFC 10-311] analyzing module Salsa20QuarterRound_6
INFO: [VRFC 10-311] analyzing module Salsa20RowRound
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/pkg_salsa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/tb_Salsa20_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Salsa20_ok
