verilog xil_defaultlib --include "../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_2/hdl/verilog" \
"../../../../FPGA_SDR_project.srcs/sources_1/ip/ila_2/sim/ila_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
