INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2 part2/lab2 part2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2 part2/lab2 part2.srcs/sources_1/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2 part2/lab2 part2.srcs/sim_1/new/adder_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit_tb
