{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Core(TM) Processor - V1.00",
    "DatePublished": "08/07/2023",
    "Version": "1.00",
    "Legend": ""
  },
  "Events": [
    {
      "EventCode": "0x00",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "INST_RETIRED.ANY",
      "BriefDescription": "Fixed Counter: Counts the number of instructions retired",
      "PublicDescription": "Fixed Counter: Counts the number of instructions retired",
      "Counter": "Fixed counter 0",
      "PEBScounters": "32",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.CORE",
      "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
      "PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
      "Counter": "Fixed counter 1",
      "PEBScounters": "33",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.REF_TSC",
      "BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
      "PublicDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
      "Counter": "Fixed counter 2",
      "PEBScounters": "34",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
      "PublicDescription": "Fixed Counter: Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.  Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the IQ. Also, includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
      "Counter": "36",
      "PEBScounters": "36",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x06",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of retirement slots not consumed due to front end stalls",
      "PublicDescription": "Fixed Counter: Counts the number of retirement slots not consumed due to front end stalls",
      "Counter": "37",
      "PEBScounters": "37",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x07",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_RETIRING.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of consumed retirement slots.  Similar to UOPS_RETIRED.ALL",
      "PublicDescription": "Fixed Counter: Counts the number of consumed retirement slots.  Similar to UOPS_RETIRED.ALL",
      "Counter": "38",
      "PEBScounters": "38",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.STORE_FORWARD",
      "BriefDescription": "Counts the number of occurrences a retired load gets blocked because its address partially overlaps with an older store (size mismatch) - unknown_sta/bad_forward",
      "PublicDescription": "Counts the number of occurrences a retired load gets blocked because its address partially overlaps with an older store (size mismatch) - unknown_sta/bad_forward",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0x08",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0x07",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.ALL",
      "BriefDescription": "Counts the number of L2 Cache Accesses Counts the total number of L2 Cache Accesses - sum of hits, misses, rejects  front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only, per core event",
      "PublicDescription": "Counts the number of L2 Cache Accesses Counts the total number of L2 Cache Accesses - sum of hits, misses, rejects  front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x2e",
      "UMask": "0x41",
      "UMaskExt": "0x00",
      "EventName": "LONGEST_LAT_CACHE.MISS",
      "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
      "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x2e",
      "UMask": "0x4f",
      "UMaskExt": "0x00",
      "EventName": "LONGEST_LAT_CACHE.REFERENCE",
      "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
      "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x3c",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.CORE_P",
      "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
      "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x3c",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.THREAD_P",
      "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
      "PublicDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x49",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x80",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "ICACHE.MISSES",
      "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
      "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x80",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "ICACHE.ACCESSES",
      "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
      "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0xa4",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.ALL",
      "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls",
      "PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "1"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
      "BriefDescription": "Counts cacheable demand data reads Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
      "PublicDescription": "Counts cacheable demand data reads Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x10001",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
      "BriefDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
      "PublicDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x10002",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.DRAM",
      "BriefDescription": "Counts cacheable demand data reads were supplied by DRAM.",
      "PublicDescription": "Counts cacheable demand data reads were supplied by DRAM.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x184000001",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
      "BriefDescription": "Counts cacheable demand data reads were not supplied by the L3 cache.",
      "PublicDescription": "Counts cacheable demand data reads were not supplied by the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x3FBFC00001",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_RFO.L3_MISS",
      "BriefDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO were not supplied by the L3 cache.",
      "PublicDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO were not supplied by the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x3FBFC00002",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc0",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "INST_RETIRED.ANY_P",
      "BriefDescription": "Counts the number of instructions retired",
      "PublicDescription": "Counts the number of instructions retired",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc4",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
      "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
      "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires.  All branch type instructions are accounted for.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
      "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
      "PublicDescription": "Counts the total number of mispredicted branch instructions retired.  All branch type instructions are accounted for.  Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP.    A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x8",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x40",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x200",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x4",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x20",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x100",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x800",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x10",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x80",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x400",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x06",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
      "BriefDescription": "Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
      "PublicDescription": "Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "2",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x81",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
      "BriefDescription": "Counts the number of load uops retired.",
      "PublicDescription": "Counts the number of load uops retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "1",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x82",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
      "BriefDescription": "Counts the number of store uops retired.",
      "PublicDescription": "Counts the number of store uops retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "200003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "PEBS": "1",
      "Data_LA": "1",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Speculative": "0"
    }
  ]
}