<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/Test_CPU.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/Test_CPU.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 26 14:03:41 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>103</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>97</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>55.720(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.720</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.347</td>
</tr>
<tr>
<td>2</td>
<td>24.993</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.074</td>
</tr>
<tr>
<td>3</td>
<td>25.080</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.987</td>
</tr>
<tr>
<td>4</td>
<td>25.317</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[4]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.750</td>
</tr>
<tr>
<td>5</td>
<td>25.398</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.669</td>
</tr>
<tr>
<td>6</td>
<td>25.465</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.602</td>
</tr>
<tr>
<td>7</td>
<td>25.478</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.589</td>
</tr>
<tr>
<td>8</td>
<td>25.510</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.557</td>
</tr>
<tr>
<td>9</td>
<td>25.527</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.540</td>
</tr>
<tr>
<td>10</td>
<td>25.736</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.331</td>
</tr>
<tr>
<td>11</td>
<td>25.736</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.331</td>
</tr>
<tr>
<td>12</td>
<td>25.762</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.305</td>
</tr>
<tr>
<td>13</td>
<td>25.959</td>
<td>cpu_instance/ir_addr[7]/Q</td>
<td>cpu_instance/rf_wdata[2][1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.108</td>
</tr>
<tr>
<td>14</td>
<td>25.967</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.100</td>
</tr>
<tr>
<td>15</td>
<td>25.971</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.096</td>
</tr>
<tr>
<td>16</td>
<td>26.016</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.051</td>
</tr>
<tr>
<td>17</td>
<td>26.195</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.872</td>
</tr>
<tr>
<td>18</td>
<td>26.230</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.837</td>
</tr>
<tr>
<td>19</td>
<td>26.236</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.831</td>
</tr>
<tr>
<td>20</td>
<td>26.284</td>
<td>cpu_instance/ir_addr[7]/Q</td>
<td>cpu_instance/rf_wdata[1][1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.783</td>
</tr>
<tr>
<td>21</td>
<td>26.444</td>
<td>cpu_instance/ir_addr[7]/Q</td>
<td>cpu_instance/rf_wdata[3][1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.623</td>
</tr>
<tr>
<td>22</td>
<td>26.479</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.588</td>
</tr>
<tr>
<td>23</td>
<td>26.561</td>
<td>cpu_instance/ir_addr_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[2]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.506</td>
</tr>
<tr>
<td>24</td>
<td>26.814</td>
<td>cpu_instance/ir_addr[1]/Q</td>
<td>cpu_instance/rf_wdata[1]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.253</td>
</tr>
<tr>
<td>25</td>
<td>26.962</td>
<td>cpu_instance/ir_addr[1]/Q</td>
<td>cpu_instance/rf_wdata[3]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.105</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>led_G_Z/Q</td>
<td>cpu_din_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.837</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/Q</td>
<td>cpu_instance/ir_addr_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>3</td>
<td>0.839</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/Q</td>
<td>cpu_instance/ir_addr[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.839</td>
</tr>
<tr>
<td>4</td>
<td>0.843</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/Q</td>
<td>cpu_instance/ir_addr[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>5</td>
<td>0.845</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/ir_addr_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.845</td>
</tr>
<tr>
<td>6</td>
<td>0.845</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/ir_addr_2_rep1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.845</td>
</tr>
<tr>
<td>7</td>
<td>0.854</td>
<td>cpu_instance/rf_wdata[0][1]/Q</td>
<td>cpu_instance/rf_wdata[0][1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>8</td>
<td>0.855</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>9</td>
<td>0.855</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>10</td>
<td>0.872</td>
<td>cpu_instance/rf_wdata[0][1]/Q</td>
<td>cpu_instance/ir_addr[1]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.872</td>
</tr>
<tr>
<td>11</td>
<td>0.907</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/Q</td>
<td>cpu_instance/ir_addr_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>12</td>
<td>0.907</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>13</td>
<td>1.073</td>
<td>cpu_instance/rf_wdata[3]_Z[6]/Q</td>
<td>cpu_instance/dout[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.073</td>
</tr>
<tr>
<td>14</td>
<td>1.089</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.089</td>
</tr>
<tr>
<td>15</td>
<td>1.090</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.090</td>
</tr>
<tr>
<td>16</td>
<td>1.090</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.090</td>
</tr>
<tr>
<td>17</td>
<td>1.093</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.093</td>
</tr>
<tr>
<td>18</td>
<td>1.119</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/Q</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>19</td>
<td>1.129</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/ir_addr_fast_Z[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>20</td>
<td>1.142</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/Q</td>
<td>cpu_instance/ir_addr_Z[4]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.142</td>
</tr>
<tr>
<td>21</td>
<td>1.187</td>
<td>cpu_instance/dout[7]/Q</td>
<td>led_R_Z/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>22</td>
<td>1.262</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/Q</td>
<td>cpu_instance/dout[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.262</td>
</tr>
<tr>
<td>23</td>
<td>1.297</td>
<td>led_B_Z/Q</td>
<td>cpu_din_Z[5]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.297</td>
</tr>
<tr>
<td>24</td>
<td>1.405</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/Q</td>
<td>cpu_instance/ir_addr[0]/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.405</td>
</tr>
<tr>
<td>25</td>
<td>1.422</td>
<td>cpu_instance/dout[6]/Q</td>
<td>led_G_Z/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.422</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_din_Z[5]</td>
</tr>
<tr>
<td>2</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_B_Z</td>
</tr>
<tr>
<td>3</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
<tr>
<td>4</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[3]_Z[5]</td>
</tr>
<tr>
<td>5</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/write</td>
</tr>
<tr>
<td>7</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr[6]</td>
</tr>
<tr>
<td>8</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/rf_wdata[1][1]</td>
</tr>
<tr>
<td>9</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td>10</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_instance/address[7]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_1_mb_N_10L21_0_cZ/I1</td>
</tr>
<tr>
<td>16.313</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_1_mb_N_10L21_0_cZ/F</td>
</tr>
<tr>
<td>17.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_1_mb[5]/I3</td>
</tr>
<tr>
<td>18.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_1_mb[5]/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5[5]/I3</td>
</tr>
<tr>
<td>20.240</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[5]/F</td>
</tr>
<tr>
<td>20.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>cpu_instance/rf_wdata[4]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.320, 47.962%; route: 8.569, 49.396%; tC2Q: 0.458, 2.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>cpu_instance/un285_rf_wdata_s_6_0/CIN</td>
</tr>
<tr>
<td>14.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_6_0/SUM</td>
</tr>
<tr>
<td>16.241</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4[6]/I1</td>
</tr>
<tr>
<td>17.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[6]/F</td>
</tr>
<tr>
<td>17.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26[6]/I0</td>
</tr>
<tr>
<td>17.489</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[6]/O</td>
</tr>
<tr>
<td>18.967</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.868, 42.728%; route: 8.748, 54.421%; tC2Q: 0.458, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/I1</td>
</tr>
<tr>
<td>15.978</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/F</td>
</tr>
<tr>
<td>17.617</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_7_rep1_0_cZ/I0</td>
</tr>
<tr>
<td>18.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_7_rep1_0_cZ/F</td>
</tr>
<tr>
<td>18.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_7_rep1/I0</td>
</tr>
<tr>
<td>18.865</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_7_rep1/O</td>
</tr>
<tr>
<td>18.880</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.431, 46.480%; route: 8.098, 50.653%; tC2Q: 0.458, 2.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/I1</td>
</tr>
<tr>
<td>15.978</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/F</td>
</tr>
<tr>
<td>17.447</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_0_cZ[7]/I0</td>
</tr>
<tr>
<td>18.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_0_cZ[7]/F</td>
</tr>
<tr>
<td>18.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[7]/I0</td>
</tr>
<tr>
<td>18.628</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[7]/O</td>
</tr>
<tr>
<td>18.643</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[4]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>cpu_instance/rf_wdata[4]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.364, 46.755%; route: 7.928, 50.335%; tC2Q: 0.458, 2.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/I1</td>
</tr>
<tr>
<td>16.313</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/F</td>
</tr>
<tr>
<td>17.463</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5dup_5_rep1/I1</td>
</tr>
<tr>
<td>18.562</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5dup_5_rep1/F</td>
</tr>
<tr>
<td>18.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.288, 46.513%; route: 7.922, 50.562%; tC2Q: 0.458, 2.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/I1</td>
</tr>
<tr>
<td>16.313</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/F</td>
</tr>
<tr>
<td>17.463</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5dup_5_rep2/I1</td>
</tr>
<tr>
<td>18.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5dup_5_rep2/F</td>
</tr>
<tr>
<td>18.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.221, 46.283%; route: 7.922, 50.779%; tC2Q: 0.458, 2.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>cpu_instance/un285_rf_wdata_s_6_0/CIN</td>
</tr>
<tr>
<td>14.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_6_0/SUM</td>
</tr>
<tr>
<td>16.241</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4[6]/I1</td>
</tr>
<tr>
<td>17.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[6]/F</td>
</tr>
<tr>
<td>17.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26[6]/I0</td>
</tr>
<tr>
<td>17.489</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[6]/O</td>
</tr>
<tr>
<td>18.482</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.868, 44.056%; route: 8.263, 53.004%; tC2Q: 0.458, 2.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.465</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/I1</td>
</tr>
<tr>
<td>14.015</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.578</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/SUM</td>
</tr>
<tr>
<td>15.382</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[4]/I3</td>
</tr>
<tr>
<td>16.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[4]/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[4]/I1</td>
</tr>
<tr>
<td>16.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[4]/O</td>
</tr>
<tr>
<td>18.450</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.346, 40.792%; route: 8.752, 56.261%; tC2Q: 0.458, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/I1</td>
</tr>
<tr>
<td>15.978</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_0_a0_cZ[7]/F</td>
</tr>
<tr>
<td>17.447</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_7_rep2_0_cZ/I0</td>
</tr>
<tr>
<td>18.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_7_rep2_0_cZ/F</td>
</tr>
<tr>
<td>18.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_7_rep2/I0</td>
</tr>
<tr>
<td>18.418</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_7_rep2/O</td>
</tr>
<tr>
<td>18.433</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.154, 46.035%; route: 7.928, 51.015%; tC2Q: 0.458, 2.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/I0</td>
</tr>
<tr>
<td>15.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/F</td>
</tr>
<tr>
<td>15.706</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[3]/I2</td>
</tr>
<tr>
<td>16.738</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[3]/F</td>
</tr>
<tr>
<td>18.224</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 45.255%; route: 7.934, 51.755%; tC2Q: 0.458, 2.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/I0</td>
</tr>
<tr>
<td>15.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/F</td>
</tr>
<tr>
<td>15.706</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[3]/I2</td>
</tr>
<tr>
<td>16.738</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[3]/F</td>
</tr>
<tr>
<td>18.224</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 45.255%; route: 7.934, 51.755%; tC2Q: 0.458, 2.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>cpu_instance/m3_0_0/I0</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/m3_0_0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/I0</td>
</tr>
<tr>
<td>15.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_N_2L1_cZ/F</td>
</tr>
<tr>
<td>15.706</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[3]/I2</td>
</tr>
<tr>
<td>16.738</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[3]/F</td>
</tr>
<tr>
<td>18.197</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 45.333%; route: 7.908, 51.672%; tC2Q: 0.458, 2.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2][1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[7]/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/I3</td>
</tr>
<tr>
<td>5.772</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/I0</td>
</tr>
<tr>
<td>5.921</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/O</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2/I0</td>
</tr>
<tr>
<td>6.084</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2/O</td>
</tr>
<tr>
<td>7.637</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>cpu_instance/OVER_0_1_cZ/I0</td>
</tr>
<tr>
<td>8.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_1_cZ/F</td>
</tr>
<tr>
<td>9.280</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/OVER_0_cZ/I1</td>
</tr>
<tr>
<td>10.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_cZ/F</td>
</tr>
<tr>
<td>11.247</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>cpu_instance/OVER/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER/F</td>
</tr>
<tr>
<td>13.991</td>
<td>1.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/I0</td>
</tr>
<tr>
<td>14.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/F</td>
</tr>
<tr>
<td>14.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[1]/I2</td>
</tr>
<tr>
<td>15.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[1]/F</td>
</tr>
<tr>
<td>15.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[1]/I1</td>
</tr>
<tr>
<td>15.871</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[1]/O</td>
</tr>
<tr>
<td>18.000</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2][1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>cpu_instance/rf_wdata[2][1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2][1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>cpu_instance/rf_wdata[2][1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.028, 39.900%; route: 8.621, 57.066%; tC2Q: 0.458, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>cpu_instance/un285_rf_wdata_s_6_0/CIN</td>
</tr>
<tr>
<td>14.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_6_0/SUM</td>
</tr>
<tr>
<td>16.241</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4[6]/I1</td>
</tr>
<tr>
<td>17.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[6]/F</td>
</tr>
<tr>
<td>17.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26[6]/I0</td>
</tr>
<tr>
<td>17.489</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[6]/O</td>
</tr>
<tr>
<td>17.993</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.868, 45.483%; route: 7.774, 51.482%; tC2Q: 0.458, 3.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>cpu_instance/un285_rf_wdata_s_6_0/CIN</td>
</tr>
<tr>
<td>14.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_s_6_0/SUM</td>
</tr>
<tr>
<td>16.241</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4[6]/I1</td>
</tr>
<tr>
<td>17.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4[6]/F</td>
</tr>
<tr>
<td>17.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26[6]/I0</td>
</tr>
<tr>
<td>17.489</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[6]/O</td>
</tr>
<tr>
<td>17.989</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.868, 45.496%; route: 7.769, 51.467%; tC2Q: 0.458, 3.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.465</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/I1</td>
</tr>
<tr>
<td>14.015</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.578</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/SUM</td>
</tr>
<tr>
<td>15.382</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[4]/I3</td>
</tr>
<tr>
<td>16.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[4]/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[4]/I1</td>
</tr>
<tr>
<td>16.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[4]/O</td>
</tr>
<tr>
<td>17.944</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.346, 42.163%; route: 8.247, 54.792%; tC2Q: 0.458, 3.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.300</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_3_0/I0</td>
</tr>
<tr>
<td>14.258</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>cpu_instance/un285_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_4_0/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>cpu_instance/un285_rf_wdata_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un285_rf_wdata_cry_5_0/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/I1</td>
</tr>
<tr>
<td>16.312</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_4_d_cZ[5]/F</td>
</tr>
<tr>
<td>16.733</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5dup_cZ[5]/I1</td>
</tr>
<tr>
<td>17.765</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5dup_cZ[5]/F</td>
</tr>
<tr>
<td>17.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.220, 48.546%; route: 7.194, 48.372%; tC2Q: 0.458, 3.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/I1</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/F</td>
</tr>
<tr>
<td>14.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/I2</td>
</tr>
<tr>
<td>15.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26[0]/I0</td>
</tr>
<tr>
<td>15.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[0]/F</td>
</tr>
<tr>
<td>17.730</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 46.761%; route: 7.441, 50.150%; tC2Q: 0.458, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/I1</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/F</td>
</tr>
<tr>
<td>14.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/I2</td>
</tr>
<tr>
<td>15.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26[0]/I0</td>
</tr>
<tr>
<td>15.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[0]/F</td>
</tr>
<tr>
<td>17.724</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 46.780%; route: 7.435, 50.129%; tC2Q: 0.458, 3.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1][1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[7]/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/I3</td>
</tr>
<tr>
<td>5.772</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/I0</td>
</tr>
<tr>
<td>5.921</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/O</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2/I0</td>
</tr>
<tr>
<td>6.084</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2/O</td>
</tr>
<tr>
<td>7.637</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>cpu_instance/OVER_0_1_cZ/I0</td>
</tr>
<tr>
<td>8.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_1_cZ/F</td>
</tr>
<tr>
<td>9.280</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/OVER_0_cZ/I1</td>
</tr>
<tr>
<td>10.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_cZ/F</td>
</tr>
<tr>
<td>11.247</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>cpu_instance/OVER/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER/F</td>
</tr>
<tr>
<td>13.991</td>
<td>1.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/I0</td>
</tr>
<tr>
<td>14.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/F</td>
</tr>
<tr>
<td>14.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[1]/I2</td>
</tr>
<tr>
<td>15.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[1]/F</td>
</tr>
<tr>
<td>15.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[1]/I1</td>
</tr>
<tr>
<td>15.871</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[1]/O</td>
</tr>
<tr>
<td>17.676</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1][1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>cpu_instance/rf_wdata[1][1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1][1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>cpu_instance/rf_wdata[1][1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.028, 40.776%; route: 8.297, 56.123%; tC2Q: 0.458, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3][1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[7]/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/I3</td>
</tr>
<tr>
<td>5.772</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_0_cZ/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/I0</td>
</tr>
<tr>
<td>5.921</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2_0_cZ/O</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>cpu_instance/iR/un1_address_1_i_0_o2/I0</td>
</tr>
<tr>
<td>6.084</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/un1_address_1_i_0_o2/O</td>
</tr>
<tr>
<td>7.637</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>cpu_instance/OVER_0_1_cZ/I0</td>
</tr>
<tr>
<td>8.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_1_cZ/F</td>
</tr>
<tr>
<td>9.280</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/OVER_0_cZ/I1</td>
</tr>
<tr>
<td>10.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER_0_cZ/F</td>
</tr>
<tr>
<td>11.247</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>cpu_instance/OVER/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/OVER/F</td>
</tr>
<tr>
<td>13.991</td>
<td>1.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/I0</td>
</tr>
<tr>
<td>14.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0_1_0_cZ[1]/F</td>
</tr>
<tr>
<td>14.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[1]/I2</td>
</tr>
<tr>
<td>15.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[1]/F</td>
</tr>
<tr>
<td>15.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[1]/I1</td>
</tr>
<tr>
<td>15.871</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[1]/O</td>
</tr>
<tr>
<td>17.516</td>
<td>1.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3][1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_instance/rf_wdata[3][1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3][1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_instance/rf_wdata[3][1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.028, 41.223%; route: 8.137, 55.643%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>13.465</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>cpu_instance/un230_rf_wdata_cry_3_0/I1</td>
</tr>
<tr>
<td>14.015</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_3_0/COUT</td>
</tr>
<tr>
<td>14.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>cpu_instance/un230_rf_wdata_cry_4_0/CIN</td>
</tr>
<tr>
<td>14.578</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un230_rf_wdata_cry_4_0/SUM</td>
</tr>
<tr>
<td>15.382</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>cpu_instance/rf_wdata[0]_31_0[4]/I3</td>
</tr>
<tr>
<td>16.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[0]_31_0[4]/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5[4]/I1</td>
</tr>
<tr>
<td>16.630</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[4]/O</td>
</tr>
<tr>
<td>17.481</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.346, 43.502%; route: 7.783, 53.356%; tC2Q: 0.458, 3.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cpu_instance/iR/N_20_i_i_o3_2/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_o3_2/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/iR/N_14_i_0_a2/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_14_i_0_a2/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>cpu_instance/un4_address_0_3_xx_mm[3]/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_0_3_xx_mm[3]/F</td>
</tr>
<tr>
<td>10.559</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>cpu_instance/un4_address_m_cZ[3]/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[3]/F</td>
</tr>
<tr>
<td>12.970</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/I1</td>
</tr>
<tr>
<td>14.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_3_cZ[0]/F</td>
</tr>
<tr>
<td>14.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/I2</td>
</tr>
<tr>
<td>15.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5_a0_cZ[0]/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>cpu_instance/rf_wdata[10]_26[0]/I0</td>
</tr>
<tr>
<td>15.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26[0]/F</td>
</tr>
<tr>
<td>17.399</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 47.828%; route: 7.110, 49.013%; tC2Q: 0.458, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>cpu_instance/ir_addr[1]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[1]/Q</td>
</tr>
<tr>
<td>4.521</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>cpu_instance/iR/N_20_i_i_0/I0</td>
</tr>
<tr>
<td>5.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_0/F</td>
</tr>
<tr>
<td>7.337</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_instance/iR/N_20_i_i/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>cpu_instance/un4_address_m_cZ[2]/I0</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[2]/F</td>
</tr>
<tr>
<td>10.324</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>m16_1_0_cZ/I0</td>
</tr>
<tr>
<td>11.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">m16_1_0_cZ/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>m16/I3</td>
</tr>
<tr>
<td>13.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">m16/F</td>
</tr>
<tr>
<td>14.576</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5[2]/I3</td>
</tr>
<tr>
<td>15.202</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[2]/F</td>
</tr>
<tr>
<td>17.146</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[1]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>cpu_instance/rf_wdata[1]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 34.898%; route: 8.820, 61.886%; tC2Q: 0.458, 3.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/ir_addr[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>cpu_instance/ir_addr[1]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[1]/Q</td>
</tr>
<tr>
<td>4.521</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>cpu_instance/iR/N_20_i_i_0/I0</td>
</tr>
<tr>
<td>5.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i_0/F</td>
</tr>
<tr>
<td>7.337</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_instance/iR/N_20_i_i/I0</td>
</tr>
<tr>
<td>8.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/iR/N_20_i_i/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>cpu_instance/un4_address_m_cZ[2]/I0</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un4_address_m_cZ[2]/F</td>
</tr>
<tr>
<td>10.324</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>m16_1_0_cZ/I0</td>
</tr>
<tr>
<td>11.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">m16_1_0_cZ/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>m16/I3</td>
</tr>
<tr>
<td>13.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">m16/F</td>
</tr>
<tr>
<td>14.576</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>cpu_instance/rf_wdata[10]_26_5[2]/I3</td>
</tr>
<tr>
<td>15.202</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_instance/rf_wdata[10]_26_5[2]/F</td>
</tr>
<tr>
<td>16.998</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_instance/rf_wdata[3]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 35.265%; route: 8.672, 61.486%; tC2Q: 0.458, 3.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_G_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>led_G_Z/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">led_G_Z/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">cpu_din_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cpu_din_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_din_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cpu_din_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>cpu_instance/ir_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>cpu_instance/ir_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>cpu_instance/ir_addr[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>cpu_instance/ir_addr[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.288%; tC2Q: 0.333, 39.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/Q</td>
</tr>
<tr>
<td>3.123</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.469%; tC2Q: 0.333, 39.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>3.124</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>cpu_instance/ir_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.530%; tC2Q: 0.333, 39.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_2_rep1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>3.124</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_2_rep1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/ir_addr_2_rep1/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_2_rep1</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>cpu_instance/ir_addr_2_rep1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.530%; tC2Q: 0.333, 39.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0][1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0][1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>cpu_instance/rf_wdata[0][1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0][1]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_1_0/I0</td>
</tr>
<tr>
<td>3.134</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0][1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>cpu_instance/rf_wdata[0][1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0][1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>cpu_instance/rf_wdata[0][1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[5]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_5_0/I0</td>
</tr>
<tr>
<td>3.135</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_s_7_0/I0</td>
</tr>
<tr>
<td>3.135</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_s_7_0/SUM</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0][1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>cpu_instance/rf_wdata[0][1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0][1]/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>cpu_instance/ir_addr[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>cpu_instance/ir_addr[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 61.768%; tC2Q: 0.333, 38.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[5]/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>cpu_instance/ir_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/ir_addr_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[3]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/dout[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cpu_instance/rf_wdata[3]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[3]_Z[6]/Q</td>
</tr>
<tr>
<td>2.879</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>cpu_instance/dout_2_6[6]/I2</td>
</tr>
<tr>
<td>3.251</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/dout_2_6[6]/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>cpu_instance/dout_2_7[6]/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.089</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/dout_2_7[6]/O</td>
</tr>
<tr>
<td>3.353</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>cpu_instance/dout[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/dout[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>cpu_instance/dout[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 42.971%; route: 0.278, 25.959%; tC2Q: 0.333, 31.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_0_0/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.471%; route: 0.239, 21.922%; tC2Q: 0.333, 30.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_3_0/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_3_0/SUM</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>cpu_instance/rf_wdata[0]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.420%; route: 0.240, 22.007%; tC2Q: 0.333, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[4]/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_4_0/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.420%; route: 0.240, 22.007%; tC2Q: 0.333, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_6_0/I0</td>
</tr>
<tr>
<td>3.373</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_6_0/SUM</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.317%; route: 0.242, 22.175%; tC2Q: 0.333, 30.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/Q</td>
</tr>
<tr>
<td>2.882</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/un1_rf_wdata[0]_cry_2_0/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_instance/un1_rf_wdata[0]_cry_2_0/SUM</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 46.210%; route: 0.268, 23.996%; tC2Q: 0.333, 29.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>3.409</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_fast_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>cpu_instance/ir_addr_fast_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 70.465%; tC2Q: 0.333, 29.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[4]/Q</td>
</tr>
<tr>
<td>3.422</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>cpu_instance/ir_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>cpu_instance/ir_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 70.824%; tC2Q: 0.333, 29.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/dout[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_R_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>cpu_instance/dout[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[7]/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB10[B]</td>
<td style=" font-weight:bold;">led_R_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB10[B]</td>
<td>led_R_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_R_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB10[B]</td>
<td>led_R_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[2]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/dout[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>cpu_instance/rf_wdata[2]_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[2]_Z[5]/Q</td>
</tr>
<tr>
<td>2.882</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>cpu_instance/dout_2_3[5]/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/dout_2_3[5]/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>cpu_instance/dout_2_7[5]/I0</td>
</tr>
<tr>
<td>3.536</td>
<td>0.098</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_instance/dout_2_7[5]/O</td>
</tr>
<tr>
<td>3.542</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>cpu_instance/dout[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/dout[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>cpu_instance/dout[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 51.819%; route: 0.275, 21.770%; tC2Q: 0.333, 26.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_B_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>led_B_Z/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">led_B_Z/Q</td>
</tr>
<tr>
<td>3.577</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">cpu_din_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>cpu_din_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_din_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>cpu_din_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 74.298%; tC2Q: 0.333, 25.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/rf_wdata[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_instance/ir_addr[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_instance/rf_wdata[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">cpu_instance/rf_wdata[0]_Z[0]/Q</td>
</tr>
<tr>
<td>3.685</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">cpu_instance/ir_addr[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_instance/ir_addr[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_instance/ir_addr[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_instance/ir_addr[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 76.276%; tC2Q: 0.333, 23.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_instance/dout[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_G_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>cpu_instance/dout[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">cpu_instance/dout[6]/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">led_G_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOR5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>led_G_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_G_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>led_G_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 76.555%; tC2Q: 0.333, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_din_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_din_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_din_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_B_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>led_B_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>led_B_Z/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr_fast_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr_fast_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr_fast_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[3]_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[3]_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[3]_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[1]_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[1]_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/write</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/write/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/write/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr[6]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/rf_wdata[1][1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/rf_wdata[1][1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/rf_wdata[1][1]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/ir_addr[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/ir_addr[7]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_instance/address[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_instance/address[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_instance/address[7]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>63</td>
<td>clk_c</td>
<td>23.720</td>
<td>1.958</td>
</tr>
<tr>
<td>24</td>
<td>un110_rf_wdata_3[0]</td>
<td>27.228</td>
<td>2.472</td>
</tr>
<tr>
<td>22</td>
<td>un110_rf_wdata_3[1]</td>
<td>26.525</td>
<td>3.264</td>
</tr>
<tr>
<td>21</td>
<td>cpu_instance.iR.N_4</td>
<td>27.385</td>
<td>2.296</td>
</tr>
<tr>
<td>18</td>
<td>cpu_instance.ir_addr[1]</td>
<td>25.375</td>
<td>2.030</td>
</tr>
<tr>
<td>17</td>
<td>N_36</td>
<td>24.912</td>
<td>2.358</td>
</tr>
<tr>
<td>16</td>
<td>cpu_instance.iR.N_20_i_i_o3_2</td>
<td>23.720</td>
<td>1.669</td>
</tr>
<tr>
<td>14</td>
<td>N_20_i_i_o3_1</td>
<td>23.948</td>
<td>1.343</td>
</tr>
<tr>
<td>14</td>
<td>arg1_i_i_a2[3]</td>
<td>33.356</td>
<td>2.350</td>
</tr>
<tr>
<td>13</td>
<td>N_24</td>
<td>26.052</td>
<td>1.811</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C14</td>
<td>0.611</td>
</tr>
<tr>
<td>R7C15</td>
<td>0.556</td>
</tr>
<tr>
<td>R7C16</td>
<td>0.556</td>
</tr>
<tr>
<td>R7C12</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C16</td>
<td>0.486</td>
</tr>
<tr>
<td>R7C13</td>
<td>0.486</td>
</tr>
<tr>
<td>R5C15</td>
<td>0.458</td>
</tr>
<tr>
<td>R7C11</td>
<td>0.458</td>
</tr>
<tr>
<td>R7C10</td>
<td>0.444</td>
</tr>
<tr>
<td>R5C14</td>
<td>0.444</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 41.667 -waveform {0 20.834} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
