scenario TrafficLight_0_BR3

load ./F:\Dati-Andrea\GitHub\RATE\Traffic_Light_Control_System\abstract_tests\Generator\..\..\ASM\TrafficLight_0\TrafficLight_0.asm

//// test name test@BR_r_Main_TBR_r_Standby_T22
//// generated for (test goal): BR_r_Main_TBR_r_Standby_T22: (statusC = STANDBY) and (transitionC = OPERATE_T)
check statusB = OFF;
check statusC = CONTR_OFF;
check statusA = OFF;
set transitionC := TURN_ON;
step
check statusB = ATTENTION;
check statusC = STANDBY;
check statusA = ATTENTION;
set transitionC := OPERATE_T;
step
check statusB = BLOCKED;
check statusC = OPERATE;
check statusA = BLOCKED;
set transitionC := OPERATE_T;
step
