# LOGIC PLAYGROUND

A collection of FPGA learning projects and reference implementations—VHDL RTL, Vivado IP–based designs, MicroBlaze/Zynq SoC examples, and DSP-on-FPGA exercises—organized for quick study and reuse.

## VHDL/RTL Design

1. [VHDL TEMPLATE & SYNTAX NOTES](p00_vhdl_template/README.md)
2. [VHDL Notes: Behaviors, Pitfalls, and Useful Tricks](p01_vhdl_tricks/README.md)
3. [BRAM USAGE — Single-Port Block RAM](p02_block_ram/README.md)
4. [N-Bit Adder with VIO (CMOD A7)](p03_adder_vio_ila/README.md)
5. [DEBOUNCER](p04_debouncer/README.md)
6. [PMODDA4 Driver (DAC AD5628)](p05_pmodda4_driver/README.md)
7. [PWM GENERATOR](p06_pwm_out/README.md)
8. [Edge Detection & D Flip-Flop Notes](p07_clock_and_edgedetect/README.md)
9. [Programming FPGA with Quad SPI Flash](p09_programming_fpga/README.md)
10. [UART Transmitter](p10_uart_tx/README.md)
11. [UART Receiver](p11_uart_rx/README.md)

## DSP

1. [Sine Wave Generation using Xilinx DDS Compiler](p08_sine_dds_block/README.md)

## Credits

This repository borrows ideas and references from vendor docs, textbooks, Youtube and community resources. Original sources are cited within each subproject.
