# Fuxi

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

## Implemented ISAs

* RV32I 2.1
* Zifencei extension 2.0
* Zicsr extension 2.0
* M extension 2.0
* A extension 2.0
* Machine-level ISA 1.11
* Supervisor-level ISA 1.11
* User-level ISA

## Getting Started

By issuing the following command lines, you can get generated verilog file in directory `verilog/build`:

```
$ git clone https://github.com/MaxXSoft/Fuxi
$ cd Fuxi
$ make
```

## Running Tests

> Under construction...

## Copyright and License

Copyright (C) 2010-2020 MaxXing. License GPLv3.
