<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line Coverage for Module : rx_enqueue</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_rx_enqueue" >rx_enqueue</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s7 cl rt"><a href="mod11_Line.html" > 76.09</a></td>
<td class="s4 cl rt"><a href="mod11_Cond.html" > 45.45</a></td>
<td class="s9 cl rt"><a href="mod11_Toggle.html" > 90.89</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod11_Branch.html" > 61.90</a></td>
<td class="s0 cl rt"><a href="mod11_Path.html" >  0.48</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/rx_enqueue.v" >/home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/rx_enqueue.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s7 cl rt"><a href="mod11_Line.html" > 76.09</a></td>
<td class="s4 cl rt"><a href="mod11_Cond.html" > 45.45</a></td>
<td class="s9 cl rt"><a href="mod11_Toggle.html" > 90.89</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod11_Branch.html" > 61.90</a></td>
<td class="s0 cl rt"><a href="mod11_Path.html" >  0.48</a></td>
<td><a href="mod11_15.html" >tb.dut.rx_eq0</a></td>
</tr></table></div>
<br clear=all>
<hr>
Line Coverage for Module : <a href="mod11.html" >rx_enqueue</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>297<td>226<td>76.09
<tr class="s8"><td class="lf">ALWAYS<td>176<td>69<td>59<td>85.51
<tr class="s10"><td class="lf">ALWAYS<td>371<td>6<td>6<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>389<td>9<td>9<td>100.00
<tr class="s4"><td class="lf">ALWAYS<td>413<td>115<td>57<td>49.57
<tr class="s10"><td class="lf">ALWAYS<td>682<td>9<td>9<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>711<td>13<td>10<td>76.92
<tr class="s10"><td class="lf">ROUTINE<td>40<td>35<td>35<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>40<td>35<td>35<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>43<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>54<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>65<td>2<td>2<td>100.00
</table>
<pre class="code"><br clear=all>
175                     
176        1/1              if (reset_xgmii_rx_n == 1'b0) begin
177                     
178        1/1                  xgmii_rxd_d1 &lt;= 32'b0;
179        1/1                  xgmii_rxc_d1 &lt;= 4'b0;
180                     
181        1/1                  xgxs_rxd_barrel &lt;= 64'b0;
182        1/1                  xgxs_rxc_barrel &lt;= 8'b0;
183                     
184        1/1                  xgxs_rxd_barrel_d1 &lt;= 64'b0;
185        1/1                  xgxs_rxc_barrel_d1 &lt;= 8'b0;
186                     
187        1/1                  barrel_shift &lt;= 1'b0;
188                     
189        1/1                  local_fault_msg_det &lt;= 2'b0;
190        1/1                  remote_fault_msg_det &lt;= 2'b0;
191                     
192        1/1                  crc32_d64 &lt;= 32'b0;
193        1/1                  crc32_d8 &lt;= 32'b0;
194        1/1                  crc_bytes &lt;= 4'b0;
195                     
196        1/1                  crc_shift_data &lt;= 64'b0;
197        1/1                  crc_done &lt;= 1'b0;
198        1/1                  crc_rx &lt;= 32'b0;
199                     
200        1/1                  pause_frame_hold &lt;= 1'b0;
201                     
202        1/1                  status_crc_error_tog &lt;= 1'b0;
203        1/1                  status_fragment_error_tog &lt;= 1'b0;
204        1/1                  status_rxdfifo_ovflow_tog &lt;= 1'b0;
205                     
206        1/1                  status_pause_frame_rx_tog &lt;= 1'b0;
207                     
208                         end
209                         else begin
210                     
211                             //---
212                             // Link status RC layer
213                             // Look for local/remote messages on lower 4 lanes and upper
214                             // 4 lanes. This is a 64-bit interface but look at each 32-bit
215                             // independantly.
216                             
217        1/1                  local_fault_msg_det[1] &lt;= (xgmii_rxd[63:32] ==
218                                                        {`LOCAL_FAULT, 8'h0, 8'h0, `SEQUENCE} &amp;&amp;
219                                                        xgmii_rxc[7:4] == 4'b0001);
220                     
221        1/1                  local_fault_msg_det[0] &lt;= (xgmii_rxd[31:0] ==
222                                                        {`LOCAL_FAULT, 8'h0, 8'h0, `SEQUENCE} &amp;&amp;
223                                                        xgmii_rxc[3:0] == 4'b0001);
224                     
225        1/1                  remote_fault_msg_det[1] &lt;= (xgmii_rxd[63:32] ==
226                                                         {`REMOTE_FAULT, 8'h0, 8'h0, `SEQUENCE} &amp;&amp;
227                                                         xgmii_rxc[7:4] == 4'b0001);
228                     
229        1/1                  remote_fault_msg_det[0] &lt;= (xgmii_rxd[31:0] ==
230                                                         {`REMOTE_FAULT, 8'h0, 8'h0, `SEQUENCE} &amp;&amp;
231                                                         xgmii_rxc[3:0] == 4'b0001);
232                     
233                     
234                             //---
235                             // Rotating barrel. This function allow us to always align the start of
236                             // a frame with LANE0. If frame starts in LANE4, it will be shifted 4 bytes
237                             // to LANE0, thus reducing the amount of logic needed at the next stage.
238                     
239        1/1                  xgmii_rxd_d1[63:32] &lt;= xgmii_rxd[63:32];
240        1/1                  xgmii_rxc_d1[7:4] &lt;= xgmii_rxc[7:4];
241                     
242        1/1                  if (xgmii_rxd[`LANE0] == `START &amp;&amp; xgmii_rxc[0]) begin
243                                 
244        1/1                      xgxs_rxd_barrel &lt;= xgmii_rxd;
245        1/1                      xgxs_rxc_barrel &lt;= xgmii_rxc;
246                     
247        1/1                      barrel_shift &lt;= 1'b0;
248                     
249                             end
250        1/1                  else if (xgmii_rxd[`LANE4] == `START &amp;&amp; xgmii_rxc[4]) begin
251                     
252        <font color = "red">0/1     ==>              xgxs_rxd_barrel &lt;= {xgmii_rxd[31:0], xgmii_rxd_d1[63:32]};</font>
253        <font color = "red">0/1     ==>              xgxs_rxc_barrel &lt;= {xgmii_rxc[3:0], xgmii_rxc_d1[7:4]};</font>
254                     
255        <font color = "red">0/1     ==>              barrel_shift &lt;= 1'b1;</font>
256                     
257                             end
258        1/1                  else if (barrel_shift) begin
259                     
260        <font color = "red">0/1     ==>              xgxs_rxd_barrel &lt;= {xgmii_rxd[31:0], xgmii_rxd_d1[63:32]};</font>
261        <font color = "red">0/1     ==>              xgxs_rxc_barrel &lt;= {xgmii_rxc[3:0], xgmii_rxc_d1[7:4]};</font>
262                     
263                             end
264                             else begin
265                     
266        1/1                      xgxs_rxd_barrel &lt;= xgmii_rxd;
267        1/1                      xgxs_rxc_barrel &lt;= xgmii_rxc;
268                     
269                             end
270                     
271        1/1                  xgxs_rxd_barrel_d1 &lt;= xgxs_rxd_barrel;
272        1/1                  xgxs_rxc_barrel_d1 &lt;= xgxs_rxc_barrel;
273                     
274                     
275                             //---
276                             // When final CRC calculation begins we capture info relevant to
277                             // current frame CRC claculation continues while next frame is
278                             // being received.
279                     
280        1/1                  if (crc_start_8b) begin
281                     
282        1/1                      pause_frame_hold &lt;= pause_frame;
283                     
284                             end
                        MISSING_ELSE
285                     
286                             //---
287                             // CRC Checking
288                     
289        1/1                  crc_rx &lt;= next_crc_rx;
290                     
291        1/1                  if (crc_clear) begin
292                     
293                                 // CRC is cleared at the beginning of the frame, calculate
294                                 // 64-bit at a time otherwise
295                     
296        1/1                      crc32_d64 &lt;= 32'hffffffff;
297                     
298                             end
299                             else begin
300                     
301        1/1                      crc32_d64 &lt;= nextCRC32_D64(reverse_64b(xgxs_rxd_barrel_d1), crc32_d64);
302                     
303                             end
304                     
305        1/1                  if (crc_bytes != 4'b0) begin
306                     
307                                 // When reaching the end of the frame we switch from 64-bit mode
308                                 // to 8-bit mode to accomodate odd number of bytes in the frame.
309                                 // crc_bytes indicated the number of remaining payload byte to
310                                 // compute CRC on. Calculate and decrement until it reaches 0.
311                     
312        1/1                      if (crc_bytes == 4'b1) begin
313        1/1                          crc_done &lt;= 1'b1;
314                                 end
                        MISSING_ELSE
315                     
316        1/1                      crc32_d8 &lt;= nextCRC32_D8(reverse_8b(crc_shift_data[7:0]), crc32_d8);
317        1/1                      crc_shift_data &lt;= {8'h00, crc_shift_data[63:8]};
318        1/1                      crc_bytes &lt;= crc_bytes - 4'b1;
319                     
320                             end
321        1/1                  else if (crc_bytes == 4'b0) begin
322                     
323                                 // Per Clause 46. Control code during data must be reported
324                                 // as a CRC error. Indicated here by coding_error. Corrupt CRC
325                                 // if coding error is detected.
326                             
327        1/1                      if (coding_error || next_coding_error) begin
328        <font color = "red">0/1     ==>                  crc32_d8 &lt;= ~crc32_d64;</font>
329                                 end
330                                 else begin
331        1/1                          crc32_d8 &lt;= crc32_d64;
332                                 end
333                     
334        1/1                      crc_done &lt;= 1'b0;
335                     
336        1/1                      crc_shift_data &lt;= xgxs_rxd_barrel_d1;
337        1/1                      crc_bytes &lt;= next_crc_bytes;
338                     
339                             end
                   <font color = "red">==>  MISSING_ELSE</font>
340                     
341                             //---
342                             // Error detection
343                     
344        1/1                  if (crc_done &amp;&amp; !crc_good) begin
345        <font color = "red">0/1     ==>              status_crc_error_tog &lt;= ~status_crc_error_tog;</font>
346                             end
                        MISSING_ELSE
347                     
348        1/1                  if (fragment_error) begin
349        <font color = "red">0/1     ==>              status_fragment_error_tog &lt;= ~status_fragment_error_tog;</font>
350                             end
                        MISSING_ELSE
351                     
352        1/1                  if (rxd_ovflow_error) begin
353        <font color = "red">0/1     ==>              status_rxdfifo_ovflow_tog &lt;= ~status_rxdfifo_ovflow_tog;</font>
354                             end
                        MISSING_ELSE
355                     
356                             //---
357                             // Frame receive indication
358                     
359        1/1                  if (good_pause_frame) begin
360        <font color = "red">0/1     ==>              status_pause_frame_rx_tog &lt;= ~status_pause_frame_rx_tog;</font>
361                             end
                        MISSING_ELSE
362                     
363                         end
364                     
365                     end
366                     
367                     
368                     always @(/*AS*/crc32_d8 or crc_done or crc_rx or pause_frame_hold) begin
369                     
370                     
371        1/1              crc_good = 1'b0;
372        1/1              good_pause_frame = 1'b0;
373                     
374        1/1              if (crc_done) begin
375                     
376                             // Check CRC. If this is a pause frame, report it to cpu.
377                     
378        1/1                  if (crc_rx == ~reverse_32b(crc32_d8)) begin
379        1/1                      crc_good = 1'b1;
380        1/1                      good_pause_frame = pause_frame_hold;
381                             end
                   <font color = "red">==>  MISSING_ELSE</font>
382                     
383                         end
                        MISSING_ELSE
384                     
385                     end
386                               
387                     always @(posedge clk_xgmii_rx or negedge reset_xgmii_rx_n) begin
388                     
389        1/1              if (reset_xgmii_rx_n == 1'b0) begin
390                     
391        1/1                  curr_state &lt;= SM_IDLE;
392        1/1                  curr_byte_cnt &lt;= 14'b0;
393        1/1                  coding_error &lt;= 1'b0;
394        1/1                  pause_frame &lt;= 1'b0;
395                     
396                         end
397                         else begin
398                     
399        1/1                  curr_state &lt;= next_state;
400        1/1                  curr_byte_cnt &lt;= next_byte_cnt;
401        1/1                  coding_error &lt;= next_coding_error;
402        1/1                  pause_frame &lt;= next_pause_frame;
403                     
404                         end
405                     
406                     end
407                     
408                     
409                     always @(/*AS*/coding_error or crc_rx or curr_byte_cnt or curr_state
410                              or pause_frame or xgxs_rxc_barrel or xgxs_rxc_barrel_d1
411                              or xgxs_rxd_barrel or xgxs_rxd_barrel_d1) begin
412                     
413        1/1              next_state = curr_state;
414                     
415        1/1              rxhfifo_wdata = xgxs_rxd_barrel_d1;
416        1/1              rxhfifo_wstatus = `RXSTATUS_NONE;
417        1/1              rxhfifo_wen = 1'b0;
418                     
419        1/1              addmask[0] = !(xgxs_rxd_barrel_d1[`LANE0] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[0]);
420        1/1              addmask[1] = !(xgxs_rxd_barrel_d1[`LANE1] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[1]);
421        1/1              addmask[2] = !(xgxs_rxd_barrel_d1[`LANE2] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[2]);
422        1/1              addmask[3] = !(xgxs_rxd_barrel_d1[`LANE3] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[3]);
423        1/1              addmask[4] = !(xgxs_rxd_barrel_d1[`LANE4] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[4]);
424        1/1              addmask[5] = !(xgxs_rxd_barrel_d1[`LANE5] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[5]);
425        1/1              addmask[6] = !(xgxs_rxd_barrel_d1[`LANE6] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[6]);
426        1/1              addmask[7] = !(xgxs_rxd_barrel_d1[`LANE7] == `TERMINATE &amp;&amp; xgxs_rxc_barrel_d1[7]);
427                     
428        1/1              datamask[0] = addmask[0];
429        1/1              datamask[1] = &amp;addmask[1:0];
430        1/1              datamask[2] = &amp;addmask[2:0];
431        1/1              datamask[3] = &amp;addmask[3:0];
432        1/1              datamask[4] = &amp;addmask[4:0];
433        1/1              datamask[5] = &amp;addmask[5:0];
434        1/1              datamask[6] = &amp;addmask[6:0];
435        1/1              datamask[7] = &amp;addmask[7:0];
436                     
437        1/1              next_crc_bytes = 4'b0;
438        1/1              next_crc_rx = crc_rx;
439        1/1              crc_start_8b = 1'b0;
440        1/1              crc_clear = 1'b0;
441                     
442        1/1              next_byte_cnt = curr_byte_cnt;
443                     
444        1/1              fragment_error = 1'b0;
445                     
446        1/1              next_coding_error = coding_error;
447        1/1              next_pause_frame = pause_frame;
448                     
449        1/1              case (curr_state)
450                     
451                             SM_IDLE:
452                               begin
453                     
454        1/1                        next_byte_cnt = 14'b0;
455        1/1                        crc_clear = 1'b1;
456        1/1                        next_coding_error = 1'b0;
457        1/1                        next_pause_frame = 1'b0;
458                      
459                     
460                                   // Detect the start of a frame
461                                   
462        1/1                        if (xgxs_rxd_barrel_d1[`LANE0] == `START &amp;&amp; xgxs_rxc_barrel_d1[0] &amp;&amp;
463                                       xgxs_rxd_barrel_d1[`LANE1] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[1] &amp;&amp;
464                                       xgxs_rxd_barrel_d1[`LANE2] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[2] &amp;&amp;
465                                       xgxs_rxd_barrel_d1[`LANE3] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[3] &amp;&amp;
466                                       xgxs_rxd_barrel_d1[`LANE4] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[4] &amp;&amp;
467                                       xgxs_rxd_barrel_d1[`LANE5] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[5] &amp;&amp;
468                                       xgxs_rxd_barrel_d1[`LANE6] == `PREAMBLE &amp;&amp; !xgxs_rxc_barrel_d1[6] &amp;&amp;
469                                       xgxs_rxd_barrel_d1[`LANE7] == `SFD &amp;&amp; !xgxs_rxc_barrel_d1[7]) begin
470                     
471        1/1                            next_state = SM_RX;
472                                   end
                        MISSING_ELSE
473                     
474                               end
475                     
476                             SM_RX:
477                               begin
478                     
479                                   // Pause frames are filtered
480                                   
481        1/1                        rxhfifo_wen = !pause_frame;
482                     
483                     
484        1/1                        if (xgxs_rxd_barrel_d1[`LANE0] == `START &amp;&amp; xgxs_rxc_barrel_d1[0] &amp;&amp;
485                                       xgxs_rxd_barrel_d1[`LANE7] == `SFD &amp;&amp; !xgxs_rxc_barrel_d1[7]) begin
486                     
487                                       // Fragment received, if we are still at SOP stage don't store
488                                       // the frame. If not, write a fake EOP and flag frame as bad.
489                     
490        <font color = "red">0/1     ==>                    next_byte_cnt = 14'b0;</font>
491        <font color = "red">0/1     ==>                    crc_clear = 1'b1;</font>
492        <font color = "red">0/1     ==>                    next_coding_error = 1'b0;</font>
493                     
494        <font color = "red">0/1     ==>                    fragment_error = 1'b1;</font>
495        <font color = "red">0/1     ==>                    rxhfifo_wstatus[`RXSTATUS_ERR] = 1'b1;</font>
496                     
497        <font color = "red">0/1     ==>                    if (curr_byte_cnt == 14'b0) begin</font>
498        <font color = "red">0/1     ==>                        rxhfifo_wen = 1'b0;</font>
499                                       end
500                                       else begin
501        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
502                                       end
503                     
504                                   end
505        1/1                        else if (curr_byte_cnt &gt; 14'd9900) begin
506                     
507                                       // Frame too long, TERMMINATE must have been corrupted.
508                                       // Abort transfer, write a fake EOP, report as fragment.
509                     
510        <font color = "red">0/1     ==>                    fragment_error = 1'b1;</font>
511        <font color = "red">0/1     ==>                    rxhfifo_wstatus[`RXSTATUS_ERR] = 1'b1;</font>
512                     
513        <font color = "red">0/1     ==>                    rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
514        <font color = "red">0/1     ==>                    next_state = SM_IDLE;</font>
515                     
516                                   end
517                                   else begin
518                     
519                                       // Pause frame receive, these frame will be filtered
520                     
521        1/1                            if (curr_byte_cnt == 14'd0 &amp;&amp;
522                                           xgxs_rxd_barrel_d1[47:0] == `PAUSE_FRAME) begin
523                     
524        <font color = "red">0/1     ==>                        rxhfifo_wen = 1'b0;</font>
525        <font color = "red">0/1     ==>                        next_pause_frame = 1'b1;</font>
526                                       end
                        MISSING_ELSE
527                     
528                     
529                                       // Control character during data phase, force CRC error
530                                       
531        1/1                            if (|(xgxs_rxc_barrel_d1 &amp; datamask)) begin
532                     
533        <font color = "red">0/1     ==>                        next_coding_error = 1'b1;</font>
534                                       end
                        MISSING_ELSE
535                     
536                     
537                                       // Write SOP to status bits during first byte
538                     
539        1/1                            if (curr_byte_cnt == 14'b0) begin
540        1/1                                rxhfifo_wstatus[`RXSTATUS_SOP] = 1'b1;
541                                       end
                        MISSING_ELSE
542                     
543                                       /* verilator lint_off WIDTH */
544        1/1                            next_byte_cnt = curr_byte_cnt +
545                                                       addmask[0] + addmask[1] + addmask[2] + addmask[3] +
546                                                       addmask[4] + addmask[5] + addmask[6] + addmask[7];
547                                       /* verilator lint_on WIDTH */
548                     
549                     
550                     
551                                       // We will not write to the fifo if all is left
552                                       // are four or less bytes of crc. We also strip off the
553                                       // crc, which requires looking one cycle ahead
554                                       // wstatus: 
555                                       //   [2:0] modulus of packet length
556                     
557                                       // Look one cycle ahead for TERMINATE in lanes 0 to 4
558                     
559        1/1                            if (xgxs_rxd_barrel[`LANE4] == `TERMINATE &amp;&amp; xgxs_rxc_barrel[4]) begin
560                      
561        1/1                                rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;
562        1/1                                rxhfifo_wstatus[2:0] = 3'd0;
563                     
564        1/1                                crc_start_8b = 1'b1;
565        1/1                                next_crc_bytes = 4'd8;
566        1/1                                next_crc_rx = xgxs_rxd_barrel[31:0];
567                     
568        1/1                                next_state = SM_IDLE;
569                     
570                                       end
                        MISSING_ELSE
571                     
572        1/1                            if (xgxs_rxd_barrel[`LANE3] == `TERMINATE &amp;&amp; xgxs_rxc_barrel[3]) begin
573                     
574        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
575        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd7;</font>
576                     
577        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
578        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd7;</font>
579        <font color = "red">0/1     ==>                        next_crc_rx = {xgxs_rxd_barrel[23:0], xgxs_rxd_barrel_d1[63:56]};</font>
580                                       
581        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
582                     
583                                       end
                        MISSING_ELSE
584                                   
585        1/1                            if (xgxs_rxd_barrel[`LANE2] == `TERMINATE &amp;&amp; xgxs_rxc_barrel[2]) begin
586                     
587        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
588        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd6;</font>
589                     
590        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
591        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd6;</font>
592        <font color = "red">0/1     ==>                        next_crc_rx = {xgxs_rxd_barrel[15:0], xgxs_rxd_barrel_d1[63:48]};</font>
593                     
594        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
595                     
596                                       end
                        MISSING_ELSE
597                     
598        1/1                            if (xgxs_rxd_barrel[`LANE1] == `TERMINATE &amp;&amp; xgxs_rxc_barrel[1]) begin
599                     
600        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
601        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd5;</font>
602                     
603        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
604        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd5;</font>
605        <font color = "red">0/1     ==>                        next_crc_rx = {xgxs_rxd_barrel[7:0], xgxs_rxd_barrel_d1[63:40]};</font>
606                     
607        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
608                     
609                                       end
                        MISSING_ELSE
610                                   
611        1/1                            if (xgxs_rxd_barrel[`LANE0] == `TERMINATE &amp;&amp; xgxs_rxc_barrel[0]) begin
612                     
613        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
614        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd4;</font>
615                     
616        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
617        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd4;</font>
618        <font color = "red">0/1     ==>                        next_crc_rx = xgxs_rxd_barrel_d1[63:32];</font>
619                     
620        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
621                     
622                                       end
                        MISSING_ELSE
623                     
624                                       // Look at current cycle for TERMINATE in lanes 5 to 7
625                     
626        1/1                            if (xgxs_rxd_barrel_d1[`LANE7] == `TERMINATE &amp;&amp;
627                                           xgxs_rxc_barrel_d1[7]) begin
628                     
629        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
630        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd3;</font>
631                     
632        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
633        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd3;</font>
634        <font color = "red">0/1     ==>                        next_crc_rx = xgxs_rxd_barrel_d1[55:24];</font>
635                     
636        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
637                     
638                                       end
                        MISSING_ELSE
639                                   
640        1/1                            if (xgxs_rxd_barrel_d1[`LANE6] == `TERMINATE &amp;&amp;
641                                           xgxs_rxc_barrel_d1[6]) begin
642                     
643        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
644        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd2;</font>
645                     
646        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
647        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd2;</font>
648        <font color = "red">0/1     ==>                        next_crc_rx = xgxs_rxd_barrel_d1[47:16];</font>
649                     
650        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
651                     
652                                       end
                        MISSING_ELSE
653                                   
654        1/1                            if (xgxs_rxd_barrel_d1[`LANE5] == `TERMINATE &amp;&amp;
655                                           xgxs_rxc_barrel_d1[5]) begin
656                     
657        <font color = "red">0/1     ==>                        rxhfifo_wstatus[`RXSTATUS_EOP] = 1'b1;</font>
658        <font color = "red">0/1     ==>                        rxhfifo_wstatus[2:0] = 3'd1;</font>
659                     
660        <font color = "red">0/1     ==>                        crc_start_8b = 1'b1;</font>
661        <font color = "red">0/1     ==>                        next_crc_bytes = 4'd1;</font>
662        <font color = "red">0/1     ==>                        next_crc_rx = xgxs_rxd_barrel_d1[39:8];</font>
663                     
664        <font color = "red">0/1     ==>                        next_state = SM_IDLE;</font>
665                     
666                                       end
                        MISSING_ELSE
667                                   end
668                               end
669                     
670                             default:
671                               begin
672        <font color = "red">0/1     ==>                next_state = SM_IDLE;</font>
673                               end
674                     
675                         endcase
676                     
677                     end
678                     
679                     
680                     always @(posedge clk_xgmii_rx or negedge reset_xgmii_rx_n) begin
681                     
682        1/1              if (reset_xgmii_rx_n == 1'b0) begin
683                     
684        1/1                  rxhfifo_ralmost_empty_d1 &lt;= 1'b1;
685                     
686        1/1                  drop_data &lt;= 1'b0;
687                     
688        1/1                  pkt_pending &lt;= 1'b0;
689                     
690        1/1                  rxhfifo_ren_d1 &lt;= 1'b0;
691                     
692                         end
693                         else begin
694                     
695        1/1                  rxhfifo_ralmost_empty_d1 &lt;= rxhfifo_ralmost_empty;
696                     
697        1/1                  drop_data &lt;= next_drop_data;
698                     
699        1/1                  pkt_pending &lt;= rxhfifo_ren;
700                     
701        1/1                  rxhfifo_ren_d1 &lt;= rxhfifo_ren;
702                     
703                         end
704                     
705                     end
706                     
707                     always @(/*AS*/crc_done or crc_good or drop_data or pkt_pending
708                              or rxdfifo_wfull or rxhfifo_ralmost_empty_d1 or rxhfifo_rdata
709                              or rxhfifo_ren_d1 or rxhfifo_rstatus) begin
710                     
711        1/1              rxd_ovflow_error = 1'b0;
712                     
713        1/1              rxdfifo_wdata = rxhfifo_rdata;
714        1/1              rxdfifo_wstatus = rxhfifo_rstatus;
715                     
716        1/1              next_drop_data = drop_data;
717                     
718                     
719                         // There must be at least 8 words in holding FIFO before we start reading.
720                         // This provides enough time for CRC calculation.
721                     
722        1/1              rxhfifo_ren = !rxhfifo_ralmost_empty_d1 ||
723                                       (pkt_pending &amp;&amp; !rxhfifo_rstatus[`RXSTATUS_EOP]);
724                         
725                     
726        1/1              if (rxhfifo_ren_d1 &amp;&amp; rxhfifo_rstatus[`RXSTATUS_SOP]) begin
727                     
728                             // Reset drop flag on SOP
729                             
730        1/1                  next_drop_data = 1'b0;
731                     
732                         end
                        MISSING_ELSE
733                     
734        1/1              if (rxhfifo_ren_d1 &amp;&amp; rxdfifo_wfull &amp;&amp; !next_drop_data) begin
735                     
736                             // FIFO overflow, abort transfer. The rest of the frame
737                             // will be dropped. Since we can't put an EOP indication
738                             // in a fifo already full, there will be no EOP and receive
739                             // side will need to sync on next SOP.
740                     
741        <font color = "red">0/1     ==>          rxd_ovflow_error = 1'b1;</font>
742        <font color = "red">0/1     ==>          next_drop_data = 1'b1;</font>
743                     
744                         end
                        MISSING_ELSE
745                     
746                     
747        1/1              rxdfifo_wen = rxhfifo_ren_d1 &amp;&amp; !next_drop_data;
748                     
749                     
750                     
751        1/1              if (crc_done &amp;&amp; !crc_good) begin
752                     
753                             // Flag packet with error when CRC error is detected
754                        
755        <font color = "red">0/1     ==>          rxdfifo_wstatus[`RXSTATUS_ERR] = 1'b1;</font>
756                     
757                         end
                        MISSING_ELSE
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/CRC32_D64.v
40         1/1              D = Data;
41         1/1              C = CRC;
42                      
43         1/1              NewCRC[0] = D[63] ^ D[61] ^ D[60] ^ D[58] ^ D[55] ^ D[54] ^ D[53] ^ 
44                                      D[50] ^ D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[37] ^ D[34] ^ 
45                                      D[32] ^ D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[26] ^ D[25] ^ 
46                                      D[24] ^ D[16] ^ D[12] ^ D[10] ^ D[9] ^ D[6] ^ D[0] ^ 
47                                      C[0] ^ C[2] ^ C[5] ^ C[12] ^ C[13] ^ C[15] ^ C[16] ^ 
48                                      C[18] ^ C[21] ^ C[22] ^ C[23] ^ C[26] ^ C[28] ^ C[29] ^ 
49                                      C[31];
50         1/1              NewCRC[1] = D[63] ^ D[62] ^ D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[53] ^ 
51                                      D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^ D[44] ^ D[38] ^ 
52                                      D[37] ^ D[35] ^ D[34] ^ D[33] ^ D[28] ^ D[27] ^ D[24] ^ 
53                                      D[17] ^ D[16] ^ D[13] ^ D[12] ^ D[11] ^ D[9] ^ D[7] ^ 
54                                      D[6] ^ D[1] ^ D[0] ^ C[1] ^ C[2] ^ C[3] ^ C[5] ^ C[6] ^ 
55                                      C[12] ^ C[14] ^ C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[21] ^ 
56                                      C[24] ^ C[26] ^ C[27] ^ C[28] ^ C[30] ^ C[31];
57         1/1              NewCRC[2] = D[59] ^ D[58] ^ D[57] ^ D[55] ^ D[53] ^ D[52] ^ D[51] ^ 
58                                      D[44] ^ D[39] ^ D[38] ^ D[37] ^ D[36] ^ D[35] ^ D[32] ^ 
59                                      D[31] ^ D[30] ^ D[26] ^ D[24] ^ D[18] ^ D[17] ^ D[16] ^ 
60                                      D[14] ^ D[13] ^ D[9] ^ D[8] ^ D[7] ^ D[6] ^ D[2] ^ 
61                                      D[1] ^ D[0] ^ C[0] ^ C[3] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ 
62                                      C[12] ^ C[19] ^ C[20] ^ C[21] ^ C[23] ^ C[25] ^ C[26] ^ 
63                                      C[27];
64         1/1              NewCRC[3] = D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[54] ^ D[53] ^ D[52] ^ 
65                                      D[45] ^ D[40] ^ D[39] ^ D[38] ^ D[37] ^ D[36] ^ D[33] ^ 
66                                      D[32] ^ D[31] ^ D[27] ^ D[25] ^ D[19] ^ D[18] ^ D[17] ^ 
67                                      D[15] ^ D[14] ^ D[10] ^ D[9] ^ D[8] ^ D[7] ^ D[3] ^ 
68                                      D[2] ^ D[1] ^ C[0] ^ C[1] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ 
69                                      C[8] ^ C[13] ^ C[20] ^ C[21] ^ C[22] ^ C[24] ^ C[26] ^ 
70                                      C[27] ^ C[28];
71         1/1              NewCRC[4] = D[63] ^ D[59] ^ D[58] ^ D[57] ^ D[50] ^ D[48] ^ D[47] ^ 
72                                      D[46] ^ D[45] ^ D[44] ^ D[41] ^ D[40] ^ D[39] ^ D[38] ^ 
73                                      D[33] ^ D[31] ^ D[30] ^ D[29] ^ D[25] ^ D[24] ^ D[20] ^ 
74                                      D[19] ^ D[18] ^ D[15] ^ D[12] ^ D[11] ^ D[8] ^ D[6] ^ 
75                                      D[4] ^ D[3] ^ D[2] ^ D[0] ^ C[1] ^ C[6] ^ C[7] ^ C[8] ^ 
76                                      C[9] ^ C[12] ^ C[13] ^ C[14] ^ C[15] ^ C[16] ^ C[18] ^ 
77                                      C[25] ^ C[26] ^ C[27] ^ C[31];
78         1/1              NewCRC[5] = D[63] ^ D[61] ^ D[59] ^ D[55] ^ D[54] ^ D[53] ^ D[51] ^ 
79                                      D[50] ^ D[49] ^ D[46] ^ D[44] ^ D[42] ^ D[41] ^ D[40] ^ 
80                                      D[39] ^ D[37] ^ D[29] ^ D[28] ^ D[24] ^ D[21] ^ D[20] ^ 
81                                      D[19] ^ D[13] ^ D[10] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ 
82                                      D[3] ^ D[1] ^ D[0] ^ C[5] ^ C[7] ^ C[8] ^ C[9] ^ C[10] ^ 
83                                      C[12] ^ C[14] ^ C[17] ^ C[18] ^ C[19] ^ C[21] ^ C[22] ^ 
84                                      C[23] ^ C[27] ^ C[29] ^ C[31];
85         1/1              NewCRC[6] = D[62] ^ D[60] ^ D[56] ^ D[55] ^ D[54] ^ D[52] ^ D[51] ^ 
86                                      D[50] ^ D[47] ^ D[45] ^ D[43] ^ D[42] ^ D[41] ^ D[40] ^ 
87                                      D[38] ^ D[30] ^ D[29] ^ D[25] ^ D[22] ^ D[21] ^ D[20] ^ 
88                                      D[14] ^ D[11] ^ D[8] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ 
89                                      D[2] ^ D[1] ^ C[6] ^ C[8] ^ C[9] ^ C[10] ^ C[11] ^ 
90                                      C[13] ^ C[15] ^ C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[23] ^ 
91                                      C[24] ^ C[28] ^ C[30];
92         1/1              NewCRC[7] = D[60] ^ D[58] ^ D[57] ^ D[56] ^ D[54] ^ D[52] ^ D[51] ^ 
93                                      D[50] ^ D[47] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[41] ^ 
94                                      D[39] ^ D[37] ^ D[34] ^ D[32] ^ D[29] ^ D[28] ^ D[25] ^ 
95                                      D[24] ^ D[23] ^ D[22] ^ D[21] ^ D[16] ^ D[15] ^ D[10] ^ 
96                                      D[8] ^ D[7] ^ D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[0] ^ C[2] ^ 
97                                      C[5] ^ C[7] ^ C[9] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ 
98                                      C[15] ^ C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[24] ^ C[25] ^ 
99                                      C[26] ^ C[28];
100        1/1              NewCRC[8] = D[63] ^ D[60] ^ D[59] ^ D[57] ^ D[54] ^ D[52] ^ D[51] ^ 
101                                     D[50] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[40] ^ D[38] ^ 
102                                     D[37] ^ D[35] ^ D[34] ^ D[33] ^ D[32] ^ D[31] ^ D[28] ^ 
103                                     D[23] ^ D[22] ^ D[17] ^ D[12] ^ D[11] ^ D[10] ^ D[8] ^ 
104                                     D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[0] ^ C[1] ^ C[2] ^ C[3] ^ 
105                                     C[5] ^ C[6] ^ C[8] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ 
106                                     C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[25] ^ C[27] ^ C[28] ^ 
107                                     C[31];
108        1/1              NewCRC[9] = D[61] ^ D[60] ^ D[58] ^ D[55] ^ D[53] ^ D[52] ^ D[51] ^ 
109                                     D[47] ^ D[46] ^ D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[38] ^ 
110                                     D[36] ^ D[35] ^ D[34] ^ D[33] ^ D[32] ^ D[29] ^ D[24] ^ 
111                                     D[23] ^ D[18] ^ D[13] ^ D[12] ^ D[11] ^ D[9] ^ D[5] ^ 
112                                     D[4] ^ D[2] ^ D[1] ^ C[0] ^ C[1] ^ C[2] ^ C[3] ^ C[4] ^ 
113                                     C[6] ^ C[7] ^ C[9] ^ C[11] ^ C[12] ^ C[14] ^ C[15] ^ 
114                                     C[19] ^ C[20] ^ C[21] ^ C[23] ^ C[26] ^ C[28] ^ C[29];
115        1/1              NewCRC[10] = D[63] ^ D[62] ^ D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[55] ^ 
116                                      D[52] ^ D[50] ^ D[42] ^ D[40] ^ D[39] ^ D[36] ^ D[35] ^ 
117                                      D[33] ^ D[32] ^ D[31] ^ D[29] ^ D[28] ^ D[26] ^ D[19] ^ 
118                                      D[16] ^ D[14] ^ D[13] ^ D[9] ^ D[5] ^ D[3] ^ D[2] ^ 
119                                      D[0] ^ C[0] ^ C[1] ^ C[3] ^ C[4] ^ C[7] ^ C[8] ^ C[10] ^ 
120                                      C[18] ^ C[20] ^ C[23] ^ C[24] ^ C[26] ^ C[27] ^ C[28] ^ 
121                                      C[30] ^ C[31];
122        1/1              NewCRC[11] = D[59] ^ D[58] ^ D[57] ^ D[56] ^ D[55] ^ D[54] ^ D[51] ^ 
123                                      D[50] ^ D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[43] ^ D[41] ^ 
124                                      D[40] ^ D[36] ^ D[33] ^ D[31] ^ D[28] ^ D[27] ^ D[26] ^ 
125                                      D[25] ^ D[24] ^ D[20] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ 
126                                      D[12] ^ D[9] ^ D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[1] ^ C[4] ^ 
127                                      C[8] ^ C[9] ^ C[11] ^ C[12] ^ C[13] ^ C[15] ^ C[16] ^ 
128                                      C[18] ^ C[19] ^ C[22] ^ C[23] ^ C[24] ^ C[25] ^ C[26] ^ 
129                                      C[27];
130        1/1              NewCRC[12] = D[63] ^ D[61] ^ D[59] ^ D[57] ^ D[56] ^ D[54] ^ D[53] ^ 
131                                      D[52] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^ D[42] ^ 
132                                      D[41] ^ D[31] ^ D[30] ^ D[27] ^ D[24] ^ D[21] ^ D[18] ^ 
133                                      D[17] ^ D[15] ^ D[13] ^ D[12] ^ D[9] ^ D[6] ^ D[5] ^ 
134                                      D[4] ^ D[2] ^ D[1] ^ D[0] ^ C[9] ^ C[10] ^ C[14] ^ 
135                                      C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ 
136                                      C[24] ^ C[25] ^ C[27] ^ C[29] ^ C[31];
137        1/1              NewCRC[13] = D[62] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[54] ^ D[53] ^ 
138                                      D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[43] ^ D[42] ^ 
139                                      D[32] ^ D[31] ^ D[28] ^ D[25] ^ D[22] ^ D[19] ^ D[18] ^ 
140                                      D[16] ^ D[14] ^ D[13] ^ D[10] ^ D[7] ^ D[6] ^ D[5] ^ 
141                                      D[3] ^ D[2] ^ D[1] ^ C[0] ^ C[10] ^ C[11] ^ C[15] ^ 
142                                      C[16] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ 
143                                      C[25] ^ C[26] ^ C[28] ^ C[30];
144        1/1              NewCRC[14] = D[63] ^ D[61] ^ D[59] ^ D[58] ^ D[56] ^ D[55] ^ D[54] ^ 
145                                      D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[44] ^ D[43] ^ 
146                                      D[33] ^ D[32] ^ D[29] ^ D[26] ^ D[23] ^ D[20] ^ D[19] ^ 
147                                      D[17] ^ D[15] ^ D[14] ^ D[11] ^ D[8] ^ D[7] ^ D[6] ^ 
148                                      D[4] ^ D[3] ^ D[2] ^ C[0] ^ C[1] ^ C[11] ^ C[12] ^ 
149                                      C[16] ^ C[17] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ 
150                                      C[24] ^ C[26] ^ C[27] ^ C[29] ^ C[31];
151        1/1              NewCRC[15] = D[62] ^ D[60] ^ D[59] ^ D[57] ^ D[56] ^ D[55] ^ D[54] ^ 
152                                      D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[45] ^ D[44] ^ D[34] ^ 
153                                      D[33] ^ D[30] ^ D[27] ^ D[24] ^ D[21] ^ D[20] ^ D[18] ^ 
154                                      D[16] ^ D[15] ^ D[12] ^ D[9] ^ D[8] ^ D[7] ^ D[5] ^ 
155                                      D[4] ^ D[3] ^ C[1] ^ C[2] ^ C[12] ^ C[13] ^ C[17] ^ 
156                                      C[18] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ C[24] ^ C[25] ^ 
157                                      C[27] ^ C[28] ^ C[30];
158        1/1              NewCRC[16] = D[57] ^ D[56] ^ D[51] ^ D[48] ^ D[47] ^ D[46] ^ D[44] ^ 
159                                      D[37] ^ D[35] ^ D[32] ^ D[30] ^ D[29] ^ D[26] ^ D[24] ^ 
160                                      D[22] ^ D[21] ^ D[19] ^ D[17] ^ D[13] ^ D[12] ^ D[8] ^ 
161                                      D[5] ^ D[4] ^ D[0] ^ C[0] ^ C[3] ^ C[5] ^ C[12] ^ C[14] ^ 
162                                      C[15] ^ C[16] ^ C[19] ^ C[24] ^ C[25];
163        1/1              NewCRC[17] = D[58] ^ D[57] ^ D[52] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^ 
164                                      D[38] ^ D[36] ^ D[33] ^ D[31] ^ D[30] ^ D[27] ^ D[25] ^ 
165                                      D[23] ^ D[22] ^ D[20] ^ D[18] ^ D[14] ^ D[13] ^ D[9] ^ 
166                                      D[6] ^ D[5] ^ D[1] ^ C[1] ^ C[4] ^ C[6] ^ C[13] ^ C[15] ^ 
167                                      C[16] ^ C[17] ^ C[20] ^ C[25] ^ C[26];
168        1/1              NewCRC[18] = D[59] ^ D[58] ^ D[53] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^ 
169                                      D[39] ^ D[37] ^ D[34] ^ D[32] ^ D[31] ^ D[28] ^ D[26] ^ 
170                                      D[24] ^ D[23] ^ D[21] ^ D[19] ^ D[15] ^ D[14] ^ D[10] ^ 
171                                      D[7] ^ D[6] ^ D[2] ^ C[0] ^ C[2] ^ C[5] ^ C[7] ^ C[14] ^ 
172                                      C[16] ^ C[17] ^ C[18] ^ C[21] ^ C[26] ^ C[27];
173        1/1              NewCRC[19] = D[60] ^ D[59] ^ D[54] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ 
174                                      D[40] ^ D[38] ^ D[35] ^ D[33] ^ D[32] ^ D[29] ^ D[27] ^ 
175                                      D[25] ^ D[24] ^ D[22] ^ D[20] ^ D[16] ^ D[15] ^ D[11] ^ 
176                                      D[8] ^ D[7] ^ D[3] ^ C[0] ^ C[1] ^ C[3] ^ C[6] ^ C[8] ^ 
177                                      C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[22] ^ C[27] ^ C[28];
178        1/1              NewCRC[20] = D[61] ^ D[60] ^ D[55] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ 
179                                      D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[33] ^ D[30] ^ D[28] ^ 
180                                      D[26] ^ D[25] ^ D[23] ^ D[21] ^ D[17] ^ D[16] ^ D[12] ^ 
181                                      D[9] ^ D[8] ^ D[4] ^ C[1] ^ C[2] ^ C[4] ^ C[7] ^ C[9] ^ 
182                                      C[16] ^ C[18] ^ C[19] ^ C[20] ^ C[23] ^ C[28] ^ C[29];
183        1/1              NewCRC[21] = D[62] ^ D[61] ^ D[56] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ 
184                                      D[42] ^ D[40] ^ D[37] ^ D[35] ^ D[34] ^ D[31] ^ D[29] ^ 
185                                      D[27] ^ D[26] ^ D[24] ^ D[22] ^ D[18] ^ D[17] ^ D[13] ^ 
186                                      D[10] ^ D[9] ^ D[5] ^ C[2] ^ C[3] ^ C[5] ^ C[8] ^ C[10] ^ 
187                                      C[17] ^ C[19] ^ C[20] ^ C[21] ^ C[24] ^ C[29] ^ C[30];
188        1/1              NewCRC[22] = D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[52] ^ 
189                                      D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[43] ^ D[41] ^ D[38] ^ 
190                                      D[37] ^ D[36] ^ D[35] ^ D[34] ^ D[31] ^ D[29] ^ D[27] ^ 
191                                      D[26] ^ D[24] ^ D[23] ^ D[19] ^ D[18] ^ D[16] ^ D[14] ^ 
192                                      D[12] ^ D[11] ^ D[9] ^ D[0] ^ C[2] ^ C[3] ^ C[4] ^ 
193                                      C[5] ^ C[6] ^ C[9] ^ C[11] ^ C[12] ^ C[13] ^ C[15] ^ 
194                                      C[16] ^ C[20] ^ C[23] ^ C[25] ^ C[26] ^ C[28] ^ C[29] ^ 
195                                      C[30];
196        1/1              NewCRC[23] = D[62] ^ D[60] ^ D[59] ^ D[56] ^ D[55] ^ D[54] ^ D[50] ^ 
197                                      D[49] ^ D[47] ^ D[46] ^ D[42] ^ D[39] ^ D[38] ^ D[36] ^ 
198                                      D[35] ^ D[34] ^ D[31] ^ D[29] ^ D[27] ^ D[26] ^ D[20] ^ 
199                                      D[19] ^ D[17] ^ D[16] ^ D[15] ^ D[13] ^ D[9] ^ D[6] ^ 
200                                      D[1] ^ D[0] ^ C[2] ^ C[3] ^ C[4] ^ C[6] ^ C[7] ^ C[10] ^ 
201                                      C[14] ^ C[15] ^ C[17] ^ C[18] ^ C[22] ^ C[23] ^ C[24] ^ 
202                                      C[27] ^ C[28] ^ C[30];
203        1/1              NewCRC[24] = D[63] ^ D[61] ^ D[60] ^ D[57] ^ D[56] ^ D[55] ^ D[51] ^ 
204                                      D[50] ^ D[48] ^ D[47] ^ D[43] ^ D[40] ^ D[39] ^ D[37] ^ 
205                                      D[36] ^ D[35] ^ D[32] ^ D[30] ^ D[28] ^ D[27] ^ D[21] ^ 
206                                      D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[14] ^ D[10] ^ D[7] ^ 
207                                      D[2] ^ D[1] ^ C[0] ^ C[3] ^ C[4] ^ C[5] ^ C[7] ^ C[8] ^ 
208                                      C[11] ^ C[15] ^ C[16] ^ C[18] ^ C[19] ^ C[23] ^ C[24] ^ 
209                                      C[25] ^ C[28] ^ C[29] ^ C[31];
210        1/1              NewCRC[25] = D[62] ^ D[61] ^ D[58] ^ D[57] ^ D[56] ^ D[52] ^ D[51] ^ 
211                                      D[49] ^ D[48] ^ D[44] ^ D[41] ^ D[40] ^ D[38] ^ D[37] ^ 
212                                      D[36] ^ D[33] ^ D[31] ^ D[29] ^ D[28] ^ D[22] ^ D[21] ^ 
213                                      D[19] ^ D[18] ^ D[17] ^ D[15] ^ D[11] ^ D[8] ^ D[3] ^ 
214                                      D[2] ^ C[1] ^ C[4] ^ C[5] ^ C[6] ^ C[8] ^ C[9] ^ C[12] ^ 
215                                      C[16] ^ C[17] ^ C[19] ^ C[20] ^ C[24] ^ C[25] ^ C[26] ^ 
216                                      C[29] ^ C[30];
217        1/1              NewCRC[26] = D[62] ^ D[61] ^ D[60] ^ D[59] ^ D[57] ^ D[55] ^ D[54] ^ 
218                                      D[52] ^ D[49] ^ D[48] ^ D[47] ^ D[44] ^ D[42] ^ D[41] ^ 
219                                      D[39] ^ D[38] ^ D[31] ^ D[28] ^ D[26] ^ D[25] ^ D[24] ^ 
220                                      D[23] ^ D[22] ^ D[20] ^ D[19] ^ D[18] ^ D[10] ^ D[6] ^ 
221                                      D[4] ^ D[3] ^ D[0] ^ C[6] ^ C[7] ^ C[9] ^ C[10] ^ C[12] ^ 
222                                      C[15] ^ C[16] ^ C[17] ^ C[20] ^ C[22] ^ C[23] ^ C[25] ^ 
223                                      C[27] ^ C[28] ^ C[29] ^ C[30];
224        1/1              NewCRC[27] = D[63] ^ D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[56] ^ D[55] ^ 
225                                      D[53] ^ D[50] ^ D[49] ^ D[48] ^ D[45] ^ D[43] ^ D[42] ^ 
226                                      D[40] ^ D[39] ^ D[32] ^ D[29] ^ D[27] ^ D[26] ^ D[25] ^ 
227                                      D[24] ^ D[23] ^ D[21] ^ D[20] ^ D[19] ^ D[11] ^ D[7] ^ 
228                                      D[5] ^ D[4] ^ D[1] ^ C[0] ^ C[7] ^ C[8] ^ C[10] ^ C[11] ^ 
229                                      C[13] ^ C[16] ^ C[17] ^ C[18] ^ C[21] ^ C[23] ^ C[24] ^ 
230                                      C[26] ^ C[28] ^ C[29] ^ C[30] ^ C[31];
231        1/1              NewCRC[28] = D[63] ^ D[62] ^ D[61] ^ D[59] ^ D[57] ^ D[56] ^ D[54] ^ 
232                                      D[51] ^ D[50] ^ D[49] ^ D[46] ^ D[44] ^ D[43] ^ D[41] ^ 
233                                      D[40] ^ D[33] ^ D[30] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^ 
234                                      D[24] ^ D[22] ^ D[21] ^ D[20] ^ D[12] ^ D[8] ^ D[6] ^ 
235                                      D[5] ^ D[2] ^ C[1] ^ C[8] ^ C[9] ^ C[11] ^ C[12] ^ 
236                                      C[14] ^ C[17] ^ C[18] ^ C[19] ^ C[22] ^ C[24] ^ C[25] ^ 
237                                      C[27] ^ C[29] ^ C[30] ^ C[31];
238        1/1              NewCRC[29] = D[63] ^ D[62] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[52] ^ 
239                                      D[51] ^ D[50] ^ D[47] ^ D[45] ^ D[44] ^ D[42] ^ D[41] ^ 
240                                      D[34] ^ D[31] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^ 
241                                      D[23] ^ D[22] ^ D[21] ^ D[13] ^ D[9] ^ D[7] ^ D[6] ^ 
242                                      D[3] ^ C[2] ^ C[9] ^ C[10] ^ C[12] ^ C[13] ^ C[15] ^ 
243                                      C[18] ^ C[19] ^ C[20] ^ C[23] ^ C[25] ^ C[26] ^ C[28] ^ 
244                                      C[30] ^ C[31];
245        1/1              NewCRC[30] = D[63] ^ D[61] ^ D[59] ^ D[58] ^ D[56] ^ D[53] ^ D[52] ^ 
246                                      D[51] ^ D[48] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[35] ^ 
247                                      D[32] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[24] ^ 
248                                      D[23] ^ D[22] ^ D[14] ^ D[10] ^ D[8] ^ D[7] ^ D[4] ^ 
249                                      C[0] ^ C[3] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ C[16] ^ 
250                                      C[19] ^ C[20] ^ C[21] ^ C[24] ^ C[26] ^ C[27] ^ C[29] ^ 
251                                      C[31];
252        1/1              NewCRC[31] = D[62] ^ D[60] ^ D[59] ^ D[57] ^ D[54] ^ D[53] ^ D[52] ^ 
253                                      D[49] ^ D[47] ^ D[46] ^ D[44] ^ D[43] ^ D[36] ^ D[33] ^ 
254                                      D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[25] ^ D[24] ^ 
255                                      D[23] ^ D[15] ^ D[11] ^ D[9] ^ D[8] ^ D[5] ^ C[1] ^ 
256                                      C[4] ^ C[11] ^ C[12] ^ C[14] ^ C[15] ^ C[17] ^ C[20] ^ 
257                                      C[21] ^ C[22] ^ C[25] ^ C[27] ^ C[28] ^ C[30];
258                     
259        1/1              nextCRC32_D64 = NewCRC;
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/CRC32_D8.v
40         1/1              D = Data;
41         1/1              C = CRC;
42                      
43         1/1              NewCRC[0] = D[6] ^ D[0] ^ C[24] ^ C[30];
44         1/1              NewCRC[1] = D[7] ^ D[6] ^ D[1] ^ D[0] ^ C[24] ^ C[25] ^ C[30] ^ 
45                                      C[31];
46         1/1              NewCRC[2] = D[7] ^ D[6] ^ D[2] ^ D[1] ^ D[0] ^ C[24] ^ C[25] ^ 
47                                      C[26] ^ C[30] ^ C[31];
48         1/1              NewCRC[3] = D[7] ^ D[3] ^ D[2] ^ D[1] ^ C[25] ^ C[26] ^ C[27] ^ 
49                                      C[31];
50         1/1              NewCRC[4] = D[6] ^ D[4] ^ D[3] ^ D[2] ^ D[0] ^ C[24] ^ C[26] ^ 
51                                      C[27] ^ C[28] ^ C[30];
52         1/1              NewCRC[5] = D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[24] ^ 
53                                      C[25] ^ C[27] ^ C[28] ^ C[29] ^ C[30] ^ C[31];
54         1/1              NewCRC[6] = D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[2] ^ D[1] ^ C[25] ^ C[26] ^ 
55                                      C[28] ^ C[29] ^ C[30] ^ C[31];
56         1/1              NewCRC[7] = D[7] ^ D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[24] ^ C[26] ^ 
57                                      C[27] ^ C[29] ^ C[31];
58         1/1              NewCRC[8] = D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[0] ^ C[24] ^ C[25] ^ 
59                                      C[27] ^ C[28];
60         1/1              NewCRC[9] = D[5] ^ D[4] ^ D[2] ^ D[1] ^ C[1] ^ C[25] ^ C[26] ^ 
61                                      C[28] ^ C[29];
62         1/1              NewCRC[10] = D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[2] ^ C[24] ^ C[26] ^ 
63                                       C[27] ^ C[29];
64         1/1              NewCRC[11] = D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[3] ^ C[24] ^ C[25] ^ 
65                                       C[27] ^ C[28];
66         1/1              NewCRC[12] = D[6] ^ D[5] ^ D[4] ^ D[2] ^ D[1] ^ D[0] ^ C[4] ^ C[24] ^ 
67                                       C[25] ^ C[26] ^ C[28] ^ C[29] ^ C[30];
68         1/1              NewCRC[13] = D[7] ^ D[6] ^ D[5] ^ D[3] ^ D[2] ^ D[1] ^ C[5] ^ C[25] ^ 
69                                       C[26] ^ C[27] ^ C[29] ^ C[30] ^ C[31];
70         1/1              NewCRC[14] = D[7] ^ D[6] ^ D[4] ^ D[3] ^ D[2] ^ C[6] ^ C[26] ^ C[27] ^ 
71                                       C[28] ^ C[30] ^ C[31];
72         1/1              NewCRC[15] = D[7] ^ D[5] ^ D[4] ^ D[3] ^ C[7] ^ C[27] ^ C[28] ^ 
73                                       C[29] ^ C[31];
74         1/1              NewCRC[16] = D[5] ^ D[4] ^ D[0] ^ C[8] ^ C[24] ^ C[28] ^ C[29];
75         1/1              NewCRC[17] = D[6] ^ D[5] ^ D[1] ^ C[9] ^ C[25] ^ C[29] ^ C[30];
76         1/1              NewCRC[18] = D[7] ^ D[6] ^ D[2] ^ C[10] ^ C[26] ^ C[30] ^ C[31];
77         1/1              NewCRC[19] = D[7] ^ D[3] ^ C[11] ^ C[27] ^ C[31];
78         1/1              NewCRC[20] = D[4] ^ C[12] ^ C[28];
79         1/1              NewCRC[21] = D[5] ^ C[13] ^ C[29];
80         1/1              NewCRC[22] = D[0] ^ C[14] ^ C[24];
81         1/1              NewCRC[23] = D[6] ^ D[1] ^ D[0] ^ C[15] ^ C[24] ^ C[25] ^ C[30];
82         1/1              NewCRC[24] = D[7] ^ D[2] ^ D[1] ^ C[16] ^ C[25] ^ C[26] ^ C[31];
83         1/1              NewCRC[25] = D[3] ^ D[2] ^ C[17] ^ C[26] ^ C[27];
84         1/1              NewCRC[26] = D[6] ^ D[4] ^ D[3] ^ D[0] ^ C[18] ^ C[24] ^ C[27] ^ 
85                                       C[28] ^ C[30];
86         1/1              NewCRC[27] = D[7] ^ D[5] ^ D[4] ^ D[1] ^ C[19] ^ C[25] ^ C[28] ^ 
87                                       C[29] ^ C[31];
88         1/1              NewCRC[28] = D[6] ^ D[5] ^ D[2] ^ C[20] ^ C[26] ^ C[29] ^ C[30];
89         1/1              NewCRC[29] = D[7] ^ D[6] ^ D[3] ^ C[21] ^ C[27] ^ C[30] ^ C[31];
90         1/1              NewCRC[30] = D[7] ^ D[4] ^ C[22] ^ C[28] ^ C[31];
91         1/1              NewCRC[31] = D[5] ^ C[23] ^ C[29];
92                      
93         1/1              nextCRC32_D8 = NewCRC;
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/utils.v
43         1/1                  for (i = 0; i &lt; 64; i = i + 1) begin
44         1/1                      reverse_64b[i] = data[63 - i];
45                              end
46                          end
47                      endfunction
48                      
49                      
50                      function [31:0] reverse_32b;
51                        input [31:0]   data;
52                        integer        i;
53                          begin
54         1/1                  for (i = 0; i &lt; 32; i = i + 1) begin
55         1/1                      reverse_32b[i] = data[31 - i];
56                              end
57                          end
58                      endfunction
59                      
60                      
61                      function [7:0] reverse_8b;
62                        input [7:0]   data;
63                        integer        i;
64                          begin
65         1/1                  for (i = 0; i &lt; 8; i = i + 1) begin
66         1/1                      reverse_8b[i] = data[7 - i];
</pre>
<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
