<profile>

<section name = "Vivado HLS Report for 'Resid_StreamingDataW_7'" level="0">
<item name = "Date">Tue Jul  7 16:27:49 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR10</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.171, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">148, 148, 148, 148, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">146, 146, 5, 2, 1, 72, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 153</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 144</column>
<column name="Register">-, -, 1369, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="o_2_fu_127_p2">+, 0, 0, 39, 1, 32</column>
<column name="t_4_fu_115_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_193">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op21_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_109_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="tmp_fu_121_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_s_fu_133_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_s_fu_138_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_o_phi_fu_73_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_t_phi_fu_84_p4">9, 2, 7, 14</column>
<column name="ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100">15, 3, 256, 768</column>
<column name="ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91">15, 3, 256, 768</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="o_reg_69">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_din">15, 3, 32, 96</column>
<column name="t_reg_80">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100">256, 0, 256, 0</column>
<column name="ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91">256, 0, 256, 0</column>
<column name="ei_V_1_fu_52">224, 0, 224, 0</column>
<column name="ei_V_fu_48">224, 0, 224, 0</column>
<column name="exitcond_reg_210">1, 0, 1, 0</column>
<column name="exitcond_reg_210_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="o_2_reg_223">32, 0, 32, 0</column>
<column name="o_reg_69">32, 0, 32, 0</column>
<column name="p_s_reg_234">32, 0, 32, 0</column>
<column name="t_4_reg_214">7, 0, 7, 0</column>
<column name="t_reg_80">7, 0, 7, 0</column>
<column name="tmp_V_60_reg_254">32, 0, 32, 0</column>
<column name="tmp_V_61_reg_229">256, 0, 256, 0</column>
<column name="tmp_reg_219">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Resid_StreamingDataW.7, return value</column>
<column name="in_V_V_dout">in, 256, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
