
[Global]
SaveParameters=0
Description=has strange module alingments
File=test_multifpga_throughput_acp
Version=2.2
Name=Multifpga synthesis test 
DefaultBenchmark=
Type=Leap
Class=Asim::Model
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=function_as_boundary traffic_light demo connected slave hybrid project exe
model=HW/SW Hybrid Multifpga Project Foundation

[HW/SW Hybrid Multifpga Project Foundation/Requires]
connected_application=MultiFPGA Throughput Test Connected Application
environment_description=ACP Dual FPGA Environment
build_pipeline=LIM Compiler Pipeline
fpga_mapping=Test ACP Mapping

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga

[ACP Dual FPGA Environment]
File=modules/leap-platforms/fpga-environments/acp/acp_fpga_env.awb
Packagehint=multifpga



[MultiFPGA Synthesis test module a]
File=modules/multifpga/synthTest/test_a.awb
Packagehint=multifpga

[MultiFPGA Synthesis test module top/Requires]
test_a=MultiFPGA Synthesis test module a
test_b=MultiFPGA Synthesis test module b

[MultiFPGA Synthesis test module b]
File=modules/multifpga/synthTest/test_b.awb
Packagehint=multifpga

[MultiFPGA Synthesis test module top]
File=modules/multifpga/synthTest/top.awb
Packagehint=multifpga

[Test ACP Mapping]
File=modules/multifpga/synthTest/acp_mapping.awb
Packagehint=multifpga







[MultiFPGA Throughput Test Connected Application/Requires]
hardware_system=MultiFPGA Synthesis test module top

[MultiFPGA Throughput Test Connected Application]
File=modules/multifpga/throughputTest/connected_application/connected-application-throughput.awb
Packagehint=multifpga












[LIM Compiler Pipeline]
File=config/pm/leap/submodels/pipelines/build-pipeline-lim.apm
Packagehint=multifpga
