# Verilog Source Files
Verilog files for blocks that are not yet in Chisel.

These are normally maintained outside of git, so copying them over for now until we move to git.
