#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 31 10:32:46 2020
# Process ID: 15928
# Current directory: C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10792 C:\Users\Tony\Desktop\EE 260 Lab\lab7_1_2\lab 7_1_2.xpr
# Log file: C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/vivado.log
# Journal file: C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Tony/Desktop/lab 7_1_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 723.352 ; gain = 134.281
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_reg_sync_reset_load_set' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_reg_sync_reset_load_set_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.srcs/sources_1/new/four_bit_reg_sync_reset_load_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_reg_sync_reset_load_set
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim'
"xelab -wto b1a0c99194ee40c7ba7116512fb46709 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_reg_sync_reset_load_set_behav xil_defaultlib.four_bit_reg_sync_reset_load_set xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b1a0c99194ee40c7ba7116512fb46709 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_reg_sync_reset_load_set_behav xil_defaultlib.four_bit_reg_sync_reset_load_set xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_reg_sync_reset_load_set
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_reg_sync_reset_load_set_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tony/Desktop/EE -notrace
couldn't read file "C:/Users/Tony/Desktop/EE": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 31 10:34:07 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_reg_sync_reset_load_set_behav -key {Behavioral:sim_1:Functional:four_bit_reg_sync_reset_load_set} -tclbatch {four_bit_reg_sync_reset_load_set.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source four_bit_reg_sync_reset_load_set.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_reg_sync_reset_load_set_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 785.266 ; gain = 18.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 10:35:04 2020...
