[2025-09-17 06:53:48] START suite=qualcomm_srv trace=srv226_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv226_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2575156 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4993717 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4993717 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4993719 heartbeat IPC: 4.135 cumulative IPC: 2.5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13376887 heartbeat IPC: 1.193 cumulative IPC: 1.193 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21709589 heartbeat IPC: 1.2 cumulative IPC: 1.196 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30056258 heartbeat IPC: 1.198 cumulative IPC: 1.197 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38335913 heartbeat IPC: 1.208 cumulative IPC: 1.2 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46626696 heartbeat IPC: 1.206 cumulative IPC: 1.201 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54904681 heartbeat IPC: 1.208 cumulative IPC: 1.202 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv226_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 63285549 heartbeat IPC: 1.193 cumulative IPC: 1.201 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 71678837 heartbeat IPC: 1.191 cumulative IPC: 1.2 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 80089957 heartbeat IPC: 1.189 cumulative IPC: 1.198 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83485862 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83485862 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv226_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.198 instructions: 100000000 cycles: 83485862
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.45 Average ROB Occupancy at Mispredict: 29.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08621
BRANCH_INDIRECT: 0.3711
BRANCH_CONDITIONAL: 11.62
BRANCH_DIRECT_CALL: 0.4224
BRANCH_INDIRECT_CALL: 0.5453
BRANCH_RETURN: 0.4073


====Backend Stall Breakdown====
ROB_STALL: 5007
LQ_STALL: 0
SQ_STALL: 40964


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 527.5
REPLAY_LOAD: 293
NON_REPLAY_LOAD: 2.38958

== Total ==
ADDR_TRANS: 1055
REPLAY_LOAD: 879
NON_REPLAY_LOAD: 3073

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 1286

cpu0->cpu0_STLB TOTAL        ACCESS:    2113077 HIT:    2112318 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2113077 HIT:    2112318 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9448569 HIT:    8737266 MISS:     711303 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7717721 HIT:    7095614 MISS:     622107 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     582095 HIT:     507815 MISS:      74280 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147342 HIT:    1133372 MISS:      13970 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1411 HIT:        465 MISS:        946 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15877171 HIT:    7780805 MISS:    8096366 MSHR_MERGE:    2002806
cpu0->cpu0_L1I LOAD         ACCESS:   15877171 HIT:    7780805 MISS:    8096366 MSHR_MERGE:    2002806
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30592990 HIT:   26718948 MISS:    3874042 MSHR_MERGE:    1666350
cpu0->cpu0_L1D LOAD         ACCESS:   16728547 HIT:   14611214 MISS:    2117333 MSHR_MERGE:     493149
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13862879 HIT:   12107608 MISS:    1755271 MSHR_MERGE:    1173174
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1564 HIT:        126 MISS:       1438 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13030261 HIT:   10752031 MISS:    2278230 MSHR_MERGE:    1150200
cpu0->cpu0_ITLB LOAD         ACCESS:   13030261 HIT:   10752031 MISS:    2278230 MSHR_MERGE:    1150200
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.03 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29085684 HIT:   27777497 MISS:    1308187 MSHR_MERGE:     323140
cpu0->cpu0_DTLB LOAD         ACCESS:   29085684 HIT:   27777497 MISS:    1308187 MSHR_MERGE:     323140
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.11 cycles
cpu0->LLC TOTAL        ACCESS:     813118 HIT:     802369 MISS:      10749 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     622107 HIT:     611762 MISS:      10345 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      74280 HIT:      74221 MISS:         59 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     115785 HIT:     115784 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        946 HIT:        602 MISS:        344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         83
  ROW_BUFFER_MISS:      10665
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6957

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539680       538510        52503          709
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           53           41           44
  STLB miss resolved @ L2C                0           45          263          209           31
  STLB miss resolved @ LLC                0           21          285          351           71
  STLB miss resolved @ MEM                0            0           78          133          175

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194578        51015      1550111       118617           44
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            7           22
  STLB miss resolved @ L2C                0            0            1            3            2
  STLB miss resolved @ LLC                0            8           17           33           20
  STLB miss resolved @ MEM                0            0            3           20           66
[2025-09-17 07:06:14] END   suite=qualcomm_srv trace=srv226_ap (rc=0)
