# RCA64bit Encounter Implementation

This was an exercise of implementing a 64-bit Ripple-Carry-Adder (RCA) with Encounter to design the silicon layout.
Created: Fall 2014

Vivado Design Schematic:
![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/RCA64%20Schem1.PNG)

Vivado Timing Results:
![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/RCA64%20TD2.PNG)

The following are the Encounter design results:
![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP1.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP2.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP3.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP4.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP5.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP6.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/FP7.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/RCA64bit%20in.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/RCA64bit%20end.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/Antenna%20Check.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/Connectivity%20Check.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/GDS2%20Confirmation1.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/Geometry%20Check%201.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/Geometry%20check.PNG)

![alt text](https://github.com/pstockton/Simple-Programs/blob/master/Verilog/RCA64bit_with_Encounter_Chip_Design/Screenshots/Power%20Analysis.PNG)
