library verilog;
use verilog.vl_types.all;
entity edt_decompressor is
    port(
        edt_clock       : in     vl_logic;
        edt_update      : in     vl_logic;
        edt_channels_in : in     vl_logic;
        edt_scan_in     : out    vl_logic_vector(4 downto 0)
    );
end edt_decompressor;
