C:\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1  -flow prepass  -gcc_prepass  -osrd  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\synwork\atividade_proj_impl1_prem.srd   -part LFE5U_45F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\synlog\report\atividade_proj_impl1_premap.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl1  -oedif  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\atividade_proj_impl1.edi  -conchk_prepass  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\atividade_proj_impl1_cck.rpt   -freq 200.000   C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\synwork\atividade_proj_impl1_mult.srs  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\syntmp\atividade_proj_impl1.plg  -osyn  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\synwork\atividade_proj_impl1_prem.srd  -prjdir  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\  -prjname  proj_1  -log  C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Projeto\impl1\synlog\atividade_proj_impl1_premap.srr  -sn  2023.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -flow prepass -gcc_prepass -osrd ..\synwork\atividade_proj_impl1_prem.srd -part LFE5U_45F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile ..\synlog\report\atividade_proj_impl1_premap.xml -merge_inferred_clocks 0 -top_level_module top -implementation impl1 -oedif ..\atividade_proj_impl1.edi -conchk_prepass ..\atividade_proj_impl1_cck.rpt -freq 200.000 ..\synwork\atividade_proj_impl1_mult.srs -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v -ologparam atividade_proj_impl1.plg -osyn ..\synwork\atividade_proj_impl1_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\atividade_proj_impl1_premap.srr -sn 2023.09 -jobname "premap"
rc:1 success:1 runtime:2
file:..\synwork\atividade_proj_impl1_prem.srd|io:o|time:1760217944|size:11632|exec:0|csum:
file:..\atividade_proj_impl1.edi|io:o|time:0|size:-1|exec:0|csum:
file:..\atividade_proj_impl1_cck.rpt|io:o|time:1760217944|size:2204|exec:0|csum:
file:..\synwork\atividade_proj_impl1_mult.srs|io:i|time:1760217942|size:8258|exec:0|csum:86B5B6EB471C6685DEC271F66F065F55
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v|io:i|time:1724359699|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v|io:i|time:1727134390|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:atividade_proj_impl1.plg|io:o|time:1760217942|size:0|exec:0|csum:
file:..\synwork\atividade_proj_impl1_prem.srd|io:o|time:1760217944|size:11632|exec:0|csum:
file:..\synlog\atividade_proj_impl1_premap.srr|io:o|time:1760217944|size:6881|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe|io:i|time:1727134361|size:47087104|exec:1|csum:434DCC32F4BB204D3EE80093B14279C2
