Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  6 01:46:59 2024
| Host         : ENG23A-ECE02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   44          inf        0.000                      0                   44        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y67    alu/result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y65    alu/result_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y67    alu/result_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y66    alu/result_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y66    alu/result_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y66    alu/result_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y66    alu/result_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y65    alu/result_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    alu/result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    alu/result_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    alu/result_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    alu/result_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y66    alu/result_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y66    alu/result_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    alu/result_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    alu/result_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y67    alu/result_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    alu/result_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    alu/result_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y66    alu/result_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y66    alu/result_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.573ns (53.524%)  route 3.971ns (46.476%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 f  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.674     8.776    alu/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I1_O)        0.397     9.173 r  alu/seg3_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860    11.033    seg3_OBUF[4]
    P2                   OBUF (Prop_obuf_I_O)         2.829    13.862 r  seg3_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.862    seg3[4]
    P2                                                                r  seg3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.315ns (50.779%)  route 4.183ns (49.221%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 r  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.674     8.776    alu/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.367     9.143 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.072    11.214    seg3_OBUF[2]
    M4                   OBUF (Prop_obuf_I_O)         2.601    13.815 r  seg3_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.815    seg3[2]
    M4                                                                r  seg3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.335ns (51.241%)  route 4.125ns (48.759%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 r  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.674     8.776    alu/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.367     9.143 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.014    11.157    seg3_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         2.621    13.778 r  seg3_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.778    seg3[6]
    P4                                                                r  seg3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 4.572ns (54.712%)  route 3.784ns (45.288%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 r  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.676     8.778    bcd_converter/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.393     9.171 r  bcd_converter/seg3_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.842    seg3_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         2.832    13.673 r  seg3_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.673    seg3[0]
    R1                                                                r  seg3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.326ns (52.478%)  route 3.918ns (47.522%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 f  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.676     8.778    alu/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I1_O)        0.367     9.145 r  alu/seg3_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804    10.949    seg3_OBUF[1]
    N4                   OBUF (Prop_obuf_I_O)         2.612    13.561 r  seg3_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.561    seg3[1]
    N4                                                                r  seg3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.337ns (53.011%)  route 3.844ns (46.989%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.715     5.318    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alu/result_reg[2]/Q
                         net (fo=24, routed)          1.438     7.211    alu/result[2]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.335 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.335    bcd_converter/S[0]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.848 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.848    bcd_converter/dig31__0_carry_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.102 r  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=4, routed)           0.674     8.776    alu/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.367     9.143 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.733    10.876    seg3_OBUF[2]
    R2                   OBUF (Prop_obuf_I_O)         2.623    13.499 r  seg3_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.499    seg3[3]
    R2                                                                r  seg3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 3.341ns (41.545%)  route 4.700ns (58.455%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.717     5.320    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.456     5.776 r  alu/result_reg[7]/Q
                         net (fo=33, routed)          2.236     8.011    alu/Q[0]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.135 r  alu/seg1_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.594     8.730    alu/seg1_OBUF[3]_inst_i_2_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  alu/seg1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870    10.724    seg1_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         2.637    13.361 r  seg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.361    seg1[0]
    R8                                                                r  seg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 3.359ns (42.294%)  route 4.583ns (57.706%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.722     5.325    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  alu/result_reg[4]/Q
                         net (fo=24, routed)          2.045     7.826    alu/result[4]
    SLICE_X88Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.950 r  alu/seg1_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.824     8.774    alu/seg1_OBUF[6]_inst_i_3_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  alu/seg1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.612    seg1_OBUF[3]
    U6                   OBUF (Prop_obuf_I_O)         2.655    13.267 r  seg1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.267    seg1[3]
    U6                                                                r  seg1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 3.555ns (44.774%)  route 4.385ns (55.226%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.722     5.325    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  alu/result_reg[4]/Q
                         net (fo=24, routed)          2.045     7.826    alu/result[4]
    SLICE_X88Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.950 r  alu/seg1_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.623     8.573    alu/seg1_OBUF[6]_inst_i_3_n_0
    SLICE_X89Y58         LUT4 (Prop_lut4_I0_O)        0.120     8.693 r  alu/seg1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.716    10.409    seg1_OBUF[2]
    R7                   OBUF (Prop_obuf_I_O)         2.855    13.264 r  seg1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.264    seg1[2]
    R7                                                                r  seg1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 3.364ns (42.731%)  route 4.509ns (57.269%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.722     5.325    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  alu/result_reg[4]/Q
                         net (fo=24, routed)          2.026     7.807    alu/result[4]
    SLICE_X88Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.931 r  alu/seg1_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.680     8.610    alu/seg1_OBUF[6]_inst_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  alu/seg1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.803    10.538    seg1_OBUF[5]
    V9                   OBUF (Prop_obuf_I_O)         2.660    13.198 r  seg1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.198    seg1[5]
    V9                                                                r  seg1[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.453ns (72.876%)  route 0.541ns (27.124%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[4]/Q
                         net (fo=24, routed)          0.206     1.867    alu/result[4]
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.912 r  alu/seg2_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.912    alu/seg2_OBUF[6]_inst_i_2_n_0
    SLICE_X89Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.974 r  alu/seg2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.309    seg2_OBUF[6]
    T1                   OBUF (Prop_obuf_I_O)         1.205     3.514 r  seg2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.514    seg2[6]
    T1                                                                r  seg2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.326ns (64.057%)  route 0.744ns (35.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.598     1.517    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  alu/result_reg[7]/Q
                         net (fo=33, routed)          0.369     2.027    alu/Q[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.072 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.375     2.447    seg3_OBUF[2]
    R2                   OBUF (Prop_obuf_I_O)         1.140     3.587 r  seg3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.587    seg3[3]
    R2                                                                r  seg3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.425ns (68.628%)  route 0.652ns (31.372%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[6]/Q
                         net (fo=16, routed)          0.317     1.978    alu/result[6]
    SLICE_X89Y63         MUXF7 (Prop_muxf7_S_O)       0.085     2.063 r  alu/seg2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.398    seg2_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         1.199     3.597 r  seg2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.597    seg2[4]
    N6                                                                r  seg2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.438ns (66.995%)  route 0.708ns (33.005%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[6]/Q
                         net (fo=16, routed)          0.377     2.038    alu/result[6]
    SLICE_X89Y63         MUXF7 (Prop_muxf7_S_O)       0.093     2.131 r  alu/seg2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.463    seg2_OBUF[5]
    M6                   OBUF (Prop_obuf_I_O)         1.204     3.667 r  seg2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.667    seg2[5]
    M6                                                                r  seg2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.304ns (60.253%)  route 0.860ns (39.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.598     1.517    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  alu/result_reg[7]/Q
                         net (fo=33, routed)          0.369     2.027    alu/Q[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.072 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.492     2.564    seg3_OBUF[2]
    M4                   OBUF (Prop_obuf_I_O)         1.118     3.682 r  seg3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.682    seg3[2]
    M4                                                                r  seg3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.324ns (60.712%)  route 0.857ns (39.288%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.598     1.517    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  alu/result_reg[7]/Q
                         net (fo=33, routed)          0.369     2.027    alu/Q[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.072 r  alu/seg3_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.488     2.560    seg3_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         1.138     3.699 r  seg3_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.699    seg3[6]
    P4                                                                r  seg3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.394ns (63.813%)  route 0.790ns (36.187%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.598     1.517    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  alu/result_reg[7]/Q
                         net (fo=33, routed)          0.369     2.027    alu/Q[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.072 r  alu/seg3_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.494    seg3_OBUF[4]
    P2                   OBUF (Prop_obuf_I_O)         1.208     3.702 r  seg3_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.702    seg3[4]
    P2                                                                r  seg3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.439ns (64.618%)  route 0.788ns (35.382%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[6]/Q
                         net (fo=16, routed)          0.453     2.114    alu/result[6]
    SLICE_X89Y61         MUXF7 (Prop_muxf7_S_O)       0.085     2.199 r  alu/seg2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.534    seg2_OBUF[2]
    R5                   OBUF (Prop_obuf_I_O)         1.213     3.748 r  seg2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.748    seg2[2]
    R5                                                                r  seg2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.457ns (65.225%)  route 0.777ns (34.775%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[6]/Q
                         net (fo=16, routed)          0.445     2.107    alu/result[6]
    SLICE_X89Y61         MUXF7 (Prop_muxf7_S_O)       0.093     2.200 r  alu/seg2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.531    seg2_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.223     3.754 r  seg2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.754    seg2[3]
    R6                                                                r  seg2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.464ns (64.815%)  route 0.794ns (35.185%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.601     1.520    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  alu/result_reg[6]/Q
                         net (fo=16, routed)          0.460     2.121    alu/result[6]
    SLICE_X89Y60         MUXF7 (Prop_muxf7_S_O)       0.085     2.206 r  alu/seg2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.541    seg2_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         1.238     3.778 r  seg2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.778    seg2[1]
    V7                                                                r  seg2[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.047ns  (logic 2.596ns (25.843%)  route 7.450ns (74.156%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=41, routed)          5.220     6.717    alu/B_IBUF[1]
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  alu/result0__1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.285    alu/result0__1_carry__0_i_9_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.409 r  alu/result0__1_carry__0_i_3/O
                         net (fo=2, routed)           0.679     8.088    alu/result0__1_carry__0_i_3_n_0
    SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  alu/result0__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.212    alu/result0__1_carry__0_i_6_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.636 r  alu/result0__1_carry__0/O[1]
                         net (fo=1, routed)           1.107     9.744    alu/data1[5]
    SLICE_X82Y66         LUT5 (Prop_lut5_I1_O)        0.303    10.047 r  alu/result[5]_i_1/O
                         net (fo=1, routed)           0.000    10.047    alu/p_1_in[5]
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.603     5.026    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.006ns  (logic 2.718ns (27.167%)  route 7.288ns (72.833%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=41, routed)          5.220     6.717    alu/B_IBUF[1]
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  alu/result0__1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.285    alu/result0__1_carry__0_i_9_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.409 r  alu/result0__1_carry__0_i_3/O
                         net (fo=2, routed)           0.679     8.088    alu/result0__1_carry__0_i_3_n_0
    SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  alu/result0__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.212    alu/result0__1_carry__0_i_6_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.759 r  alu/result0__1_carry__0/O[2]
                         net (fo=1, routed)           0.945     9.704    alu/data1[6]
    SLICE_X82Y66         LUT5 (Prop_lut5_I1_O)        0.302    10.006 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.006    alu/p_1_in[6]
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.603     5.026    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.005ns  (logic 2.415ns (24.143%)  route 7.589ns (75.857%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=41, routed)          5.220     6.717    alu/B_IBUF[1]
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  alu/result0__1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.285    alu/result0__1_carry__0_i_9_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.409 r  alu/result0__1_carry__0_i_3/O
                         net (fo=2, routed)           0.679     8.088    alu/result0__1_carry__0_i_3_n_0
    SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  alu/result0__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.212    alu/result0__1_carry__0_i_6_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.459 r  alu/result0__1_carry__0/O[0]
                         net (fo=1, routed)           1.246     9.706    alu/data1[4]
    SLICE_X83Y66         LUT6 (Prop_lut6_I4_O)        0.299    10.005 r  alu/result[4]_i_1/O
                         net (fo=1, routed)           0.000    10.005    alu/p_1_in[4]
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.603     5.026    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.619ns  (logic 2.525ns (26.253%)  route 7.094ns (73.747%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=41, routed)          5.220     6.717    alu/B_IBUF[1]
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  alu/result0__1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.285    alu/result0__1_carry__0_i_9_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.409 r  alu/result0__1_carry__0_i_3/O
                         net (fo=2, routed)           0.679     8.088    alu/result0__1_carry__0_i_3_n_0
    SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.212 r  alu/result0__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.212    alu/result0__1_carry__0_i_6_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.744 r  alu/result0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.751     9.495    alu/data1[7]
    SLICE_X81Y65         LUT5 (Prop_lut5_I1_O)        0.124     9.619 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     9.619    alu/p_1_in[7]
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.597     5.020    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 2.511ns (28.053%)  route 6.441ns (71.947%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=41, routed)          4.827     6.325    alu/B_IBUF[1]
    SLICE_X80Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.449 r  alu/result0__1_carry_i_1/O
                         net (fo=2, routed)           0.811     7.260    alu/result0__1_carry_i_1_n_0
    SLICE_X81Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.384 r  alu/result0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.384    alu/result0__1_carry_i_4_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.632 r  alu/result0__1_carry/O[3]
                         net (fo=1, routed)           0.803     8.434    alu/data1[3]
    SLICE_X81Y66         LUT6 (Prop_lut6_I0_O)        0.306     8.740 r  alu/result[3]_i_2/O
                         net (fo=1, routed)           0.000     8.740    alu/result[3]_i_2_n_0
    SLICE_X81Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     8.952 r  alu/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.952    alu/p_1_in[3]
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.596     5.019    alu/clk_IBUF_BUFG
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            alu/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.342ns  (logic 2.088ns (25.026%)  route 6.254ns (74.974%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  A_IBUF[0]_inst/O
                         net (fo=34, routed)          4.508     5.985    alu/A_IBUF[0]
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.109 r  alu/result0__1_carry__0_i_8/O
                         net (fo=2, routed)           1.035     7.144    alu/result0__1_carry__0_i_8_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  alu/result[2]_i_5/O
                         net (fo=1, routed)           0.712     7.980    alu/result[2]_i_5_n_0
    SLICE_X81Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  alu/result[2]_i_2/O
                         net (fo=1, routed)           0.000     8.104    alu/result[2]_i_2_n_0
    SLICE_X81Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.342 r  alu/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.342    alu/p_1_in[2]
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595     5.018    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            alu/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.083ns  (logic 2.483ns (30.715%)  route 5.600ns (69.285%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  A_IBUF[0]_inst/O
                         net (fo=34, routed)          5.193     6.671    alu/A_IBUF[0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.795 r  alu/result[1]_i_12/O
                         net (fo=1, routed)           0.000     6.795    alu/result[1]_i_12_n_0
    SLICE_X80Y65         MUXF7 (Prop_muxf7_I1_O)      0.247     7.042 r  alu/result_reg[1]_i_9/O
                         net (fo=1, routed)           0.000     7.042    alu/result_reg[1]_i_9_n_0
    SLICE_X80Y65         MUXF8 (Prop_muxf8_I0_O)      0.098     7.140 r  alu/result_reg[1]_i_7/O
                         net (fo=1, routed)           0.407     7.547    alu/result_reg[1]_i_7_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I2_O)        0.319     7.866 r  alu/result[1]_i_3/O
                         net (fo=1, routed)           0.000     7.866    alu/result[1]_i_3_n_0
    SLICE_X81Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     8.083 r  alu/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.083    alu/p_1_in[1]
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.597     5.020    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.904ns  (logic 2.484ns (31.430%)  route 5.419ns (68.570%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  A_IBUF[2]_inst/O
                         net (fo=34, routed)          4.609     6.094    alu/A_IBUF[2]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.218 r  alu/result[0]_i_14/O
                         net (fo=1, routed)           0.000     6.218    alu/result[0]_i_14_n_0
    SLICE_X80Y68         MUXF7 (Prop_muxf7_I0_O)      0.241     6.459 r  alu/result_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     6.459    alu/result_reg[0]_i_8_n_0
    SLICE_X80Y68         MUXF8 (Prop_muxf8_I0_O)      0.098     6.557 r  alu/result_reg[0]_i_5/O
                         net (fo=1, routed)           0.810     7.368    alu/result_reg[0]_i_5_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.319     7.687 r  alu/result[0]_i_3/O
                         net (fo=1, routed)           0.000     7.687    alu/result[0]_i_3_n_0
    SLICE_X81Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     7.904 r  alu/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.904    alu/p_1_in[0]
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595     5.018    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            alu/result_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.606ns (26.219%)  route 4.520ns (73.781%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  opcode_IBUF[2]_inst/O
                         net (fo=9, routed)           3.914     5.396    alu/opcode_IBUF[2]
    SLICE_X83Y66         LUT4 (Prop_lut4_I3_O)        0.124     5.520 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.606     6.126    alu/p_0_in
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595     5.018    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            alu/result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.606ns (26.219%)  route 4.520ns (73.781%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  opcode_IBUF[2]_inst/O
                         net (fo=9, routed)           3.914     5.396    alu/opcode_IBUF[2]
    SLICE_X83Y66         LUT4 (Prop_lut4_I3_O)        0.124     5.520 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.606     6.126    alu/p_0_in
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595     5.018    alu/clk_IBUF_BUFG
    SLICE_X81Y67         FDCE                                         r  alu/result_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.241ns (26.681%)  route 0.662ns (73.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.662     0.858    alu/opcode_IBUF[1]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  alu/result[4]_i_1/O
                         net (fo=1, routed)           0.000     0.903    alu/p_1_in[4]
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.256ns (27.859%)  route 0.662ns (72.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.662     0.873    alu/opcode_IBUF[0]
    SLICE_X82Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.918 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000     0.918    alu/p_1_in[6]
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.256ns (27.828%)  route 0.663ns (72.172%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.663     0.874    alu/opcode_IBUF[0]
    SLICE_X82Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.919 r  alu/result[5]_i_1/O
                         net (fo=1, routed)           0.000     0.919    alu/p_1_in[5]
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.241ns (23.077%)  route 0.803ns (76.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.663     0.859    alu/opcode_IBUF[1]
    SLICE_X83Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.904 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.140     1.044    alu/p_0_in
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.241ns (23.077%)  route 0.803ns (76.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.663     0.859    alu/opcode_IBUF[1]
    SLICE_X83Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.904 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.140     1.044    alu/p_0_in
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X82Y66         FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.241ns (21.817%)  route 0.863ns (78.183%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.663     0.859    alu/opcode_IBUF[1]
    SLICE_X83Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.904 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.200     1.104    alu/p_0_in
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.871     2.036    alu/clk_IBUF_BUFG
    SLICE_X83Y66         FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.318ns (28.691%)  route 0.790ns (71.309%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.790     1.000    alu/opcode_IBUF[0]
    SLICE_X81Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.045 r  alu/result[1]_i_2/O
                         net (fo=1, routed)           0.000     1.045    alu/result[1]_i_2_n_0
    SLICE_X81Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.107 r  alu/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.107    alu/p_1_in[1]
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.241ns (21.363%)  route 0.886ns (78.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.663     0.859    alu/opcode_IBUF[1]
    SLICE_X83Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.904 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.224     1.127    alu/p_0_in
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    alu/clk_IBUF_BUFG
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.303ns (26.745%)  route 0.829ns (73.255%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.829     1.025    alu/opcode_IBUF[1]
    SLICE_X81Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.070 r  alu/result[3]_i_2/O
                         net (fo=1, routed)           0.000     1.070    alu/result[3]_i_2_n_0
    SLICE_X81Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.132 r  alu/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.132    alu/p_1_in[3]
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    alu/clk_IBUF_BUFG
    SLICE_X81Y66         FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.256ns (22.249%)  route 0.894ns (77.751%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.894     1.104    alu/opcode_IBUF[0]
    SLICE_X81Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.149 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     1.149    alu/p_1_in[7]
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    alu/clk_IBUF_BUFG
    SLICE_X81Y65         FDCE                                         r  alu/result_reg[7]/C





