<!doctype html>
<html>
<head>
<title>CHKR1_CTRL (CRL_APB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___crl_apb.html")>CRL_APB Module</a> &gt; CHKR1_CTRL (CRL_APB) Register</p><h1>CHKR1_CTRL (CRL_APB) Register</h1>
<h2>CHKR1_CTRL (CRL_APB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CHKR1_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000017C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF5E017C (CRL_APB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder> 9</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Clock Checker 1 Control.</td></tr>
</table>
<p></p>
<h2>CHKR1_CTRL (CRL_APB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>start_single</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Start checking mechanism once.<br/>0: no effect.<br/>1: check the clock once (self clearing to 0).<br/>The start bit must be asserted after all other control bits are set.</td></tr>
<tr valign=top><td>start_continuous</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Start the checking mechanism and keep checking until bit is set back to zero.<br/>0: single check. (or stop checking)<br/>1: continous clock checking.<br/>The start bit must be asserted after all other control bits are set.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 6</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>clkb_mux_ctrl</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: PS_REF_CLK<br/>1: SYSOSC_CLK</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 4</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>clka_mux_ctrl</td><td class="center"> 3:1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>000: RPU clock.<br/>001: OCM clock.<br/>010: LPD_SWITCH_CLK clock.<br/>011: LPD_LSBUS_CLK clock.<br/>100: PMU clock.<br/>101: CSU_PLL_CLK clock.<br/>110: SYSOSC_CLK clock.<br/>111: PS_REF_CLK clock.</td></tr>
<tr valign=top><td>Enable</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This enables the checker, but does not start it.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>