\doxysection{stm32f4xx\+\_\+hal\+\_\+spi.\+h}
\hypertarget{stm32f4xx__hal__spi_8h_source}{}\label{stm32f4xx__hal__spi_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h}}
\mbox{\hyperlink{stm32f4xx__hal__spi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a98999b0cd6e4c94f05b61b2554ee0371}{DataSize}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a83f278c9d173d3cd021644692bf3c435}{CLKPolarity}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_aba7183911cbc41063270dab182de768f}{CLKPhase}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00063\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_ae4a064e48fd5945eda7210d515fed69c}{NSS}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a2fa72ad4f27606fffa2ec9456bcb0a56}{BaudRatePrescaler}};\ \ \ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a9740c535f073c87bb06668385ce96002}{FirstBit}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a3db685adbdc6f7bfc7ad0191ba5ab277}{TIMode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a9d334a47c34b01cbfa55ff66cfc1e0ce}{CRCCalculation}};\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a48aef59cfd7bf0262b1ad993fef2fc7b}{CRCPolynomial}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ \}\ \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}};}
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00089\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00090\ \{}
\DoxyCodeLine{00091\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\_SPI\_STATE\_RESET}}\ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926}{HAL\_SPI\_STATE\_READY}}\ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd}{HAL\_SPI\_STATE\_BUSY}}\ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00094\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab}{HAL\_SPI\_STATE\_BUSY\_TX}}\ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00095\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277}{HAL\_SPI\_STATE\_BUSY\_RX}}\ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938}{HAL\_SPI\_STATE\_BUSY\_TX\_RX}}\ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00097\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711}{HAL\_SPI\_STATE\_ERROR}}\ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00098\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782}{HAL\_SPI\_STATE\_ABORT}}\ \ \ \ \ \ =\ 0x07U\ \ \ \ \ }
\DoxyCodeLine{00099\ \}\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}};}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00104\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}}
\DoxyCodeLine{00105\ \{}
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}{Instance}};\ \ \ \ \ \ }
\DoxyCodeLine{00108\ \ \ \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a33f0dc84acb181a4702b30c92f007ca6}{Init}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00110\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}{pTxBuffPtr}};\ \ \ \ }
\DoxyCodeLine{00112\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}{TxXferSize}};\ \ \ \ \ }
\DoxyCodeLine{00114\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a1823437fbed80bdd1510782ced4e5532}{TxXferCount}};\ \ \ \ }
\DoxyCodeLine{00116\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a7cee540cb21048ac48ba17355440e668}{pRxBuffPtr}};\ \ \ \ }
\DoxyCodeLine{00118\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}{RxXferSize}};\ \ \ \ \ }
\DoxyCodeLine{00120\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}{RxXferCount}};\ \ \ \ }
\DoxyCodeLine{00122\ \ \ void\ (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_ae69a57c50a44075680eb48ba13e41bf3}{RxISR}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ }
\DoxyCodeLine{00124\ \ \ void\ (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a445355c8080382b2d33c690e1790585f}{TxISR}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ }
\DoxyCodeLine{00126\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00128\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}}\ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ac77adb7330099a917af1e9021cbb3de1}{State}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00134\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}};\ \ \ \ \ \ }
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00137\ \ \ void\ (*\ TxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00138\ \ \ void\ (*\ RxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00139\ \ \ void\ (*\ TxRxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00140\ \ \ void\ (*\ TxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ void\ (*\ RxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00142\ \ \ void\ (*\ TxRxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00144\ \ \ void\ (*\ AbortCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ \}\ \mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\_HandleTypeDef}};}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00155\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00156\ \{}
\DoxyCodeLine{00157\ \ \ HAL\_SPI\_TX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00158\ \ \ HAL\_SPI\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00159\ \ \ HAL\_SPI\_TX\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00160\ \ \ HAL\_SPI\_TX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00161\ \ \ HAL\_SPI\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00162\ \ \ HAL\_SPI\_TX\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00163\ \ \ HAL\_SPI\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00164\ \ \ HAL\_SPI\_ABORT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x07U,\ \ \ \ }
\DoxyCodeLine{00165\ \ \ HAL\_SPI\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{00166\ \ \ HAL\_SPI\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x09U\ \ \ \ \ }
\DoxyCodeLine{00168\ \}\ HAL\_SPI\_CallbackIDTypeDef;}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00173\ \textcolor{keyword}{typedef}\ \ void\ (*pSPI\_CallbackTypeDef)(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);\ }
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00180\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ }}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ }}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ }}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_ABORT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_INVALID\_CALLBACK\ \ (0x00000080U)\ \ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\_RXONLY\ \ \ \ \ SPI\_CR1\_RXONLY}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_1LINE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_DFF}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_SSOE\ <<\ 16U)}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_2\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_4\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_8\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_16\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_32\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2)}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_64\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_128\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_256\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ SPI\_CR1\_CRCEN}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ SPI\_IT\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ SPI\_IT\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ SPI\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Rx\ buffer\ not\ empty\ flag\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Tx\ buffer\ empty\ flag\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Busy\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ CRC\ error\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Mode\ fault\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Overrun\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ TI\ mode\ frame\ format\ error\ flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_RXNE\ |\ SPI\_SR\_TXE\ |\ SPI\_SR\_BSY\ |\ SPI\_SR\_CRCERR\(\backslash\)}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ SPI\_SR\_MODF\ |\ SPI\_SR\_OVR\ |\ SPI\_SR\_FRE)}}
\DoxyCodeLine{00331\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00350\ }
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00362\ }
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00374\ }
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR2\(\backslash\)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00387\ }
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR)\ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{00403\ }
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_CRCERRFLAG(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ (uint16\_t)(\string~SPI\_FLAG\_CRCERR))}}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_MODFFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_modf\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_modf\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE);\ \(\backslash\)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_modf);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_OVRFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_ovr\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>DR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_ovr);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00436\ }
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_FREFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_fre\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_fre\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_fre);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ \ \}while(0U)}}
\DoxyCodeLine{00448\ }
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00455\ }
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE(\_\_HANDLE\_\_)\ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00462\ }
\DoxyCodeLine{00467\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_TX(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00478\ }
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_RX(\_\_HANDLE\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00485\ }
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ SPI\_RESET\_CRC(\_\_HANDLE\_\_)\ do\{CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\}while(0U)}}
\DoxyCodeLine{00493\ }
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_FLAG(\_\_SR\_\_,\ \_\_FLAG\_\_)\ ((((\_\_SR\_\_)\ \&\ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00509\ }
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_IT\_SOURCE(\_\_CR2\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_CR2\_\_)\ \&\ (\_\_INTERRUPT\_\_))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00521\ }
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ IS\_SPI\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_MODE\_SLAVE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_MODE\_MASTER))}}
\DoxyCodeLine{00529\ }
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES\_RXONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES(\_\_MODE\_\_)\ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)}}
\DoxyCodeLine{00544\ }
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES\_OR\_1LINE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00551\ }
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DATASIZE(\_\_DATASIZE\_\_)\ (((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_16BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_8BIT))}}
\DoxyCodeLine{00559\ }
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPOL(\_\_CPOL\_\_)\ \ \ \ \ \ (((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_HIGH))}}
\DoxyCodeLine{00567\ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPHA(\_\_CPHA\_\_)\ \ \ \ \ \ (((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_1EDGE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_2EDGE))}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ IS\_SPI\_NSS(\_\_NSS\_\_)\ \ \ \ \ \ \ \ (((\_\_NSS\_\_)\ ==\ SPI\_NSS\_SOFT)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_OUTPUT))}}
\DoxyCodeLine{00584\ }
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ IS\_SPI\_BAUDRATE\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_256))}}
\DoxyCodeLine{00598\ }
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ IS\_SPI\_FIRST\_BIT(\_\_BIT\_\_)\ \ (((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_MSB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_LSB))}}
\DoxyCodeLine{00606\ }
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ IS\_SPI\_TIMODE(\_\_MODE\_\_)\ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_ENABLE))}}
\DoxyCodeLine{00614\ }
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_CALCULATION(\_\_CALCULATION\_\_)\ (((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_ENABLE))}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_POLYNOMIAL(\_\_POLYNOMIAL\_\_)\ (((\_\_POLYNOMIAL\_\_)\ >=\ 0x1U)\ \ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLYNOMIAL\_\_)\ <=\ 0xFFFFU)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_POLYNOMIAL\_\_)\&0x1U)\ !=\ 0U))}}
\DoxyCodeLine{00631\ }
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DMA\_HANDLE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)\ !=\ NULL)}}
\DoxyCodeLine{00637\ }
\DoxyCodeLine{00642\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00650\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{00651\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Init(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00652\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DeInit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00653\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_p_i___exported___functions___group1_ga17f583be14b22caffa6c4e56dcd035ef}{HAL\_SPI\_MspInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00654\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gabadc4d4974af1afd943e8d13589068e1}{HAL\_SPI\_MspDeInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00655\ }
\DoxyCodeLine{00656\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00658\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_RegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{00659\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSPI\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{00660\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_UnRegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00669\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{00670\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00671\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00672\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,\ uint16\_t\ Size,}
\DoxyCodeLine{00673\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{00674\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00675\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00676\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00677\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00678\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00679\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00680\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00681\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00682\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAPause(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00683\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAResume(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00684\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAStop(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00685\ \textcolor{comment}{/*\ Transfer\ Abort\ functions\ */}}
\DoxyCodeLine{00686\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Abort(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00687\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Abort\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00688\ }
\DoxyCodeLine{00689\ \textcolor{keywordtype}{void}\ HAL\_SPI\_IRQHandler(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00690\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00691\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00692\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00693\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00694\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00695\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00696\ \textcolor{keywordtype}{void}\ HAL\_SPI\_ErrorCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00697\ \textcolor{keywordtype}{void}\ HAL\_SPI\_AbortCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00705\ \textcolor{comment}{/*\ Peripheral\ State\ and\ Error\ functions\ ***************************************/}}
\DoxyCodeLine{00706\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}}\ HAL\_SPI\_GetState(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00707\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_SPI\_GetError(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00725\ \}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00729\ }

\end{DoxyCode}
