<epsilon> 0
latch 1
circuits 2
620 3
and 4
630 5
with 18
the 14
gate 15
circuit 16
610 17
from 13
latch 7
the 8
decoded 9
output 10
signal 11
rg 12
therebetween 22
sequentially 6
a 19
phase 20
difference 21
. 23
