FW_BLC2	,	V_264
ILK_DPFDUNIT_CLOCK_GATE_ENABLE	,	V_803
tiling	,	V_413
pch_id	,	V_856
WM0_PIPEB_ILK	,	V_372
intel_crtc_active	,	F_46
for_each_intel_plane_on_crtc	,	F_70
i915_gem_request_reference	,	F_399
vlv_read_wm_values	,	F_203
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_656
VLV_TURBO_SOC_OVERRIDE	,	V_715
vid	,	V_778
"self-refresh entries: %d, wm: %d\n"	,	L_27
FORCEWAKE_MEDIA	,	V_576
sprite0_start	,	V_82
ktime_get_raw_ns	,	F_221
intel_update_sprite_watermarks	,	F_210
VLV_PCBR	,	V_688
reallocated	,	V_458
"timed out waiting for Punit DDR DVFS request\n"	,	L_4
HAS_PCH_LPT	,	F_379
g4x_compute_srwm	,	F_55
TSFS_SLOPE_SHIFT	,	V_745
INIT_DELAYED_WORK	,	F_404
GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE	,	V_7
max_gpu_freq	,	V_645
I915_READ8	,	F_308
"timeout waiting for pcode write (%d) to finish\n"	,	L_99
ilk_setup_wm_latency	,	F_128
skl_flush_wm_values	,	F_191
ips	,	V_49
FW_WM_VLV	,	F_61
"Unsupported pixel depth for rotation"	,	L_47
DDREC	,	V_736
gen6_update_ring_freq	,	F_280
ei_down	,	V_538
size	,	V_84
for_each_crtc	,	F_45
client_boost	,	V_588
"SR watermark: display plane %d, cursor %d\n"	,	L_18
unused	,	V_616
init_clock_gating	,	V_957
pm_rps_events	,	V_567
max_freq	,	V_568
"Enabling RC6 states: RC6 %s RC6p %s RC6pp %s\n"	,	L_57
plane_trans	,	V_452
I965_RCPB_CLOCK_GATE_DISABLE	,	V_936
intel_reset_gt_powersave	,	F_345
GFP_ATOMIC	,	V_973
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_797
i915_wm_info	,	V_253
GEN6_PM_RP_DOWN_EI_EXPIRED	,	V_562
result	,	V_297
gen6_init_rps_frequencies	,	F_263
HSW_GTT_CACHE_EN	,	V_873
GEN8_GAPSUNIT_CLOCK_GATE_DISABLE	,	V_12
sprite	,	V_161
i85x_init_clock_gating	,	F_375
drm_crtc	,	V_107
intel_set_rps	,	F_253
HSW_ECOCHK_ARB_PRIO_SOL	,	V_861
policy	,	V_649
MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE	,	V_914
out_blocks	,	V_429
MEM_MODE	,	V_953
b	,	V_741
"BIOS didn't set up PCBR, fixing up\n"	,	L_69
c	,	V_731
MEMSWCTL	,	V_483
CURSOR_SR	,	V_129
gen6_rps_reset_ei	,	F_243
i	,	V_57
DSPFW_HPLL_SR_EN	,	V_242
drm_i915_gem_object	,	V_258
fwater_hi	,	V_250
TSFS_SLOPE_MASK	,	V_744
DSPHOWM	,	V_180
GEN9_PCODE_READ_MEM_LATENCY	,	V_308
m	,	V_730
mltr	,	V_320
cpufreq_policy	,	V_648
p	,	V_300
"display watermark is too large(%d/%ld), disabling\n"	,	L_19
r	,	V_344
i965_update_wm	,	F_83
t	,	V_739
ilk_compute_pri_wm	,	F_96
cur_delay	,	V_514
x	,	V_740
y	,	V_398
GEN6_RP_DOWN_EI	,	V_549
MEMMODE_FSTART_MASK	,	V_507
ECO_GATING_CX_ONLY	,	V_945
ilk_wm_max_level	,	F_116
GEN7_HALF_SLICE_CHICKEN1	,	V_894
PLANEC_OLD	,	V_247
DSPFW2	,	V_167
"RC6 %s\n"	,	L_62
"Failed to set the min frequency\n"	,	L_64
vlv	,	V_72
DSPFW3	,	V_76
DSPFW4	,	V_192
GEN6_RP_UP_BUSY_AVG	,	V_556
DSPFW5	,	V_193
intel_calculate_wm	,	F_42
DSPFW6	,	V_194
DSPFW7	,	V_191
gen9_init_clock_gating	,	F_1
fsb_freq	,	V_33
"current GPU freq: %d MHz (%u)\n"	,	L_84
vlv_write_wm_values	,	F_57
WM1_LP_SR_EN	,	V_347
best_lp_wm	,	V_468
post	,	V_724
reg	,	V_111
WM0_PIPEA_ILK	,	V_371
sprite_width	,	V_464
skl_compute_linetime_wm	,	F_176
"unknown memory frequency 0x%02x\n"	,	L_1
VLV_DDL	,	F_59
cpuinfo	,	V_650
req	,	V_971
ret	,	V_200
pfit_size	,	V_273
i915_mch_val	,	F_307
ilk_cursor_wm_max	,	F_105
pixel_rate	,	V_196
vlv_merge_wm	,	F_77
p_params	,	V_427
POSTING_READ	,	F_26
ddb_size	,	V_388
"assuming DDR DVFS is disabled\n"	,	L_50
PLANE_WM_EN	,	V_451
MEMMODE_FMAX_MASK	,	V_504
lcfuse	,	V_768
skl_ddb_entry_write	,	F_180
single_plane_enabled	,	F_81
ilk_write_wm_values	,	F_150
is_transwm	,	V_469
pri_val	,	V_276
GEN6_RC_SLEEP	,	V_622
GEN6_PCODE_READ_RC6VIDS	,	V_640
DDL_PRECISION_HIGH	,	V_230
old_size	,	V_455
skl_latency	,	V_327
PLANE_BUF_CFG	,	F_159
GEN6_RP_DOWN_TIMEOUT	,	V_611
valleyview_cleanup_pctx	,	F_296
intel_pxfreq	,	F_304
CLKCFG_FSB_667	,	V_35
i9xx_update_wm	,	F_84
ips_ping_for_i915_load	,	F_321
pipe_src_h	,	V_274
ilk_compute_wm_results	,	F_142
vlv_compute_wm	,	F_74
kmalloc	,	F_398
WM0_PIPEC_IVB	,	V_373
intel_print_rc6_info	,	F_258
entries_required	,	V_101
pctx_paddr	,	V_693
end	,	V_391
cacheline_size	,	V_103
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_30
DRAIN_LATENCY_MASK	,	V_478
TILECTL	,	V_27
tlb_miss	,	V_149
wm0_pipe_reg	,	V_474
sandybridge_pcode_write	,	F_273
ddrpll	,	V_45
GEN6_PM_RP_UP_THRESHOLD	,	V_566
WM2_LP_ILK	,	V_369
spin_unlock	,	F_248
crtc_h	,	V_426
broadwell_init_clock_gating	,	F_361
vlv_nc_read	,	F_286
PLANE_WM_LINES_MASK	,	V_473
GCFG_DIS	,	V_922
dev_private	,	V_5
"unknown fsb frequency 0x%04x\n"	,	L_2
ILK_PABSTRETCH_DIS	,	V_850
FW_BLC_SELF_VLV	,	V_69
IS_PINEVIEW	,	F_29
GEN8_LQSC_RO_PERF_DIS	,	V_22
intel_num_planes	,	F_163
crtc_w	,	V_152
DRM_DEBUG	,	F_213
GEN7_MAX_PS_THREAD_DEP	,	V_916
DSPFW1	,	V_123
GEN6_ENCODE_RC6_VID	,	F_275
cursor_res_l	,	V_444
valleyview_init_gt_powersave	,	F_298
total_rate	,	V_216
GEN6_RP_INTERRUPT_LIMITS	,	V_572
DISP_ARB_CTL	,	V_378
"Unknown FSB/MEM found, disable CxSR\n"	,	L_3
chv_set_memory_dvfs	,	F_16
IS_I915GM	,	F_33
sb_lock	,	V_705
HZ	,	V_795
CACHE_MODE_1	,	V_883
tmp	,	V_29
ilk_init_lp_watermarks	,	F_350
TRANS_CHICKEN2_FDI_POLARITY_REVERSED	,	V_827
CACHE_MODE_0	,	V_819
bytes_per_pixel	,	V_199
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_553
gen3_init_clock_gating	,	F_374
GT_FREQUENCY_MULTIPLIER	,	V_967
i830_get_fifo_size	,	F_40
CURBASE	,	F_189
HAS_CORE_RING_FREQ	,	F_281
intel_init_pm	,	F_380
CUR_WM_TRANS	,	F_185
gen6_rps_boost	,	F_249
IS_IRONLAKE_M	,	F_334
gtt	,	V_696
emitted_jiffies	,	V_972
cursor_wm	,	V_143
GEN7_RC_CTL_TO_MODE	,	V_595
g4x_update_wm	,	F_80
out_unlock	,	V_765
"RPe GPU freq: %d MHz (%u)\n"	,	L_74
CLKCFG_MEM_MASK	,	V_37
PIPE_WM_LINETIME_TIME	,	F_113
suspended	,	V_977
"flush pipe %c (pass %d)\n"	,	L_48
GEN6_RC_EVALUATION_INTERVAL	,	V_619
FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT	,	V_678
I965_FBC_CLOCK_GATE_DISABLE	,	V_938
sanitize_rc6_option	,	F_261
"setting GPU freq to %d MHz (%u)\n"	,	L_85
pipe_src_w	,	V_151
GEN8_SDEUNIT_CLOCK_GATE_DISABLE	,	V_13
SSKPD_WM3_SHIFT	,	V_319
cursor_res_b	,	V_443
cpufreq_cpu_put	,	F_278
is_sprite	,	V_287
DRM_INFO	,	F_270
GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ	,	V_26
srwm	,	V_243
is_lp	,	V_280
pineview_cursor_hplloff_wm	,	V_134
CBR1_VLV	,	V_915
WM0_PIPE_SPRITE_SHIFT	,	V_355
skl_update_pipe_wm	,	F_193
ivybridge_init_clock_gating	,	F_364
gen7_setup_fixed_func_scheduler	,	F_358
ILK_VSDPFD_FULL	,	V_811
PLANEA	,	V_166
TILECTL_TLBPF	,	V_28
PLANEC	,	V_178
PLANEB	,	V_165
new_size	,	V_456
"max GPU freq: %d MHz (%u)\n"	,	L_73
PUNIT_REG_DDR_SETUP2	,	V_63
WM1_LP_FBC_SHIFT_BDW	,	V_348
num_pipes_active	,	V_292
spr_val	,	V_298
to_intel_crtc	,	F_49
max_level	,	V_203
valleyview_init_clock_gating	,	F_368
gen6_suspend_rps	,	F_329
diff1	,	V_733
num_levels	,	V_222
scaled	,	V_333
USHRT_MAX	,	V_210
modifier	,	V_423
intel_enable_rc6	,	F_262
flush_delayed_work	,	F_330
line_time_us	,	V_146
"GPLL enabled? %s\n"	,	L_80
"bad pxval: %ld\n"	,	L_86
DDL_PLANE_SHIFT	,	V_162
mchdev_lock	,	V_482
mode	,	V_304
ILK_DSPCLK_GATE_D	,	V_815
cherryview_enable_rps	,	F_302
GEN6_RC_CTL_RC6_ENABLE	,	V_596
DE_PCU_EVENT	,	V_528
FB_FMAX_VMIN_FREQ_HI_MASK	,	V_685
"failed to find known CxSR latency "	,	L_90
spin_lock_irq	,	F_217
pipe	,	V_80
RAMCLK_GATE_D	,	V_928
valleyview_rps_max_freq	,	F_287
rc6_mode	,	V_631
y_data_rate	,	V_408
__i915_chipset_val	,	F_305
new	,	V_361
cpp	,	V_256
ilk_wm_lp_latency	,	F_141
BDW_DPRS_MASK_VBLANK_SRD	,	V_864
crtc_htotal	,	V_150
pfit_h	,	V_272
"DSPFW1 register is %x\n"	,	L_16
DSTATE_PLL_D3_OFF	,	V_941
DSPARB_CSTART_SHIFT	,	V_94
I965_FIFO_SIZE	,	V_245
DISP_DATA_PARTITION_5_6	,	V_377
pipe_name	,	F_36
planeb_wm	,	V_233
uint16_t	,	T_4
rp1	,	V_674
rp0	,	V_658
pfit_w	,	V_271
struct_mutex	,	V_699
pcbr	,	V_697
OVCUNIT_CLOCK_GATE_DISABLE	,	V_930
list_add	,	F_252
cxsr	,	V_73
IS_CRESTLINE	,	F_28
i915_gpu_raise	,	F_317
"sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n"	,	L_24
wm_size	,	V_102
list_for_each_entry	,	F_171
DSPCLK_GATE_D	,	V_911
DSPFW_HPLL_CURSOR_MASK	,	V_136
CSHRDDR3CTL_DDR3	,	V_44
dsparb2	,	V_86
"SKL Mailbox read error = %d\n"	,	L_39
latency	,	V_56
dsparb3	,	V_87
i9xx_get_fifo_size	,	F_39
skl_wm_flush_pipe	,	F_187
ilk_plane_wm_reg_max	,	F_101
SPRITEC	,	V_173
VLV_WM_LEVEL_DDR_DVFS	,	V_205
SPRITED	,	V_172
SPRITEA	,	V_170
SPRITEB	,	V_168
"PCBR: 0x%08x\n"	,	L_70
ei_up	,	V_537
busy	,	V_583
CLKCFG_FSB_MASK	,	V_31
"enabled"	,	L_6
dsparb	,	V_85
update_wm	,	V_479
I915_GTT_OFFSET_NONE	,	V_703
ECOSKPD	,	V_944
skl_allocate_pipe_ddb	,	F_164
vlv_init_display_clock_gating	,	F_367
intel_fbc_init	,	F_381
HPLL_CURSOR	,	V_137
to_intel_plane	,	F_133
rpe	,	V_670
default_wm	,	V_106
VLV_PCBR_ADDR_SHIFT	,	V_692
_MASKED_FIELD	,	F_357
IS_BROADWELL	,	F_119
SSKPD_WM2_SHIFT	,	V_318
ilk_increase_wm_latency	,	F_125
wm_linetime	,	V_352
PLANEB_HI	,	V_187
for_each_intel_plane	,	F_207
SPRITEE	,	V_176
mmio_base	,	V_621
SPRITEF	,	V_175
GPLLENABLE	,	V_716
VLV_WM_LEVEL_PM5	,	V_204
VLV_WM_LEVEL_PM2	,	V_202
DSSUNIT_CLOCK_GATE_DISABLE	,	V_931
rps	,	V_61
MI_ARB_VLV	,	V_913
cursor_hpll_disable	,	V_135
partitioning	,	V_340
GEN6_RC6_WAKE_RATE_LIMIT	,	V_618
pri_latency	,	V_201
i915_update_gfx_val	,	F_313
I965_RCC_CLOCK_GATE_DISABLE	,	V_932
GEN6_RC_CTL_RC6p_ENABLE	,	V_597
GEN6_WIZ_HASHING_MASK	,	V_839
DPLS_EDP_PPS_FIX_DIS	,	V_825
graphics_val	,	V_763
data_rate	,	V_407
GEN6_RP_DOWN_IDLE_CONT	,	V_717
GEN7_COMMON_SLICE_CHICKEN1	,	V_896
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n"	,	L_51
spin_lock_init	,	F_403
ring	,	V_614
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_907
DIV_ROUND_UP	,	F_43
wm_info	,	V_248
broadwater_init_clock_gating	,	F_373
RCBMAXAVG	,	V_501
FORCE_DDR_LOW_FREQ	,	V_65
skl_compute_plane_wm	,	F_173
BETWEEN	,	V_543
ilk_merge_wm_level	,	F_136
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_841
mbox	,	V_958
display_wm	,	V_153
get_fifo_size	,	V_255
I915_MAX_PLANES	,	V_405
POSTING_READ16	,	F_215
PXVFREQ_PX_SHIFT	,	V_511
DSTATE_GFX_CLOCK_GATING	,	V_942
PUNIT_REG_GPU_FREQ_REQ	,	V_574
fifo_extra	,	V_217
_3D_CHICKEN	,	V_836
_FW_WM	,	F_204
"not enough stolen space for PCTX, disabling\n"	,	L_71
cparams	,	V_738
DSPCNTR	,	F_348
state	,	V_115
vlv_punit_read	,	F_18
"Sprite WM%d too large %u (max %u)\n"	,	L_37
ilk_disable_lp_wm	,	F_152
GEN6_OFFSET	,	F_234
gen9_enable_rc6	,	F_267
delayed_resume_work	,	V_793
skl_pipe_pixel_rate	,	F_166
intel_suspend_hw	,	F_378
FB_GFX_FGUARANTEED_FREQ_FUSE_MASK	,	V_677
g4x_init_clock_gating	,	F_370
min_freq	,	V_569
GEN7_ROW_CHICKEN2	,	V_902
IS_I945GM	,	F_31
adjusted_mode	,	V_113
ironlake_enable_drps	,	F_216
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_624
__intel_rps_boost_work	,	F_393
do_div	,	F_312
num_active_crtcs	,	V_228
valleyview_disable_rps	,	F_257
paddr	,	V_694
"FIFO watermark level: %ld\n"	,	L_15
DISP_ARB_CTL2	,	V_376
LCFUSE02	,	V_791
wm_intermediate_val	,	V_412
VFMUNIT_CLOCK_GATE_DISABLE	,	V_808
cur	,	V_285
"GPLL not enabled\n"	,	L_79
ironlake_set_drps	,	F_211
IS_CHERRYVIEW	,	F_62
cherryview_init_gt_powersave	,	F_299
stolen_base	,	V_689
GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT	,	V_312
MEMMODE_FMIN_MASK	,	V_506
WM1S_LP_ILK	,	V_380
vstart	,	V_494
list_del_init	,	F_247
mutex_init	,	F_402
planea_wm	,	V_232
CSIEW0	,	V_772
CSIEW1	,	V_773
pineview_update_wm	,	F_47
CSIEW2	,	V_774
DSPFW9_CHV	,	V_177
mutex_unlock	,	F_22
MARIUNIT_CLOCK_GATE_DISABLE	,	V_805
FB_GFX_MAX_FREQ_FUSE_MASK	,	V_679
PLANE_WM_TRANS	,	F_184
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_33
ILK_DPFCUNIT_CLOCK_GATE_DISABLE	,	V_802
ilk_wm_values	,	V_341
assert_spin_locked	,	F_212
limits	,	V_531
SR	,	V_125
SPRITEB_HI	,	V_188
intel_enable_gt_powersave	,	F_340
GEN7_GT_MODE	,	V_885
i915_gpu_turbo_disable	,	F_320
horiz_pixels	,	V_198
GEN6_RC_CONTROL	,	V_592
min_delay	,	V_513
DSPSURF	,	F_349
GEN7_DOP_CLOCK_GATE_ENABLE	,	V_870
RCBMINAVG	,	V_502
sprite1_start	,	V_83
skl_ddb_entry_init_from_hw	,	F_156
mutex_lock	,	F_17
cwm	,	V_251
rp_state_cap	,	V_604
GEN6_MBCUNIT_SNPCR	,	V_908
ilk_wm_fbc	,	F_95
CUR_WM	,	F_183
PUNIT_REG_GPU_LFM	,	V_686
I915_FORMAT_MOD_Y_TILED	,	V_416
intel_uncore_forcewake_put	,	F_241
VRHUNIT_CLOCK_GATE_DISABLE	,	V_912
rc6vids	,	V_628
div_u64	,	F_90
mdelay	,	F_219
valleyview_enable_rps	,	F_303
PLANE_NV12_BUF_CFG	,	F_186
sandybridge_pcode_read	,	F_117
intel_fbc_enabled	,	F_139
intel_crtc_state	,	V_266
cdclk_freq	,	V_307
wait_for_atomic	,	F_218
INIT_LIST_HEAD	,	F_405
FORCE_DDR_FREQ_REQ_ACK	,	V_66
selected_result	,	V_433
GEN6_PMINTRMSK	,	V_573
HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE	,	V_876
DMIEC	,	V_735
results	,	V_342
gen9_disable_rps	,	F_254
pre	,	V_725
IS_I85X	,	F_386
pri	,	V_283
valleyview_check_pctx	,	F_290
ibx_init_clock_gating	,	F_346
WM1_LP_SR_SHIFT	,	V_346
WARN	,	F_92
VLV_FIFO_START	,	F_35
FORCEWAKE_ALL	,	V_594
ETIMEDOUT	,	V_964
IS_I865G	,	F_387
GEN6_RP_MEDIA_IS_GFX	,	V_554
GEN6_RC_CTL_HW_ENABLE	,	V_626
rp0_freq	,	V_544
name	,	V_325
valleyview_cleanup_gt_powersave	,	F_301
TRANS_CHICKEN2_FRAME_START_DELAY_MASK	,	V_830
g4x_compute_wm0	,	F_51
rgvmodectl	,	V_489
"You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n"	,	L_67
ilk_compute_spr_wm	,	F_97
next	,	V_579
intel_pipe_wm	,	V_329
new_ddb	,	V_418
chv_gpu_freq	,	F_391
"DSPFW3 register is %x\n"	,	L_17
BDW_WA_L3SQCREG1_DEFAULT	,	V_872
MEMINTREN	,	V_515
CHICKEN_PAR1_1	,	V_862
i915_ironlake_get_mem_freq	,	F_10
"on"	,	L_58
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_638
lp_wm_5_6	,	V_467
ironlake_init_clock_gating	,	F_351
ECOCHK_DIS_TLB	,	V_9
czclk_freq	,	V_965
ring_freq	,	V_655
now	,	V_732
skl_ddb_allocation	,	V_395
"DDR speed: %d MHz\n"	,	L_72
VLV_OVERRIDE_EN	,	V_712
SDEW	,	V_771
out_lines	,	V_430
rotation	,	V_425
start	,	V_390
GEN9_MEDIA_PG_ENABLE	,	V_627
vlv_cck_read	,	F_300
DOP_CLOCK_GATING_DISABLE	,	V_903
VLV_GUNIT_CLOCK_GATE	,	V_921
intel_init_gt_powersave	,	F_327
idle_freq	,	V_575
GEN8_GARBCNTL	,	V_24
SOUTH_CHICKEN2	,	V_824
GEN6_RP_CONTROL	,	V_551
PXWL	,	V_790
GEN7_ROW_CHICKEN2_GT2	,	V_904
GEN8_UCGCTL6	,	V_11
intel_crtc	,	V_157
VIDSTART	,	V_518
skl_compute_wm_results	,	F_179
HIGH_POWER	,	V_545
IOSF_NC_FB_GFX_FREQ_FUSE	,	V_676
last_count1	,	V_520
MEM_DISPLAY_B_TRICKLE_FEED_DISABLE	,	V_956
last_count2	,	V_523
pctx_size	,	V_698
VLV_SOC_TDP_EN	,	V_713
uint64_t	,	T_5
_3D_CHICKEN_SF_DISABLE_OBJEND_CULL	,	V_890
"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n"	,	L_87
list_empty	,	F_246
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_893
fdi_rx_polarity_inverted	,	V_829
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH	,	V_832
fmax	,	V_491
"Gen9 Plane"	,	L_46
drm_device	,	V_1
skl_wm_method1	,	F_167
i845_wm_info	,	V_265
skl_wm_method2	,	F_168
skl_wm_level	,	V_437
gen6_disable_rps_interrupts	,	F_331
WM_DIRTY_LP	,	F_148
INTEL_RC6pp_ENABLE	,	V_602
gfx_power	,	V_756
SPRITED_HI	,	V_185
HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL	,	V_608
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_54
DRM_DEBUG_DRIVER	,	F_12
i845_update_wm	,	F_88
ips_link_to_i915_driver	,	V_767
display_latency_ns	,	V_139
skl_cursor_allocation	,	F_155
WM3S_LP_IVB	,	V_382
fbc	,	V_295
BDW_DISABLE_HDC_INVALIDATION	,	V_17
"yes"	,	L_81
alloc_size	,	V_402
clamp_t	,	F_264
intel_engine_cs	,	V_613
for_each_ring	,	F_268
crtc	,	V_108
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_897
CLKCFG_FSB_533	,	V_32
is_cursor	,	V_470
intel_rps_limits	,	F_224
GEN6_PCODE_MAILBOX	,	V_959
DSPFW7_CHV	,	V_171
scaling_factor	,	V_647
intel_gpu_ips_teardown	,	F_325
level1	,	V_358
GEN9_FREQ_SCALER	,	V_609
primary	,	V_114
level2	,	V_359
FW_BLC_SELF	,	V_74
PLANE_WM_LINES_SHIFT	,	V_450
skl_get_total_relative_data_rate	,	F_162
skl_compute_wm_level	,	F_175
skl_compute_wm_global_parameters	,	F_170
DRM_I915_THROTTLE_JIFFIES	,	V_584
i945_wm_info	,	V_252
"GPU status: 0x%08x\n"	,	L_83
enabled	,	V_109
I915_FIFO_LINE_SIZE	,	V_244
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_899
GEN6_DECODE_RC6_VID	,	F_274
GEN6_RPNSWREQ	,	V_570
bxt_init_clock_gating	,	F_8
pvid_to_extvid	,	F_310
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_884
"Setting FIFO watermarks - %c: plane=%d, cursor=%d, "	,	L_23
"Sprite"	,	L_44
GEN7_FF_THREAD_MODE	,	V_851
intel_disable_gt_powersave	,	F_333
"FIFO size - (0x%08x) %s: %d\n"	,	L_11
pcbr_offset	,	V_702
HIZ_RAW_STALL_OPT_DISABLE	,	V_882
num_pipes	,	V_224
intel_print_wm_latency	,	F_124
skl_pipe_wm_parameters	,	V_384
spin_unlock_irq	,	F_222
GS_UNIT_CLOCK_GATE_DISABLE	,	V_926
cxsr_allowed	,	V_227
display	,	V_138
DSPARB_BEND_SHIFT	,	V_95
cxsr_enabled	,	V_237
pxvid	,	V_748
ilk_update_wm	,	F_197
CLKCFG_MEM_667	,	V_40
tiling_mode	,	V_260
pxw	,	V_769
WM0_PIPE_CURSOR_MASK	,	V_477
intel_init_clock_gating	,	F_377
cxsr_latency	,	V_52
ECR	,	V_770
width	,	V_209
sr_latency_ns	,	V_231
WM_DIRTY_LP_ALL	,	V_363
ret_wm	,	V_335
GEN9_MEM_LATENCY_LEVEL_MASK	,	V_309
max_freq_softlimit	,	V_532
intel_wm_config	,	V_288
gen6_reset_rps_interrupts	,	F_337
small	,	V_155
display_sr	,	V_122
cur_val	,	V_299
unused_crtc	,	V_110
dstate	,	V_939
skl_results	,	V_463
pctx	,	V_701
"RP1(Guar Freq) GPU freq: %d MHz (%u)\n"	,	L_75
method1	,	V_281
method2	,	V_282
latency_ns	,	V_100
ilk_wm_maximums	,	V_294
FB_GFX_MAX_FREQ_FUSE_SHIFT	,	V_680
skl_update_sprite_wm	,	F_196
"Odd GPU freq value\n"	,	L_56
intel_cleanup_gt_powersave	,	F_328
trans_wm	,	V_445
IS_BROADWATER	,	F_384
valleyview_rps_guar_freq	,	F_285
GEN9_PG_ENABLE	,	V_593
corr2	,	V_759
DSPFW8_CHV	,	V_174
visible	,	V_211
for_each_pipe	,	F_145
"FIFO entries required for mode: %ld\n"	,	L_14
DSPHOWM1	,	V_195
g4x_wm_info	,	V_238
nth_active_pipe	,	V_389
I915_WRITE16	,	F_214
round_jiffies_up_relative	,	F_343
MEMINTRSTS	,	V_525
min_gpu_freq	,	V_646
ffs	,	F_82
FB_FMAX_VMIN_FREQ_LO_MASK	,	V_682
enable_rc6	,	V_599
sskpd	,	V_313
WM3_LP_ILK	,	V_368
WM_MISC	,	V_374
intel_gpu_freq	,	F_238
GT_INTERVAL_FROM_US	,	F_226
GEN8_L3SQCREG1	,	V_871
GEN8_L3SQCREG4	,	V_21
MEMMODE_FMAX_SHIFT	,	V_505
"Couldn't check for BIOS workaround\n"	,	L_66
MLTR_ILK	,	V_321
FW_CSPWRDWNEN	,	V_70
"Failed to read display plane latency. "	,	L_88
cherryview_rps_rpe_freq	,	F_283
HSW_ROW_CHICKEN3	,	V_877
valleyview_rps_min_freq	,	F_289
__i915_update_gfx_val	,	F_311
EG1	,	V_783
DSTATE_DOT_CLOCK_GATING	,	V_943
EG0	,	V_782
EG3	,	V_785
EG2	,	V_784
htotal	,	V_144
EG5	,	V_787
EG4	,	V_786
EG7	,	V_789
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_879
ilk_fbc_wm_reg_max	,	F_103
MEMMODE_FSTART_SHIFT	,	V_508
EG6	,	V_788
intel_gpu_ips_init	,	F_324
CSHRDDR3CTL	,	V_42
lp_wm_1_2	,	V_466
pcu_mbox	,	V_629
GEN7_L3SQCREG1	,	V_919
GEN7_L3SQCREG4	,	V_905
BXT_RP_STATE_CAP	,	V_606
SPRITEF_HI	,	V_182
temp	,	V_449
GEN6_RC_VIDEO_FREQ	,	V_610
ddb	,	V_396
min_scanlines	,	V_434
total_count	,	V_726
"Primary WM%d too large %u (max %u)\n"	,	L_36
update_sprite_wm	,	V_480
WARN_ON	,	F_67
ilk_pipe_wm_get_hw_state	,	F_202
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT	,	V_672
ddl	,	V_159
cherryview_setup_pctx	,	F_292
for_each_plane	,	F_158
queue_work	,	F_251
dspclk_gate	,	V_799
min_t	,	F_68
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_900
"Primary"	,	L_43
cursor_trans	,	V_453
"primary"	,	L_9
FORCE_DDR_HIGH_FREQ	,	V_64
GEN9_GAPS_TSV_CREDIT_DISABLE	,	V_25
plane	,	V_81
i915_gpu_lower	,	F_318
IS_PINEVIEW_G	,	F_48
last_time2	,	V_524
GEN6_RC6pp_THRESHOLD	,	V_637
symbol_put	,	F_323
intel_fb_obj	,	F_86
MCH_SSKPD	,	V_314
LCFUSE_HIV_MASK	,	V_792
fbc_wm_enabled	,	V_338
cherryview_disable_rps	,	F_256
skl_ddb_get_hw_state	,	F_157
vert_pixels	,	V_400
last_time1	,	V_521
MI_ARB_C3_LP_WRITE_ENABLE	,	V_948
ilk_compute_wm_config	,	F_134
gen9_enable_rps	,	F_266
vlv_invert_wms	,	F_72
intel_ddb_partitioning	,	V_289
num_planes	,	V_436
dev	,	V_2
mult_frac	,	F_279
fmin	,	V_492
NSEC_PER_MSEC	,	V_754
GEN6_FREQUENCY	,	F_233
max_wm	,	V_105
ext_v	,	V_761
ARRAY_SIZE	,	F_14
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK	,	V_673
vlv_wm_get_hw_state	,	F_206
RC_OP_FLUSH_ENABLE	,	V_821
IS_HASWELL	,	F_118
pass	,	V_454
ilk_wm_merge	,	F_137
active	,	V_229
ilk_pipe_wm_parameters	,	V_277
skl_pipe_wm_active_state	,	F_199
diff	,	V_653
HAS_PCH_SPLIT	,	F_382
ilk_compute_cur_wm	,	F_98
new_values	,	V_457
i915_gtt	,	V_695
DSPARB	,	V_89
WM1_LP_LATENCY_SHIFT	,	V_345
snb_wm_latency_quirk	,	F_127
g4x_cursor_wm_info	,	V_240
submitted	,	V_581
"GT fifo had a previous error %x\n"	,	L_63
"disabling CxSR\n"	,	L_92
intel_rps_client	,	V_580
_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL	,	V_848
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_880
I915_READ16	,	F_11
DRM_FORMAT_MOD_NONE	,	V_424
SSKPD_WM0_SHIFT	,	V_315
ilk_compute_wm_maximums	,	F_106
VLV_BIAS_CPU_125_SOC_875	,	V_721
byt_freq_opcode	,	F_390
is_desktop	,	V_53
MEMINT_EVAL_CHG_EN	,	V_517
for_each_intel_crtc	,	F_78
drm_plane	,	V_328
pipe_size	,	V_387
GEN6_UCGCTL2	,	V_14
vlv_get_fifo_size	,	F_34
gen6_sanitize_rps_pm_mask	,	F_228
intel_get_crtc_for_plane	,	F_52
plane_bytes_per_line	,	V_414
GEN6_UCGCTL1	,	V_842
"Pipe %c %s %c FIFO size: %d\n"	,	L_8
drm_format_plane_cpp	,	F_66
hdisplay	,	V_145
y_plane_blocks	,	V_410
FB_GFX_FMAX_AT_VMAX_FUSE	,	V_661
plane_sr	,	V_236
pixel_size	,	V_99
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_843
is_enabled	,	V_471
IS_GEN2	,	F_85
"%s WM%d latency %u (%u.%u usec)\n"	,	L_41
DEIMR	,	V_530
cur_freq	,	V_542
wait_for	,	F_20
IS_GEN9	,	F_115
IS_GEN4	,	F_383
hw_lock	,	V_62
IS_GEN3	,	F_385
IS_GEN6	,	F_129
BXT_DDB_SIZE	,	V_392
IS_GEN5	,	F_138
ia_freq	,	V_654
INIT_WORK	,	F_400
is_ddr3	,	V_43
DSPFW_CURSOR_SR_MASK	,	V_128
_MASKED_BIT_ENABLE	,	F_6
"cursor %d\n"	,	L_29
min_ring_freq	,	V_644
ilk_wm_lp_to_level	,	F_140
"self-refresh entries: %d\n"	,	L_32
GEN6_RP_UP_EI	,	V_547
PXVFREQ_PX_MASK	,	V_510
i915_gem_object_create_stolen_for_preallocated	,	F_294
vlv_pipe_set_fifo_size	,	F_75
jiffies	,	V_522
intel_read_wm_latency	,	F_114
intel_plane	,	V_206
config	,	V_118
ilk_wm_get_hw_state	,	F_208
DRM_DEBUG_KMS	,	F_15
PUNIT_REG_GPU_FREQ_STS	,	V_675
intel_runtime_pm_put	,	F_339
L3SQ_URB_READ_CAM_MATCH_DISABLE	,	V_906
OVRUNIT_CLOCK_GATE_DISABLE	,	V_929
i830_init_clock_gating	,	F_376
plane_name	,	F_37
"Punit not acking DDR DVFS request, "	,	L_49
HSW_SAMPLE_C_PERFORMANCE	,	V_887
ddb_partitioning	,	V_290
WM_DIRTY_LINETIME	,	F_146
PMMISC	,	V_495
_pxvid_to_vd	,	F_309
PLANE_SURF	,	F_188
GEN6_RC1_WAKE_RATE_LIMIT	,	V_633
FB_GFX_FREQ_FUSE_MASK	,	V_666
MI_ARB_STATE	,	V_934
IS_SKYLAKE	,	F_7
g4x_disable_trickle_feed	,	F_347
FW_BLC	,	V_263
I915_FORMAT_MOD_Yf_TILED	,	V_417
GEN6_GT_MODE	,	V_838
up_threshold	,	V_558
gen6_rps_busy	,	F_242
count	,	V_753
intel_plane_state	,	V_207
CLKCFG_MEM_800	,	V_41
stolen_size	,	V_700
DRM_ERROR	,	F_21
INTEL_PCH_LPT_LP_DEVICE_ID_TYPE	,	V_857
GEN6_PCODE_WRITE_RC6VIDS	,	V_641
pch_pfit	,	V_268
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_818
boosts	,	V_591
fb	,	V_116
skl_ddb_entry_size	,	F_165
client_lock	,	V_577
cursor	,	V_140
work_struct	,	V_794
SOUTH_DSPCLK_GATE_D	,	V_796
wm_lp_spr	,	V_350
INTEL_REVID	,	F_5
skl_update_other_pipe_wm	,	F_194
_MASKED_BIT_DISABLE	,	F_32
__gen6_update_ring_freq	,	F_276
cpufreq_cpu_get	,	F_277
chipset_val	,	V_762
ilk_display_fifo_size	,	F_100
GEN6_RC6p_THRESHOLD	,	V_636
DEIIR	,	V_529
rate	,	V_220
"Disable CxSR\n"	,	L_89
RING_MAX_IDLE	,	F_269
intel_get_cxsr_latency	,	F_13
GEN6_VFUNIT_CLOCK_GATE_DISABLE	,	V_15
DDRMPLL1	,	V_47
GEN7_FF_DS_SCHED_HW	,	V_855
HPLL_SR	,	V_133
GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT	,	V_311
ilk_update_sprite_wm	,	F_198
ilk_validate_wm_level	,	F_108
merged	,	V_336
_FW_WM_VLV	,	F_205
VLV_COUNTER_CONTROL	,	V_708
GEN6_RC_CTL_RC6pp_ENABLE	,	V_598
VLV_B0_WA_L3SQCREG1_VALUE	,	V_920
plane_wm	,	V_142
MEMCTL_FREQ_SHIFT	,	V_487
"Odd GPU freq values\n"	,	L_78
vidfreq	,	V_722
obj	,	V_259
diffms	,	V_752
intel_wait_for_vblank	,	F_192
cursor_blocks	,	V_403
GEN6_RC_STATE	,	V_617
vlv_gpu_freq_div	,	F_388
ddcc_status	,	V_605
GEN6_RC_CTL_EI_MODE	,	F_259
PEW	,	V_775
FW_WM	,	F_50
sprite_name	,	F_38
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_892
bits_per_pixel	,	V_117
mutex_is_locked	,	F_230
PLANEC_HI	,	V_184
dev_priv	,	V_4
hw	,	V_367
i915_gem_object_create_stolen	,	F_295
MEMMODECTL	,	V_490
_TRANSA_CHICKEN1	,	V_859
cursorb_wm	,	V_235
new_power	,	V_534
CHV_BIAS_CPU_50_SOC_50	,	V_714
"unexpected fall-through in intel_init_pm\n"	,	L_95
I965_ISC_CLOCK_GATE_DISABLE	,	V_937
DISP_FBC_WM_DIS	,	V_379
skl_plane_relative_data_rate	,	F_161
large	,	V_156
"stuck trying to change perf mode\n"	,	L_55
VLV_RC_CTL_CTX_RST_PARALLEL	,	V_720
"disabled"	,	L_7
MEM_DISPLAY_A_TRICKLE_FEED_DISABLE	,	V_955
vlv_wm_method2	,	F_63
skl_wm_get_hw_state	,	F_201
params	,	V_278
vlv_wm_state	,	V_214
"timeout waiting for pcode read (%d) to finish\n"	,	L_97
p_wm	,	V_447
wm_lp	,	V_339
fsb	,	V_54
"Cursor WM%d too large %u (max %u)\n"	,	L_38
MEMINT_CX_SUPR_EN	,	V_516
IS_BROXTON	,	F_154
GEN7_FF_VS_REF_CNT_FFME	,	V_866
y_tile_minimum	,	V_435
PUNIT_GPU_DUTYCYCLE_REG	,	V_671
clients	,	V_578
DRM_PLANE_TYPE_PRIMARY	,	V_225
pipe_wm	,	V_332
gen6_rps_pm_mask	,	F_227
"Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n"	,	L_65
FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT	,	V_665
DEIER	,	V_527
mem_value	,	V_279
SSKPD_WM_MASK	,	V_316
intel_gen6_powersave_work	,	F_335
MEMINT_EVAL_CHG	,	V_526
u16	,	T_2
GEN6_RP_MEDIA_TURBO	,	V_552
PIPE_B	,	V_91
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_91
PIPE_A	,	V_88
"cursor watermark is too large(%d/%ld), disabling\n"	,	L_20
PIPE_C	,	V_92
GEN6_PCODE_READY	,	V_960
drm_gem_object_unreference	,	F_297
VLV_RENDER_RC6_COUNT_EN	,	V_711
line_count	,	V_147
pineview_cursor_wm	,	V_126
max	,	F_53
WM1S_LP_EN	,	V_351
"FIFO watermarks - A: %d, B: %d\n"	,	L_31
intel_wm_level	,	V_296
to_i915	,	F_58
TR1	,	V_746
"self-refresh watermark: display plane %d "	,	L_28
skl_pipe_wm_get_hw_state	,	F_200
FF_SLICE_CS_CHICKEN2	,	V_18
pxvidfreq	,	V_777
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_858
pineview_display_wm	,	V_121
gen6_enable_rps	,	F_272
intel_queue_rps_boost_for_request	,	F_397
MI_AGPBUSY_830_MODE	,	V_952
hsw_compute_linetime_wm	,	F_110
SKL_REVID_D0	,	V_16
GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT	,	V_310
"Enabling RC6 states: RC6 %s\n"	,	L_60
gen6_disable_rps	,	F_255
semaphores	,	V_974
GEN9_FREQUENCY	,	F_231
rp1_freq	,	V_546
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_845
ilk_pipe_pixel_rate	,	F_89
pdev	,	V_659
i915_gem_request_completed	,	F_394
BDW_SCRATCH1	,	V_6
PUNIT_REG_DSPFREQ	,	V_67
u32	,	T_1
vlv_setup_wm_latency	,	F_64
GEN6_RP_STATE_CAP	,	V_607
PCH_DPLUNIT_CLOCK_GATE_DISABLE	,	V_822
MCPPCE_EN	,	V_496
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_844
line_size	,	V_154
mm	,	V_582
vlv_pctx	,	V_690
CM0_PIPELINED_RENDER_FLUSH_DISABLE	,	V_820
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_798
i845_get_fifo_size	,	F_41
level	,	V_208
"off"	,	L_59
skl_active	,	V_460
TSE	,	V_498
ironlake_disable_drps	,	F_223
SKL_REVID_E0	,	V_20
WM1_LP_ILK	,	V_370
GEN6_RP_DOWN_THRESHOLD	,	V_550
wm_changed	,	V_462
cherryview_check_pctx	,	F_291
ILK_DPARBUNIT_CLOCK_GATE_ENABLE	,	V_812
MCH_SSKPD_WM0_VAL	,	V_835
i830_a_wm_info	,	V_254
entry	,	V_394
entries	,	V_148
wm_state	,	V_215
spr	,	V_284
PLANE_WM	,	F_182
g4x_check_srwm	,	F_54
enable_fbc_wm	,	V_343
DRM_PLANE_TYPE_CURSOR	,	V_213
INTEL_DDB_PART_1_2	,	V_334
i965_cursor_wm_info	,	V_246
GFXEC	,	V_755
HALF_SLICE_CHICKEN3	,	V_886
VLV_COUNT_RANGE_HIGH	,	V_709
intel_fixup_cur_wm_latency	,	F_122
SKL_REVID_B0	,	V_10
gen6_enable_rps_interrupts	,	F_338
SSKPD_WM1_SHIFT	,	V_317
drm_framebuffer	,	V_421
GEN6_RP_UP_THRESHOLD	,	V_548
GTFIFODBG	,	V_632
i915_mch_dev	,	V_764
"2"	,	L_94
intel_watermark_params	,	V_97
mem	,	V_55
IS_G4X	,	F_27
MCH_SSKPD_WM0_MASK	,	V_834
lpt_suspend_hw	,	F_360
schedule_delayed_work	,	F_342
MEM_DISPLAY_TRICKLE_FEED_DISABLE	,	V_954
request_list	,	V_766
SKL_REVID_C0	,	V_23
_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH	,	V_849
ILK_FBCQ_DIS	,	V_814
PUNIT_GPU_STATUS_MAX_FREQ_MASK	,	V_669
sprite_height	,	V_465
PXVFREQ_BASE	,	V_509
crestline_init_clock_gating	,	F_372
PUNIT_GPU_STATUS_MAX_FREQ_SHIFT	,	V_668
"3"	,	L_93
u64	,	T_8
container_of	,	F_336
RCUPEI	,	V_499
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_846
chv_set_memory_pm5	,	F_23
CACHE_MODE_0_GEN7	,	V_881
"Setting FIFO watermarks - A: %d\n"	,	L_34
skl_setup_wm_latency	,	F_130
GAM_ECOCHK	,	V_8
pm	,	V_976
r1	,	V_356
GEN6_RP_ENABLE	,	V_555
r2	,	V_357
"gpu busy, RCS change rejected\n"	,	L_53
GEN6_PM_RP_DOWN_THRESHOLD	,	V_563
FORCE_ARB_IDLE_PLANES	,	V_888
plane_en	,	V_439
MEMCTL_SFCAVM	,	V_488
GEN6_AGGRESSIVE_TURBO	,	V_571
I915_WRITE	,	F_2
CLKCFG_FSB_800	,	V_34
GEN6_RC6_THRESHOLD	,	V_623
interrupts_enabled	,	V_587
pixel_format	,	V_212
DSPARB2	,	V_90
DSPARB3	,	V_93
y_minimum	,	V_406
intel_rotation_90_or_270	,	F_174
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_806
DPA_MASK_VBLANK_SRD	,	V_863
GEN6_MBC_SNPCR_MED	,	V_910
crtc_clock	,	V_120
plane_extra	,	V_221
CUR_BUF_CFG	,	F_160
DCLK	,	V_652
csipll	,	V_46
WM_DIRTY_FBC	,	V_364
rc6_mask	,	V_615
DSP_MAXFIFO_PM5_ENABLE	,	V_68
linetime	,	V_305
old	,	V_360
"Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n"	,	L_52
skl_compute_wm_pipe_parameters	,	F_172
INSTPM_AGPBUSY_INT_EN	,	V_947
snpcr	,	V_889
i915_chipset_val	,	F_306
cherryview_init_clock_gating	,	F_369
ilk_compute_wm_level	,	F_109
DRM_PLANE_TYPE_OVERLAY	,	V_226
MEMIHYST	,	V_503
efficient_freq	,	V_541
MLTR_WM2_SHIFT	,	V_324
GEN7_L3BANK2X_CLOCK_GATE_DISABLE	,	V_918
SPRITEA_HI	,	V_189
rgvswctl	,	V_481
uint8_t	,	T_6
i915_gfx_val	,	F_315
boost	,	V_969
chipset_power	,	V_734
y_bytes_per_pixel	,	V_399
IOSF_NC_FB_GFX_FMAX_FUSE_LO	,	V_681
FW_BLC_SELF_FIFO_MASK	,	V_262
GEN6_RP_IDLE_HYSTERSIS	,	V_612
cur_ddb	,	V_419
count1	,	V_727
ips_linetime	,	V_306
count2	,	V_728
min_freq_softlimit	,	V_533
to_intel_plane_state	,	F_71
count3	,	V_729
FB_FMAX_VMIN_FREQ_LO_SHIFT	,	V_683
freq	,	V_723
skl_hw	,	V_420
gen6_check_mch_setup	,	F_355
skl_init_clock_gating	,	F_4
FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT	,	V_664
PLANEA_HI	,	V_190
cpt_init_clock_gating	,	F_352
GEN6_WIZ_HASHING_16x4	,	V_840
max_ia_freq	,	V_643
min	,	F_56
pipe_config	,	V_267
GEN6_RC_SLEEP_PSMI_CONTROL	,	V_867
SR_HI	,	V_181
CURSORC	,	V_179
CURSORB	,	V_164
threshold_down	,	V_536
CURSORA	,	V_169
cherryview_rps_max_freq	,	F_282
y_plane	,	V_411
gen8_enable_rps	,	F_271
INTEL_INFO	,	F_73
sr	,	V_163
valleyview_set_rps	,	F_236
dirty	,	V_362
PCH_CPUNIT_CLOCK_GATE_DISABLE	,	V_823
DDL_CURSOR_SHIFT	,	V_160
intel_compute_pipe_wm	,	F_135
skl_ddb_get_pipe_allocation_limits	,	F_153
u8	,	T_7
VF_UNIT_CLOCK_GATE_DISABLE	,	V_925
IS_VALLEYVIEW	,	F_25
ILK_DPARB_GATE	,	V_810
WM0_PIPE_PLANE_SHIFT	,	V_354
skl_ddb_allocation_changed	,	F_169
TSFS_INTR_MASK	,	V_747
drm_i915_private	,	V_3
uint32_t	,	T_3
intel_plane_wm_parameters	,	V_397
i830_bc_wm_info	,	V_257
ILK_DISPLAY_CHICKEN1	,	V_813
ILK_DISPLAY_CHICKEN2	,	V_809
IVB_CHICKEN3	,	V_891
max_t	,	F_126
FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT	,	V_663
GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE	,	V_895
last_adj	,	V_560
i915_gpu_busy	,	F_319
GEN7_FF_TS_SCHED_HW	,	V_853
i915_pineview_get_mem_freq	,	F_9
num_active_planes	,	V_219
plane_blocks_per_line	,	V_415
irq_lock	,	V_586
INTEL_DDB_PART_5_6	,	V_293
gen6_rps_idle	,	F_244
cursor_latency_ns	,	V_141
RENCLK_GATE_D2	,	V_924
SKL_DDB_SIZE	,	V_393
this_crtc	,	V_461
RENCLK_GATE_D1	,	V_923
"Pipe %c FIFO split %d / %d / %d\n"	,	L_22
gen6_set_rps_thresholds	,	F_225
valleyview_setup_pctx	,	F_293
sprites_enabled	,	V_291
GTT_CACHE_EN_ALL	,	V_874
guard_size	,	V_104
cursor_sr	,	V_127
fbc_val	,	V_303
GEN7_FF_VS_SCHED_HW	,	V_854
fifo_size	,	V_98
drm_display_mode	,	V_112
DDL_SPRITE_SHIFT	,	F_60
I915_TILING_NONE	,	V_261
WM0_PIPE_SPRITE_MASK	,	V_476
CLKCFG	,	V_30
VLV_RENDER_RC0_COUNT_EN	,	V_719
is_mobile	,	V_751
skl_compute_pipe_wm	,	F_178
lpt_init_clock_gating	,	F_359
fifo_left	,	V_218
HSW_SCRATCH1	,	V_875
res_blocks	,	V_431
vlv_wm_values	,	V_158
ilk_compute_wm_dirty	,	F_144
vd	,	V_749
sr_fifo_size	,	V_223
TRANS_CHICKEN1_DP0UNIT_GC_DISABLE	,	V_833
"%s WM%d latency not provided\n"	,	L_40
GEN6_PM_RP_UP_EI_EXPIRED	,	V_565
OGW0	,	V_780
intel_uncore_forcewake_get	,	F_240
OGW1	,	V_781
vm	,	V_750
intel_suspend_gt_powersave	,	F_332
GEN7_L3CNTLREG1	,	V_898
threshold_up	,	V_535
IOSF_NC_FB_GFX_FMAX_FUSE_HI	,	V_684
alloc	,	V_386
changed	,	V_326
GEN8_FF_DS_REF_CNT_FFME	,	V_865
CL_UNIT_CLOCK_GATE_DISABLE	,	V_927
skl_compute_transition_wm	,	F_177
ilk_compute_fbc_wm	,	F_99
haswell_init_clock_gating	,	F_363
DEUC	,	V_933
GEN7_FF_SCHED_MASK	,	V_852
SV_CLOCK_GATE_DISABLE	,	V_949
request_boost	,	V_968
"Latency value missing\n"	,	L_35
wm	,	V_71
_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB	,	V_837
wq	,	V_589
display_hpll_disable	,	V_131
DRM_FORMAT_NV12	,	V_422
"RP1(Guar) GPU freq: %d MHz (%u)\n"	,	L_77
vlv_update_wm	,	F_79
GEN9_TSG_BARRIER_ACK_DISABLE	,	V_19
plane_blocks	,	V_409
mask	,	V_561
WM_DIRTY_PIPE	,	F_147
skl_ddb_entry	,	V_385
previous	,	V_366
ilk_cursor_wm_reg_max	,	F_102
"Couldn't fix incorrect rc6 voltage\n"	,	L_68
pineview_display_hplloff_wm	,	V_130
ddb_blocks	,	V_438
"SR latency is 0, disabling\n"	,	L_21
GEN6_PCODE_DATA1	,	V_963
"B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n"	,	L_26
skl_write_wm_values	,	F_181
PINEVIEW_SELF_REFRESH_EN	,	V_77
intel_vgpu_active	,	F_341
ILK_VRHUNIT_CLOCK_GATE_DISABLE	,	V_800
single_enabled_crtc	,	F_44
vlv_compute_wm_level	,	F_65
cursora_wm	,	V_234
intel_set_memory_cxsr	,	F_24
pipe_enabled	,	V_330
GEN6_READ_OC_PARAMS	,	V_639
DIV_ROUND_UP_ULL	,	F_93
"warning: pcode (write) mailbox access failed\n"	,	L_98
SPRITEC_HI	,	V_186
pipe_htotal	,	V_197
base	,	V_119
FW_BLC_SELF_EN	,	V_75
WM_MISC_DATA_PARTITION_5_6	,	V_375
GEN7_UCGCTL4	,	V_917
wm_pipe	,	V_353
ILK_ELPIN_409_SELECT	,	V_816
byt_gpu_freq	,	F_389
IS_IVYBRIDGE	,	F_123
DSPFW_SR_MASK	,	V_124
skl_update_wm	,	F_195
mmioflips	,	V_975
state2	,	V_760
vlv_punit_write	,	F_19
pipe_h	,	V_270
jiffies_to_msecs	,	F_220
state1	,	V_758
"no"	,	L_82
CLKCFG_FSB_400	,	V_36
enable	,	V_59
pessimal_latency_ns	,	V_239
DIV_ROUND_CLOSEST	,	F_111
GEN6_RP_DOWN_IDLE_AVG	,	V_557
drm_for_each_legacy_plane	,	F_132
val	,	V_60
cherryview_rps_guar_freq	,	F_284
cxsr_latency_table	,	V_58
intel_fixup_spr_wm_latency	,	F_121
i915	,	V_603
fstart	,	V_493
work	,	V_590
TSC1	,	V_497
MEMCTL_CMD_SHIFT	,	V_486
PCH_3DCGDIS0	,	V_804
PCH_3DCGDIS1	,	V_807
GEN6_PCODE_FREQ_RING_RATIO_SHIFT	,	V_657
INTEL_RC6p_ENABLE	,	V_601
eu_total	,	V_662
intel_init_emon	,	F_326
"WM latency values increased to avoid potential underruns\n"	,	L_42
GEN7_MISCCPCTL	,	V_869
MI_STATE	,	V_950
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_625
GEN6_PCODE_DATA	,	V_962
pipe_w	,	V_269
WM1_LP_FBC_SHIFT	,	V_349
skl_ddb_allocation_included	,	F_190
WARN_ONCE	,	F_237
HSW_FREQUENCY	,	F_232
HAS_PCH_NOP	,	F_366
kfree	,	F_396
GEN6_MBC_SNPCR_MASK	,	V_909
"Cursor"	,	L_45
cursor_en	,	V_442
I915_READ	,	F_3
vbt	,	V_828
D_STATE	,	V_940
ilk_compute_wm_parameters	,	F_131
total_data_rate	,	V_401
PXW	,	V_779
gpu_freq	,	V_642
out	,	V_704
CLKCFG_MEM_533	,	V_38
VLV_FIFO	,	F_76
gen	,	V_286
GEN8_RC_SEMA_IDLE_MSG_DISABLE	,	V_868
spr_latency	,	V_301
gen6_init_clock_gating	,	F_356
power	,	V_539
time_after	,	F_250
VLV_MEDIA_RC6_COUNT_EN	,	V_710
res_lines	,	V_432
MEMCTL_CMD_CHFREQ	,	V_485
HAS_RC6p	,	F_260
ilk_plane_wm_max	,	F_104
down_threshold	,	V_559
"Setting FIFO watermarks - A: plane=%d, cursor=%d, "	,	L_25
PUNIT_GPU_STATUS_REG	,	V_667
EAGAIN	,	V_961
trace_intel_gpu_freq_change	,	F_235
"sprite"	,	L_10
MI_AGPBUSY_INT_EN	,	V_951
DSPFW_HPLL_SR_MASK	,	V_132
WM_DIRTY_DDB	,	V_365
IS_GM45	,	F_371
GEN6_RC1e_THRESHOLD	,	V_635
minimum	,	V_404
HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE	,	V_878
vlv_set_rps_idle	,	F_239
ECO_FLIP_DONE	,	V_946
MEMMODE_SWMODE_EN	,	V_519
ILK_DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_801
mem_freq	,	V_39
corr	,	V_757
clock_in_khz	,	V_96
valleyview_rps_rpe_freq	,	F_288
vlv_compute_fifo	,	F_69
CCK_FUSE_REG	,	V_706
PIPE_WM_LINETIME	,	F_151
MEMCTL_CMD_STS	,	V_484
intel_pm_setup	,	F_401
UINT_MAX	,	V_275
c_m	,	V_51
i915_read_mch_val	,	F_316
intel_runtime_pm_get_noresume	,	F_344
IS_I945G	,	F_30
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_634
INSTPM_SELF_EN	,	V_78
MLTR_WM1_SHIFT	,	V_322
gtfifodbg	,	V_630
"memory self-refresh is %s\n"	,	L_5
skl_wm_values	,	V_448
misccpctl	,	V_860
i915_gem_request_unreference__unlocked	,	F_395
"A"	,	L_13
IS_IVB_GT1	,	F_365
gen6_set_rps	,	F_229
for_crtc	,	V_383
TSFS	,	V_743
INTEL_RC6_ENABLE	,	V_600
LOW_POWER	,	V_540
I915_READ64	,	F_120
revision	,	V_660
CSIPLL0	,	V_48
ILK_SRLT_MASK	,	V_323
intel_update_watermarks	,	F_209
tsfs	,	V_742
cur_latency	,	V_302
SPRITEE_HI	,	V_183
CHICKEN_PIPESL_1	,	F_362
"min GPU freq: %d MHz (%u)\n"	,	L_76
INSTPM	,	V_79
plane_res_b	,	V_440
skl_pipe_wm	,	V_446
I965_RCZ_CLOCK_GATE_DISABLE	,	V_935
"B"	,	L_12
TRANS_CHICKEN1	,	F_354
_ilk_disable_lp_wm	,	F_149
"warning: pcode (read) mailbox access failed\n"	,	L_96
TRANS_CHICKEN2	,	F_353
mul	,	V_966
max_delay	,	V_512
link	,	V_585
last_enabled_level	,	V_337
plane_res_l	,	V_441
I915_MAX_PIPES	,	V_459
VLV_MEDIA_RC0_COUNT_EN	,	V_718
symbol_get	,	F_322
HAS_FW_BLC	,	F_87
ilk_compute_wm_reg_maximums	,	F_107
PLANE_WM_BLOCKS_MASK	,	V_472
chv_freq_opcode	,	F_392
ilk_wm_method2	,	F_94
ilk_wm_method1	,	F_91
ilk_find_best_result	,	F_143
spin_lock	,	F_245
WM2S_LP_IVB	,	V_381
CSIEC	,	V_737
DSPFW_CURSORA_MASK	,	V_241
RCDNEI	,	V_500
cz_freq	,	V_707
WM0_PIPE_PLANE_MASK	,	V_475
r_t	,	V_50
__i915_gfx_val	,	F_314
intel_freq_opcode	,	F_265
ddb_allocation	,	V_428
GEN7_WA_L3_CHICKEN_MODE	,	V_901
fwater_lo	,	V_249
sprites_scaled	,	V_331
tsc_khz	,	V_651
GEN6_RC_IDLE_HYSTERSIS	,	V_620
stolen	,	V_691
GEN6_PM_RP_DOWN_TIMEOUT	,	V_564
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_826
DEW	,	V_776
PIPE_WM_LINETIME_IPS_LINETIME	,	F_112
drm_i915_gem_request	,	V_970
_3D_CHICKEN3	,	V_847
_3D_CHICKEN2	,	V_817
pctx_addr	,	V_687
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER	,	V_831
"Adjusting RC6 mask to %d (requested %d, valid %d)\n"	,	L_61
