[N
20
8
16 adder_subtractor
15
8 iInstExt
1
70 /home/veda/Downloads/submit_proj2_sw-2/containers/sim_container_0/work
12
10 ADDR_WIDTH
4
1 N
18
5 mixed
3
8 behavior
10
3 rtl
14
9 structure
6
4 regn
20
12 OUTPUT_TRACE
17
2 tb
13
15 riscv_processor
11
10 DATA_WIDTH
7
10 structural
9
3 mem
2
6 pc_reg
19
9 gCLK_HPER
5
11 fetch_logic
16
9 iInstAddr
]
[G
1
17
18
1
19
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
17
18
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
11
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
20
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
9
10
1
12
1
0
10
0
0 0
0
0
]
[P
1
13
14
15
16
1
0
0
]
