# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:13:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:55 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:13:55 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:13:55 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/ADDR2_Mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Missing connection for port 'ZERO'.
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(9): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R0 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(10): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(11): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R2 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(12): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R3 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(13): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R4 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(14): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R5 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(15): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R6 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(16): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R7 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:25:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:25:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:25:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:25:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:25:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:26:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:26:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:26:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:26:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:26:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:26:03 on Mar 02,2022, Elapsed time: 0:12:08
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:26:03 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/ADDR2_Mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Missing connection for port 'ZERO'.
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(9): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R0 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(10): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(11): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R2 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(12): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R3 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(13): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R4 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(14): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R5 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(15): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R6 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv(16): [PCDPC] - Port size (16) does not match connection size (8) for port 'Data_Out'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/Register_file/R7 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:28:30 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:31 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:28:31 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:32 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:28:32 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:28:34 on Mar 02,2022, Elapsed time: 0:02:31
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:28:34 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/ADDR2_Mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Missing connection for port 'ZERO'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:51 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:31:51 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:51 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:31:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:31:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:31:56 on Mar 02,2022, Elapsed time: 0:03:22
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:31:56 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/SLC3/slc/ADDR2_Mux File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(146): [TFMPC] - Missing connection for port 'ZERO'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:08 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:09 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:36:09 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# ** Error: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(81): 'WE' already declared in this scope.
# ** Error: (vlog-13069) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(81): near "register": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 22:36:10 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab5-week2-ECE385_run_msim_rtl_verilog.do line 24
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/..."
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:36:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:36:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:36:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:36:25 on Mar 02,2022, Elapsed time: 0:04:29
# Errors: 5, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:36:25 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:44:33 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:44:33 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:44:33 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:44:33 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:44:34 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:35 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:44:35 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:35 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:44:35 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:35 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:44:35 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:35 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:44:35 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:35 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:44:35 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:44:37 on Mar 02,2022, Elapsed time: 0:08:12
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:44:38 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# Can't move the Now cursor.
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:46:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:46:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:46:16 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:46:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:46:18 on Mar 02,2022, Elapsed time: 0:01:40
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:46:18 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:53:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:53:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:53:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:53:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:53:17 on Mar 02,2022, Elapsed time: 0:06:59
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:53:17 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:24 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:53:24 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 22:53:25 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:25 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:53:26 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:26 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:53:26 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:26 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:53:26 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:26 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 22:53:26 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 22:53:28 on Mar 02,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 22:53:28 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:04:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:04:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:04:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:04:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:04:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:04:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:04:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:04:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:04:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:16 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:04:16 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:04:18 on Mar 02,2022, Elapsed time: 0:10:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:04:18 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Error: (vsim-3043) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv(35): Unresolved reference to 'SL3'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab5-week2-ECE385_run_msim_rtl_verilog.do PAUSED at line 30
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:07:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:07:15 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:04:18 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Error: (vsim-3043) C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv(35): Unresolved reference to 'SL3'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1 File: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab5-week2-ECE385_run_msim_rtl_verilog.do PAUSED at line 30
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:07:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:07:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:07:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:07:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:07:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:07:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:04:18 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:15:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:15:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:16:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:01 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:16:01 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:02 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:16:02 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:16:03 on Mar 02,2022, Elapsed time: 0:11:45
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:16:03 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:18:52 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:52 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:18:53 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:53 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:54 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:18:54 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:18:58 on Mar 02,2022, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:18:58 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:34:18 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:18 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:34:19 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:34:20 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:34:22 on Mar 02,2022, Elapsed time: 0:15:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:34:22 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:37:12 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:37:13 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:37:14 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:37:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:37:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:14 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:37:14 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:37:17 on Mar 02,2022, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:37:17 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:40:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:40:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:40:58 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:58 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:40:59 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:00 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:41:00 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:41:03 on Mar 02,2022, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:41:03 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:46:38 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:46:39 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:46:42 on Mar 02,2022, Elapsed time: 0:05:39
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:46:42 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/MDR_In
restart -f
run 1000ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:56:20 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:56:21 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:56:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:56:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Mar 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 23:56:22 on Mar 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 23:56:25 on Mar 02,2022, Elapsed time: 0:09:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 23:56:25 on Mar 02,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:57 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:07:57 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:57 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:07:58 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:58 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:59 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:07:59 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:08:02 on Mar 03,2022, Elapsed time: 0:11:37
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:08:02 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:55 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:09:55 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:09:56 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:56 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:09:57 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:57 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:09:57 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:57 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:09:57 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:09:59 on Mar 03,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:09:59 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:12 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:13:12 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:13:13 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:13 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:13:14 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:13:14 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:13:14 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:13:17 on Mar 03,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:13:17 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:15:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:15:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:38 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:15:38 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:38 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:15:38 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:38 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:15:38 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:15:41 on Mar 03,2022, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:15:41 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# Can't move the Now cursor.
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:08 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:26:08 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:09 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:26:09 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:10 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:26:10 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:26:13 on Mar 03,2022, Elapsed time: 0:10:32
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:26:13 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:51 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:27:52 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:52 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:27:53 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:53 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:27:54 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:27:56 on Mar 03,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:27:56 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:35 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 00:36:35 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:35 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:36:35 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:35 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 00:36:35 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:35 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:36 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 00:36:36 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# ** Warning: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(52): (vlog-2697) MSB of part-select into 'SW' is out of bounds.
# ** Warning: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(53): (vlog-2697) MSB of part-select into 'SW' is out of bounds.
# ** Warning: C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3.sv(53): (vlog-2697) LSB of part-select into 'SW' is out of bounds.
# 
# Top level modules:
# 	slc3
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab5-week2-ECE385 {C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:37 on Mar 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385" C:/Users/alijh/Documents/ECE 385/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 00:36:37 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 00:36:40 on Mar 03,2022, Elapsed time: 0:08:44
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 00:36:40 on Mar 03,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# End time: 00:59:08 on Mar 03,2022, Elapsed time: 0:22:28
# Errors: 0, Warnings: 0
