digraph "CFG for '_Z15derivativeErrorPfS_S_' function" {
	label="CFG for '_Z15derivativeErrorPfS_S_' function";

	Node0x604e810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 16\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 8, !tbaa !7\l  %17 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = udiv i32 %16, %20\l  %22 = mul i32 %21, %20\l  %23 = icmp ugt i32 %16, %22\l  %24 = zext i1 %23 to i32\l  %25 = add i32 %21, %24\l  %26 = mul i32 %25, %12\l  %27 = add i32 %26, %13\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %31 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ15derivativeErrorPfS_S_E5sdata, i32 0, i32 %11\l  store float %30, float addrspace(3)* %31, align 4, !tbaa !16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %32 = icmp ult i16 %8, 2\l  br i1 %32, label %33, label %35\l|{<s0>T|<s1>F}}"];
	Node0x604e810:s0 -> Node0x6050b80;
	Node0x604e810:s1 -> Node0x6050c10;
	Node0x6050b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%33:\l33:                                               \l  %34 = icmp eq i32 %11, 0\l  br i1 %34, label %47, label %54\l|{<s0>T|<s1>F}}"];
	Node0x6050b80:s0 -> Node0x6053060;
	Node0x6050b80:s1 -> Node0x60530b0;
	Node0x6050c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  %36 = phi i32 [ %37, %45 ], [ %9, %3 ]\l  %37 = lshr i32 %36, 1\l  %38 = icmp ult i32 %11, %37\l  br i1 %38, label %39, label %45\l|{<s0>T|<s1>F}}"];
	Node0x6050c10:s0 -> Node0x6053480;
	Node0x6050c10:s1 -> Node0x60531f0;
	Node0x6053480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%39:\l39:                                               \l  %40 = add nuw nsw i32 %37, %11\l  %41 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ15derivativeErrorPfS_S_E5sdata, i32 0, i32 %40\l  %42 = load float, float addrspace(3)* %41, align 4, !tbaa !16\l  %43 = load float, float addrspace(3)* %31, align 4, !tbaa !16\l  %44 = fadd contract float %42, %43\l  store float %44, float addrspace(3)* %31, align 4, !tbaa !16\l  br label %45\l}"];
	Node0x6053480 -> Node0x60531f0;
	Node0x60531f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = icmp ult i32 %36, 4\l  br i1 %46, label %33, label %35, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x60531f0:s0 -> Node0x6050b80;
	Node0x60531f0:s1 -> Node0x6050c10;
	Node0x6053060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%47:\l47:                                               \l  %48 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ15derivativeErrorPfS_S_E5sdata, i32 0, i32 %4\l  %49 = load float, float addrspace(3)* %48, align 4, !tbaa !16\l  %50 = mul i32 %4, %20\l  %51 = add i32 %50, %13\l  %52 = zext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %2, i64 %52\l  store float %49, float addrspace(1)* %53, align 4, !tbaa !16\l  br label %54\l}"];
	Node0x6053060 -> Node0x60530b0;
	Node0x60530b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%54:\l54:                                               \l  ret void\l}"];
}
