-- VHDL for IBM SMS ALD page 45.50.01.1
-- Title: CONS PRINTER CYCLE LATCH PULSES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/31/2020 11:00:36 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_50_01_1_CONS_PRINTER_CYCLE_LATCH_PULSES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 in STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 in STD_LOGIC;
		MV_CONS_PRINTER_C2_CAM_NC:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MV_CONS_PRINTER_C2_CAM_NO:	 in STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 in STD_LOGIC;
		PS_CONS_CYCLE_LATCH_SET:	 out STD_LOGIC;
		MS_CONS_CYCLE_LATCH_SET:	 out STD_LOGIC;
		PS_CONS_CYCLE_LATCH_RESET:	 out STD_LOGIC;
		PS_CND_RES_CONS_PRTR_NOT_BUSY:	 out STD_LOGIC;
		PS_CONS_PRINTER_C2_CAM_NO:	 out STD_LOGIC;
		PS_CONS_CHECK_STROBE:	 out STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE:	 out STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE_1:	 out STD_LOGIC);
end ALD_45_50_01_1_CONS_PRINTER_CYCLE_LATCH_PULSES;

architecture behavioral of ALD_45_50_01_1_CONS_PRINTER_CYCLE_LATCH_PULSES is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_2A_H: STD_LOGIC;
	signal OUT_1A_A: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_4B_D_Latch: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_3B_C_Latch: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_5C_X: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_1D_P: STD_LOGIC;
	signal OUT_5E_X: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_B: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_1G_D: STD_LOGIC;
	signal OUT_1H_A: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_CONS_CLOCK_2_POS AND OUT_1G_D );
	OUT_2A_H <= NOT(PS_CONS_CLOCK_4_POS AND OUT_1G_D AND OUT_4B_D );
	OUT_1A_A <= NOT OUT_2A_H;
	OUT_4B_D_Latch <= NOT(OUT_3B_C AND OUT_5D_P );
	OUT_3B_C_Latch <= NOT(OUT_5A_NoPin AND OUT_4B_D AND MS_PROGRAM_RESET_4 );
	OUT_2B_D <= NOT(OUT_4B_D AND PS_CONS_CLOCK_1_POS AND OUT_1G_D );
	OUT_1B_C <= NOT OUT_2B_D;
	OUT_5C_X <= MV_CONS_PRINTER_C2_CAM_NC;
	OUT_4C_G <= NOT(OUT_5C_X );
	OUT_3C_E <= NOT(OUT_4C_G AND OUT_1D_P AND OUT_5E_X );
	OUT_2C_G <= NOT(OUT_3C_E );
	OUT_5D_P <= NOT(PS_CONS_CLOCK_1_POS AND OUT_1F_C );
	OUT_2D_D <= NOT(OUT_3B_C AND OUT_1F_C );

	SingleShot_1D: entity SingleShot
	    generic map(PULSETIME => 20000000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN2 => OUT_2B_D,	-- Pin K
		IN3 => OUT_2D_D,	-- Pin L
		OUT1 => OUT_1D_P,
		IN1 => OPEN );

	OUT_5E_X <= MV_CONS_PRINTER_C2_CAM_NO;
	OUT_5F_C <= NOT(OUT_5E_X );
	OUT_4F_C <= NOT(OUT_5C_X AND OUT_1D_P AND OUT_5F_C );

	SMS_DEY_2F: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_2C_G,	-- Pin E
		ACRESET => PS_CONS_CLOCK_3_POS,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_4,	-- Pin P
		GATEON => OUT_3G_C,	-- Pin K
		ACSET => PS_CONS_CLOCK_3_POS,	-- Pin H
		OUTOFF => OUT_2F_B,
		OUTON => OUT_2F_F,
		GROUND => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_1F_C <= NOT OUT_2F_B;
	OUT_3G_C <= NOT(OUT_4F_C );
	OUT_1G_D <= NOT OUT_2F_F;
	OUT_1H_A <= OUT_1G_D;

	MS_CONS_CYCLE_LATCH_SET <= OUT_2A_H;
	PS_CONS_CYCLE_LATCH_SET <= OUT_1A_A;
	PS_CND_RES_CONS_PRTR_NOT_BUSY <= OUT_3B_C;
	PS_CONS_CYCLE_LATCH_RESET <= OUT_1B_C;
	PS_CONS_PRINTER_C2_CAM_NO <= OUT_5F_C;
	PS_CONS_CHECK_STROBE <= OUT_1F_C;
	MS_CONSOLE_CHECK_STROBE <= OUT_1G_D;
	MS_CONSOLE_CHECK_STROBE_1 <= OUT_1H_A;

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_D_Latch,
		Q => OUT_4B_D,
		QBar => OPEN );

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_C_Latch,
		Q => OUT_3B_C,
		QBar => OPEN );


end;
