#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x154755b40 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x1547a0c50_0 .array/port v0x1547a0c50, 0;
L_0x1547a5320 .functor BUFZ 32, v0x1547a0c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_1 .array/port v0x1547a0c50, 1;
L_0x1547a5390 .functor BUFZ 32, v0x1547a0c50_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_2 .array/port v0x1547a0c50, 2;
L_0x1547a5400 .functor BUFZ 32, v0x1547a0c50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_3 .array/port v0x1547a0c50, 3;
L_0x1547a54b0 .functor BUFZ 32, v0x1547a0c50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_4 .array/port v0x1547a0c50, 4;
L_0x1547a5560 .functor BUFZ 32, v0x1547a0c50_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_5 .array/port v0x1547a0c50, 5;
L_0x1547a5640 .functor BUFZ 32, v0x1547a0c50_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_6 .array/port v0x1547a0c50, 6;
L_0x1547a56d0 .functor BUFZ 32, v0x1547a0c50_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_7 .array/port v0x1547a0c50, 7;
L_0x1547a57c0 .functor BUFZ 32, v0x1547a0c50_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_8 .array/port v0x1547a0c50, 8;
L_0x1547a5850 .functor BUFZ 32, v0x1547a0c50_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_9 .array/port v0x1547a0c50, 9;
L_0x1547a5950 .functor BUFZ 32, v0x1547a0c50_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_10 .array/port v0x1547a0c50, 10;
L_0x1547a59e0 .functor BUFZ 32, v0x1547a0c50_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_11 .array/port v0x1547a0c50, 11;
L_0x1547a5ad0 .functor BUFZ 32, v0x1547a0c50_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_12 .array/port v0x1547a0c50, 12;
L_0x1547a5b60 .functor BUFZ 32, v0x1547a0c50_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_13 .array/port v0x1547a0c50, 13;
L_0x1547a5c60 .functor BUFZ 32, v0x1547a0c50_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_14 .array/port v0x1547a0c50, 14;
L_0x1547a5cf0 .functor BUFZ 32, v0x1547a0c50_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_15 .array/port v0x1547a0c50, 15;
L_0x1547a5bf0 .functor BUFZ 32, v0x1547a0c50_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_16 .array/port v0x1547a0c50, 16;
L_0x1547a5e20 .functor BUFZ 32, v0x1547a0c50_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_17 .array/port v0x1547a0c50, 17;
L_0x1547a5f60 .functor BUFZ 32, v0x1547a0c50_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_18 .array/port v0x1547a0c50, 18;
L_0x1547a5ff0 .functor BUFZ 32, v0x1547a0c50_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_19 .array/port v0x1547a0c50, 19;
L_0x1547a6100 .functor BUFZ 32, v0x1547a0c50_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_20 .array/port v0x1547a0c50, 20;
L_0x1547a5ed0 .functor BUFZ 32, v0x1547a0c50_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_21 .array/port v0x1547a0c50, 21;
L_0x1547a6240 .functor BUFZ 32, v0x1547a0c50_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_22 .array/port v0x1547a0c50, 22;
L_0x1547a6080 .functor BUFZ 32, v0x1547a0c50_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_23 .array/port v0x1547a0c50, 23;
L_0x1547a63d0 .functor BUFZ 32, v0x1547a0c50_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_24 .array/port v0x1547a0c50, 24;
L_0x1547a61b0 .functor BUFZ 32, v0x1547a0c50_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_25 .array/port v0x1547a0c50, 25;
L_0x1547a6550 .functor BUFZ 32, v0x1547a0c50_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_26 .array/port v0x1547a0c50, 26;
L_0x1547a6330 .functor BUFZ 32, v0x1547a0c50_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_27 .array/port v0x1547a0c50, 27;
L_0x1547a66e0 .functor BUFZ 32, v0x1547a0c50_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_28 .array/port v0x1547a0c50, 28;
L_0x1547a64a0 .functor BUFZ 32, v0x1547a0c50_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_29 .array/port v0x1547a0c50, 29;
L_0x1547a6860 .functor BUFZ 32, v0x1547a0c50_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_30 .array/port v0x1547a0c50, 30;
L_0x1547a6620 .functor BUFZ 32, v0x1547a0c50_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a0c50_31 .array/port v0x1547a0c50, 31;
L_0x1547a69f0 .functor BUFZ 32, v0x1547a0c50_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1547a3960_0 .net "X0", 31 0, L_0x1547a5320;  1 drivers
v0x1547a3a10_0 .net "a0", 31 0, L_0x1547a59e0;  1 drivers
v0x1547a3ac0_0 .net "a1", 31 0, L_0x1547a5ad0;  1 drivers
v0x1547a3b80_0 .net "a2", 31 0, L_0x1547a5b60;  1 drivers
v0x1547a3c30_0 .net "a3", 31 0, L_0x1547a5c60;  1 drivers
v0x1547a3d20_0 .net "a4", 31 0, L_0x1547a5cf0;  1 drivers
v0x1547a3dd0_0 .net "a5", 31 0, L_0x1547a5bf0;  1 drivers
v0x1547a3e80_0 .net "a6", 31 0, L_0x1547a5e20;  1 drivers
v0x1547a3f30_0 .net "a7", 31 0, L_0x1547a5f60;  1 drivers
v0x1547a4040_0 .var "clk", 0 0;
v0x1547a40d0_0 .net "gp", 31 0, L_0x1547a54b0;  1 drivers
v0x1547a4180_0 .net "ra", 31 0, L_0x1547a5390;  1 drivers
v0x1547a4230_0 .var "reset", 0 0;
v0x1547a42c0_0 .net "s0", 31 0, L_0x1547a5850;  1 drivers
v0x1547a4370_0 .net "s1", 31 0, L_0x1547a5950;  1 drivers
v0x1547a4420_0 .net "s10", 31 0, L_0x1547a6330;  1 drivers
v0x1547a44d0_0 .net "s11", 31 0, L_0x1547a66e0;  1 drivers
v0x1547a4660_0 .net "s2", 31 0, L_0x1547a5ff0;  1 drivers
v0x1547a46f0_0 .net "s3", 31 0, L_0x1547a6100;  1 drivers
v0x1547a47a0_0 .net "s4", 31 0, L_0x1547a5ed0;  1 drivers
v0x1547a4850_0 .net "s5", 31 0, L_0x1547a6240;  1 drivers
v0x1547a4900_0 .net "s6", 31 0, L_0x1547a6080;  1 drivers
v0x1547a49b0_0 .net "s7", 31 0, L_0x1547a63d0;  1 drivers
v0x1547a4a60_0 .net "s8", 31 0, L_0x1547a61b0;  1 drivers
v0x1547a4b10_0 .net "s9", 31 0, L_0x1547a6550;  1 drivers
v0x1547a4bc0_0 .net "sp", 31 0, L_0x1547a5400;  1 drivers
v0x1547a4c70_0 .net "t0", 31 0, L_0x1547a5640;  1 drivers
v0x1547a4d20_0 .net "t1", 31 0, L_0x1547a56d0;  1 drivers
v0x1547a4dd0_0 .net "t2", 31 0, L_0x1547a57c0;  1 drivers
v0x1547a4e80_0 .net "t3", 31 0, L_0x1547a64a0;  1 drivers
v0x1547a4f30_0 .net "t4", 31 0, L_0x1547a6860;  1 drivers
v0x1547a4fe0_0 .net "t5", 31 0, L_0x1547a6620;  1 drivers
v0x1547a5090_0 .net "t6", 31 0, L_0x1547a69f0;  1 drivers
v0x1547a4580_0 .net "tp", 31 0, L_0x1547a5560;  1 drivers
S_0x15476a820 .scope module, "riscv_DUT" "PipelineRISCV" 2 52, 3 18 0, S_0x154755b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x1547697f0 .param/l "WIDHT" 0 3 22, +C4<00000000000000000000000000100000>;
L_0x1547a8e60 .functor NOT 1, v0x1547a4040_0, C4<0>, C4<0>, C4<0>;
L_0x1547a9680 .functor BUFZ 32, L_0x1547a9bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1547a9560 .functor BUFZ 32, L_0x1547a9a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1547a9c50 .functor AND 1, L_0x1547a9700, L_0x1547aa3b0, C4<1>, C4<1>;
L_0x1547a9de0 .functor OR 1, L_0x1547a9c50, L_0x1547a95e0, C4<0>, C4<0>;
v0x1547a1160_0 .net "ALUCtlD", 3 0, v0x154705780_0;  1 drivers
v0x1547a11f0_0 .net "ALUCtlE", 3 0, L_0x1547a9830;  1 drivers
v0x1547a1280_0 .net "ALUResultE", 31 0, L_0x1547a93b0;  1 drivers
v0x1547a1310_0 .net "ALUResultM", 31 0, L_0x1547aaa60;  1 drivers
v0x1547a13c0_0 .net "ALUResultW", 31 0, L_0x1547abb60;  1 drivers
v0x1547a1490_0 .net "ALUSrcD", 0 0, v0x154716270_0;  1 drivers
v0x1547a1560_0 .net "ALUSrcE", 0 0, L_0x1547a98d0;  1 drivers
v0x1547a15f0_0 .net "AndOut", 0 0, L_0x1547a9c50;  1 drivers
v0x1547a1680_0 .net "BranchD", 0 0, v0x154716300_0;  1 drivers
v0x1547a1790_0 .net "BranchE", 0 0, L_0x1547a9700;  1 drivers
v0x1547a1820_0 .net "ImmExtD", 31 0, v0x15479c310_0;  1 drivers
v0x1547a18b0_0 .net "ImmExtE", 31 0, L_0x1547a9e60;  1 drivers
v0x1547a1980_0 .net "ImmSrcD", 1 0, v0x154716390_0;  1 drivers
v0x1547a1a10_0 .net "InstrD", 31 0, L_0x1547a7990;  1 drivers
v0x1547a1ab0_0 .net "InstrF", 31 0, L_0x1547a7650;  1 drivers
v0x1547a1b50_0 .net "JumpD", 0 0, v0x154716420_0;  1 drivers
v0x1547a1c20_0 .net "JumpE", 0 0, L_0x1547a95e0;  1 drivers
v0x1547a1db0_0 .net "MemWriteD", 0 0, v0x154798c80_0;  1 drivers
v0x1547a1e80_0 .net "MemWriteE", 0 0, L_0x1547a94c0;  1 drivers
v0x1547a1f10_0 .net "MemWriteM", 0 0, L_0x1547aa8d0;  1 drivers
v0x1547a1fa0_0 .net "PCD", 31 0, L_0x1547a7a30;  1 drivers
v0x1547a2030_0 .net "PCE", 31 0, L_0x1547a9970;  1 drivers
v0x1547a20c0_0 .net "PCF", 31 0, v0x15479f4b0_0;  1 drivers
v0x1547a2150_0 .net "PCFF", 31 0, L_0x1547a6790;  1 drivers
v0x1547a21e0_0 .net "PCPlus4D", 31 0, L_0x1547a7ad0;  1 drivers
v0x1547a2290_0 .net "PCPlus4E", 31 0, L_0x1547a9f00;  1 drivers
v0x1547a2340_0 .net "PCPlus4F", 31 0, L_0x1547a7770;  1 drivers
v0x1547a2420_0 .net "PCPlus4M", 31 0, L_0x1547aa970;  1 drivers
v0x1547a24b0_0 .net "PCPlus4W", 31 0, L_0x1547abcc0;  1 drivers
v0x1547a2550_0 .net "PCSrcE", 0 0, L_0x1547a9de0;  1 drivers
v0x1547a2600_0 .net "PCTargetE", 31 0, L_0x1547aa290;  1 drivers
v0x1547a26d0_0 .net "RD1D", 31 0, L_0x1547a8530;  1 drivers
v0x1547a2760_0 .net "RD1E", 31 0, L_0x1547a9a10;  1 drivers
v0x1547a1cc0_0 .net "RD2D", 31 0, L_0x1547a8b30;  1 drivers
v0x1547a29f0_0 .net "RD2E", 31 0, L_0x1547a9bb0;  1 drivers
v0x1547a2a80_0 .net "RdD", 4 0, L_0x1547a7b70;  1 drivers
v0x1547a2b10_0 .net "RdE", 4 0, L_0x1547a9d00;  1 drivers
v0x1547a2bc0_0 .net "RdM", 4 0, L_0x1547aaca0;  1 drivers
v0x1547a2c70_0 .net "RdW", 4 0, L_0x1547abda0;  1 drivers
v0x1547a2d30_0 .net "ReadDataM", 31 0, L_0x1547ab6c0;  1 drivers
v0x1547a2de0_0 .net "ReadDataW", 31 0, L_0x1547abf50;  1 drivers
v0x1547a2e90_0 .net "RegWriteD", 0 0, v0x154798d10_0;  1 drivers
v0x1547a2f60_0 .net "RegWriteE", 0 0, L_0x1547a9310;  1 drivers
v0x1547a2ff0_0 .net "RegWriteM", 0 0, L_0x1547aa6b0;  1 drivers
v0x1547a3090_0 .net "RegWriteW", 0 0, L_0x1547aba80;  1 drivers
v0x1547a3120_0 .net "ResultSrcD", 1 0, v0x154798da0_0;  1 drivers
v0x1547a31f0_0 .net "ResultSrcE", 1 0, L_0x1547a9420;  1 drivers
v0x1547a32a0_0 .net "ResultSrcM", 1 0, L_0x1547aa830;  1 drivers
v0x1547a3350_0 .net "ResultSrcW", 1 0, L_0x1547aad40;  1 drivers
v0x1547a33f0_0 .net "ResultW", 31 0, L_0x1547abe40;  1 drivers
v0x1547a34c0_0 .net "SrcAE", 31 0, L_0x1547a9560;  1 drivers
v0x1547a3560_0 .net "SrcBE", 31 0, L_0x1547aa0f0;  1 drivers
v0x1547a3630_0 .net "WriteDataE", 31 0, L_0x1547a9680;  1 drivers
v0x1547a36e0_0 .net "WriteDataM", 31 0, L_0x1547aab00;  1 drivers
v0x1547a3780_0 .net "ZeroE", 0 0, L_0x1547aa3b0;  1 drivers
v0x1547a3830_0 .net "clk", 0 0, v0x1547a4040_0;  1 drivers
v0x1547a38c0_0 .net "reset", 0 0, v0x1547a4230_0;  1 drivers
L_0x1547a78f0 .concat [ 32 32 32 0], L_0x1547a7770, v0x15479f4b0_0, L_0x1547a7650;
L_0x1547a7990 .part v0x15479bc00_0, 64, 32;
L_0x1547a7a30 .part v0x15479bc00_0, 32, 32;
L_0x1547a7ad0 .part v0x15479bc00_0, 0, 32;
L_0x1547a7b70 .part L_0x1547a7990, 7, 5;
L_0x1547a7d90 .part L_0x1547a7990, 0, 7;
L_0x1547a7e30 .part L_0x1547a7990, 12, 3;
L_0x1547a7f90 .part L_0x1547a7990, 30, 1;
L_0x1547a8cd0 .part L_0x1547a7990, 15, 5;
L_0x1547a8dc0 .part L_0x1547a7990, 20, 5;
L_0x1547a8fd0 .part L_0x1547a7990, 7, 25;
LS_0x1547a9170_0_0 .concat [ 32 32 5 32], L_0x1547a7ad0, v0x15479c310_0, L_0x1547a7b70, L_0x1547a7a30;
LS_0x1547a9170_0_4 .concat [ 32 32 1 4], L_0x1547a8b30, L_0x1547a8530, v0x154716270_0, v0x154705780_0;
LS_0x1547a9170_0_8 .concat [ 1 1 1 2], v0x154716300_0, v0x154716420_0, v0x154798c80_0, v0x154798da0_0;
LS_0x1547a9170_0_12 .concat [ 1 0 0 0], v0x154798d10_0;
L_0x1547a9170 .concat [ 101 69 5 1], LS_0x1547a9170_0_0, LS_0x1547a9170_0_4, LS_0x1547a9170_0_8, LS_0x1547a9170_0_12;
L_0x1547a9310 .part v0x15479b040_0, 175, 1;
L_0x1547a9420 .part v0x15479b040_0, 173, 2;
L_0x1547a94c0 .part v0x15479b040_0, 172, 1;
L_0x1547a95e0 .part v0x15479b040_0, 171, 1;
L_0x1547a9700 .part v0x15479b040_0, 170, 1;
L_0x1547a9830 .part v0x15479b040_0, 166, 4;
L_0x1547a98d0 .part v0x15479b040_0, 165, 1;
L_0x1547a9a10 .part v0x15479b040_0, 133, 32;
L_0x1547a9bb0 .part v0x15479b040_0, 101, 32;
L_0x1547a9970 .part v0x15479b040_0, 69, 32;
L_0x1547a9d00 .part v0x15479b040_0, 64, 5;
L_0x1547a9e60 .part v0x15479b040_0, 32, 32;
L_0x1547a9f00 .part v0x15479b040_0, 0, 32;
LS_0x1547aa450_0_0 .concat [ 32 5 32 32], L_0x1547a9f00, L_0x1547a9d00, L_0x1547a9680, L_0x1547a93b0;
LS_0x1547aa450_0_4 .concat [ 1 2 1 0], L_0x1547a94c0, L_0x1547a9420, L_0x1547a9310;
L_0x1547aa450 .concat [ 101 4 0 0], LS_0x1547aa450_0_0, LS_0x1547aa450_0_4;
L_0x1547aa6b0 .part v0x15479b640_0, 104, 1;
L_0x1547aa830 .part v0x15479b640_0, 102, 2;
L_0x1547aa8d0 .part v0x15479b640_0, 101, 1;
L_0x1547aaa60 .part v0x15479b640_0, 69, 32;
L_0x1547aab00 .part v0x15479b640_0, 37, 32;
L_0x1547aaca0 .part v0x15479b640_0, 32, 5;
L_0x1547aa970 .part v0x15479b640_0, 0, 32;
LS_0x1547ab820_0_0 .concat [ 5 32 32 32], L_0x1547aaca0, L_0x1547ab6c0, L_0x1547aaa60, L_0x1547aa970;
LS_0x1547ab820_0_4 .concat [ 2 1 0 0], L_0x1547aa830, L_0x1547aa6b0;
L_0x1547ab820 .concat [ 101 3 0 0], LS_0x1547ab820_0_0, LS_0x1547ab820_0_4;
L_0x1547aba80 .part v0x15479d900_0, 103, 1;
L_0x1547aad40 .part v0x15479d900_0, 101, 2;
L_0x1547abcc0 .part v0x15479d900_0, 69, 32;
L_0x1547abb60 .part v0x15479d900_0, 37, 32;
L_0x1547abf50 .part v0x15479d900_0, 5, 32;
L_0x1547abda0 .part v0x15479d900_0, 0, 5;
S_0x15476c670 .scope module, "ALU" "ALU" 3 162, 4 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x155013000 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x155013040 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x155013080 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x1550130c0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x155013100 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x155013140 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x155013180 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x1550131c0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x155013200 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x155013240 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x155013280 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x1550132c0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x155013300 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x155013340 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x155013380 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x1550133c0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x1547a93b0 .functor BUFZ 32, v0x154720f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154741ea0_0 .net "ALUCtl", 3 0, L_0x1547a9830;  alias, 1 drivers
v0x154722bd0_0 .net "ALUResult", 31 0, L_0x1547a93b0;  alias, 1 drivers
v0x154722c60_0 .net "SrcA", 31 0, L_0x1547a9560;  alias, 1 drivers
v0x154722cf0_0 .net "SrcB", 31 0, L_0x1547aa0f0;  alias, 1 drivers
v0x154722d90_0 .net "Zero", 0 0, L_0x1547aa3b0;  alias, 1 drivers
v0x154720f70_0 .var "temp", 31 0;
E_0x154741870 .event anyedge, v0x154741ea0_0, v0x154722c60_0, v0x154722cf0_0;
L_0x1547aa3b0 .reduce/nor v0x154720f70_0;
S_0x154721030 .scope module, "Adder_PCPlus4" "Adder" 3 52, 5 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x1547211f0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x154731250_0 .net "Result", 31 0, L_0x1547a7770;  alias, 1 drivers
v0x1547312e0_0 .net "SrcA", 31 0, v0x15479f4b0_0;  alias, 1 drivers
L_0x158078178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x154731370_0 .net "SrcB", 31 0, L_0x158078178;  1 drivers
L_0x1547a7770 .arith/sum 32, v0x15479f4b0_0, L_0x158078178;
S_0x154732da0 .scope module, "Adder_PCPlus4E" "Adder" 3 152, 5 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x154732f10 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x15472e8a0_0 .net "Result", 31 0, L_0x1547aa290;  alias, 1 drivers
v0x15472e930_0 .net "SrcA", 31 0, L_0x1547a9970;  alias, 1 drivers
v0x15472e9d0_0 .net "SrcB", 31 0, L_0x1547a9e60;  alias, 1 drivers
L_0x1547aa290 .arith/sum 32, L_0x1547a9970, L_0x1547a9e60;
S_0x15472d280 .scope module, "ControlUnit" "ControlUnit" 3 85, 6 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /OUTPUT 4 "ALUCtl";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x154799040_0 .net "ALUCtl", 3 0, v0x154705780_0;  alias, 1 drivers
v0x1547990d0_0 .net "ALUOp", 1 0, v0x1547161c0_0;  1 drivers
v0x154799160_0 .net "ALUSrc", 0 0, v0x154716270_0;  alias, 1 drivers
v0x154799210_0 .net "Branch", 0 0, v0x154716300_0;  alias, 1 drivers
v0x1547992c0_0 .net "ImmSrc", 1 0, v0x154716390_0;  alias, 1 drivers
v0x154799390_0 .net "Jump", 0 0, v0x154716420_0;  alias, 1 drivers
v0x154799440_0 .net "MemWrite", 0 0, v0x154798c80_0;  alias, 1 drivers
v0x1547994f0_0 .net "RegWrite", 0 0, v0x154798d10_0;  alias, 1 drivers
v0x1547995a0_0 .net "ResultSrc", 1 0, v0x154798da0_0;  alias, 1 drivers
v0x1547996b0_0 .net "func3", 2 0, L_0x1547a7e30;  1 drivers
v0x154799740_0 .net "func7_5", 0 0, L_0x1547a7f90;  1 drivers
v0x1547997d0_0 .net "opcode", 6 0, L_0x1547a7d90;  1 drivers
L_0x1547a7cb0 .part L_0x1547a7d90, 5, 1;
S_0x154718fe0 .scope module, "ALUDecoder" "ALUDecoder" 6 28, 7 1 0, S_0x15472d280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x155013400 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x155013440 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x155013480 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x1550134c0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x155013500 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x155013540 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x155013580 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x1550135c0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x155013600 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x155013640 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x155013680 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x1550136c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x155013700 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x155013740 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x155013780 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x1550137c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x155013800 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x155013840 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
v0x154726ff0_0 .net "ALUCtl", 3 0, v0x154705780_0;  alias, 1 drivers
v0x154713200_0 .net "ALUOp", 1 0, v0x1547161c0_0;  alias, 1 drivers
v0x1547132b0_0 .net "func3", 2 0, L_0x1547a7e30;  alias, 1 drivers
v0x154713370_0 .net "func7_5", 0 0, L_0x1547a7f90;  alias, 1 drivers
v0x154713410_0 .net "opcode_5", 0 0, L_0x1547a7cb0;  1 drivers
v0x154705780_0 .var "temp", 3 0;
E_0x154726f90 .event anyedge, v0x154713200_0, v0x1547132b0_0, v0x154713410_0, v0x154713370_0;
S_0x154705890 .scope module, "MainDecoder" "MainDecoder" 6 16, 8 1 0, S_0x15472d280;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x154741250 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x154741290 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x1547412d0 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x154741310 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x154741350 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x154741390 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x1547413d0 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x154741410 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x154741450 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x154741490 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x1547414d0 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x154741510 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x154741550 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x1547161c0_0 .var "ALUOp", 1 0;
v0x154716270_0 .var "ALUSrc", 0 0;
v0x154716300_0 .var "Branch", 0 0;
v0x154716390_0 .var "ImmSrc", 1 0;
v0x154716420_0 .var "Jump", 0 0;
v0x154798c80_0 .var "MemWrite", 0 0;
v0x154798d10_0 .var "RegWrite", 0 0;
v0x154798da0_0 .var "ResultSrc", 1 0;
v0x154798e50_0 .net "opcode", 6 0, L_0x1547a7d90;  alias, 1 drivers
E_0x154716180 .event anyedge, v0x154798e50_0;
S_0x154799930 .scope module, "DataMemory" "DataMemory" 3 182, 9 2 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x15472eac0 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x154799c60_0 .net "A", 31 0, L_0x1547aaa60;  alias, 1 drivers
v0x154799d20_0 .net "CLK", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x154799dc0_0 .net "RD", 31 0, L_0x1547ab6c0;  alias, 1 drivers
v0x154799e80_0 .net "WD", 31 0, L_0x1547aab00;  alias, 1 drivers
v0x154799f30_0 .net "WE", 0 0, L_0x1547aa8d0;  alias, 1 drivers
L_0x158078400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x15479a010_0 .net/2u *"_ivl_0", 31 0, L_0x158078400;  1 drivers
v0x15479a0c0_0 .net *"_ivl_10", 31 0, L_0x1547aaff0;  1 drivers
v0x15479a170_0 .net *"_ivl_12", 7 0, L_0x1547ab090;  1 drivers
L_0x1580784d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15479a220_0 .net/2u *"_ivl_14", 31 0, L_0x1580784d8;  1 drivers
v0x15479a330_0 .net *"_ivl_16", 31 0, L_0x1547ab130;  1 drivers
v0x15479a3e0_0 .net *"_ivl_18", 7 0, L_0x1547ab210;  1 drivers
v0x15479a490_0 .net *"_ivl_2", 0 0, L_0x1547aaba0;  1 drivers
L_0x158078520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15479a530_0 .net/2u *"_ivl_20", 31 0, L_0x158078520;  1 drivers
v0x15479a5e0_0 .net *"_ivl_22", 31 0, L_0x1547ab2b0;  1 drivers
v0x15479a690_0 .net *"_ivl_24", 7 0, L_0x1547ab430;  1 drivers
v0x15479a740_0 .net *"_ivl_26", 31 0, L_0x1547ab4d0;  1 drivers
L_0x158078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15479a7f0_0 .net/2u *"_ivl_4", 31 0, L_0x158078448;  1 drivers
v0x15479a980_0 .net *"_ivl_6", 7 0, L_0x1547aae50;  1 drivers
L_0x158078490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15479aa10_0 .net/2u *"_ivl_8", 31 0, L_0x158078490;  1 drivers
v0x15479aac0 .array "mem", 0 255, 7 0;
E_0x154799c20 .event posedge, v0x154799d20_0;
L_0x1547aaba0 .cmp/gt 32, L_0x1547aaa60, L_0x158078400;
L_0x1547aae50 .array/port v0x15479aac0, L_0x1547aaff0;
L_0x1547aaff0 .arith/sum 32, L_0x1547aaa60, L_0x158078490;
L_0x1547ab090 .array/port v0x15479aac0, L_0x1547ab130;
L_0x1547ab130 .arith/sum 32, L_0x1547aaa60, L_0x1580784d8;
L_0x1547ab210 .array/port v0x15479aac0, L_0x1547ab2b0;
L_0x1547ab2b0 .arith/sum 32, L_0x1547aaa60, L_0x158078520;
L_0x1547ab430 .array/port v0x15479aac0, L_0x1547aaa60;
L_0x1547ab4d0 .concat [ 8 8 8 8], L_0x1547ab430, L_0x1547ab210, L_0x1547ab090, L_0x1547aae50;
L_0x1547ab6c0 .functor MUXZ 32, L_0x1547ab4d0, L_0x158078448, L_0x1547aaba0, C4<>;
S_0x15479abe0 .scope module, "Decode" "PipelineReg" 3 118, 10 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 176 "d";
    .port_info 3 /OUTPUT 176 "q";
P_0x15479ad50 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000010110000>;
v0x15479aef0_0 .net "clk", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x15479afb0_0 .net "d", 175 0, L_0x1547a9170;  1 drivers
v0x15479b040_0 .var "q", 175 0;
v0x15479b0d0_0 .net "rst", 0 0, v0x1547a4230_0;  alias, 1 drivers
E_0x15479aeb0 .event posedge, v0x15479b0d0_0, v0x154799d20_0;
S_0x15479b190 .scope module, "Execute" "PipelineReg" 3 172, 10 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x15479b350 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101001>;
v0x15479b4d0_0 .net "clk", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x15479b5b0_0 .net "d", 104 0, L_0x1547aa450;  1 drivers
v0x15479b640_0 .var "q", 104 0;
v0x15479b6d0_0 .net "rst", 0 0, v0x1547a4230_0;  alias, 1 drivers
S_0x15479b780 .scope module, "Fetch" "PipelineReg" 3 61, 10 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x15479b940 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001100000>;
v0x15479bac0_0 .net "clk", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x15479bb60_0 .net "d", 95 0, L_0x1547a78f0;  1 drivers
v0x15479bc00_0 .var "q", 95 0;
v0x15479bc90_0 .net "rst", 0 0, v0x1547a4230_0;  alias, 1 drivers
S_0x15479bd60 .scope module, "ImmExtnd" "ImmExtnd" 3 109, 11 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x15479bfa0 .param/l "B_Type" 0 11 9, +C4<00000000000000000000000000000010>;
P_0x15479bfe0 .param/l "I_Type" 0 11 7, +C4<00000000000000000000000000000000>;
P_0x15479c020 .param/l "J_Type" 0 11 10, +C4<00000000000000000000000000000011>;
P_0x15479c060 .param/l "S_Type" 0 11 8, +C4<00000000000000000000000000000001>;
v0x15479c310_0 .var "ImmExt", 31 0;
v0x15479c3d0_0 .net "InstType", 1 0, v0x154716390_0;  alias, 1 drivers
v0x15479c470_0 .net "Instr", 31 7, L_0x1547a8fd0;  1 drivers
E_0x15479c2b0 .event anyedge, v0x154716390_0, v0x15479c470_0;
S_0x15479c520 .scope module, "InstructionMemory" "InstructionMemory" 3 45, 12 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x158078010 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x15479c720_0 .net/2u *"_ivl_0", 31 0, L_0x158078010;  1 drivers
v0x15479c7e0_0 .net *"_ivl_10", 31 0, L_0x1547a6db0;  1 drivers
v0x15479c880_0 .net *"_ivl_12", 7 0, L_0x1547a6ef0;  1 drivers
L_0x1580780e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15479c930_0 .net/2u *"_ivl_14", 31 0, L_0x1580780e8;  1 drivers
v0x15479c9e0_0 .net *"_ivl_16", 31 0, L_0x1547a6fb0;  1 drivers
v0x15479cad0_0 .net *"_ivl_18", 7 0, L_0x1547a7120;  1 drivers
v0x15479cb80_0 .net *"_ivl_2", 0 0, L_0x1547a6bb0;  1 drivers
L_0x158078130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15479cc20_0 .net/2u *"_ivl_20", 31 0, L_0x158078130;  1 drivers
v0x15479ccd0_0 .net *"_ivl_22", 31 0, L_0x1547a7200;  1 drivers
v0x15479cde0_0 .net *"_ivl_24", 7 0, L_0x1547a7440;  1 drivers
v0x15479ce90_0 .net *"_ivl_26", 31 0, L_0x1547a74e0;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15479cf40_0 .net/2u *"_ivl_4", 31 0, L_0x158078058;  1 drivers
v0x15479cff0_0 .net *"_ivl_6", 7 0, L_0x1547a6c90;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15479d0a0_0 .net/2u *"_ivl_8", 31 0, L_0x1580780a0;  1 drivers
v0x15479d150_0 .var/i "i", 31 0;
v0x15479d200_0 .net "inst", 31 0, L_0x1547a7650;  alias, 1 drivers
v0x15479d2b0 .array "insts", 0 255, 7 0;
v0x15479d440_0 .net "readAddr", 31 0, v0x15479f4b0_0;  alias, 1 drivers
L_0x1547a6bb0 .cmp/gt 32, v0x15479f4b0_0, L_0x158078010;
L_0x1547a6c90 .array/port v0x15479d2b0, L_0x1547a6db0;
L_0x1547a6db0 .arith/sum 32, v0x15479f4b0_0, L_0x1580780a0;
L_0x1547a6ef0 .array/port v0x15479d2b0, L_0x1547a6fb0;
L_0x1547a6fb0 .arith/sum 32, v0x15479f4b0_0, L_0x1580780e8;
L_0x1547a7120 .array/port v0x15479d2b0, L_0x1547a7200;
L_0x1547a7200 .arith/sum 32, v0x15479f4b0_0, L_0x158078130;
L_0x1547a7440 .array/port v0x15479d2b0, v0x15479f4b0_0;
L_0x1547a74e0 .concat [ 8 8 8 8], L_0x1547a7440, L_0x1547a7120, L_0x1547a6ef0, L_0x1547a6c90;
L_0x1547a7650 .functor MUXZ 32, L_0x1547a74e0, L_0x158078058, L_0x1547a6bb0, C4<>;
S_0x15479d4d0 .scope module, "Memory" "PipelineReg" 3 192, 10 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 104 "d";
    .port_info 3 /OUTPUT 104 "q";
P_0x15479d640 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101000>;
v0x15479d7e0_0 .net "clk", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x15479d870_0 .net "d", 103 0, L_0x1547ab820;  1 drivers
v0x15479d900_0 .var "q", 103 0;
v0x15479d990_0 .net "rst", 0 0, v0x1547a4230_0;  alias, 1 drivers
S_0x15479da80 .scope module, "Mux2x1_ALUSrc" "Mux2x1" 3 143, 13 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x15479dc40 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x15479ddc0_0 .net "A", 31 0, L_0x1547a9bb0;  alias, 1 drivers
v0x15479de80_0 .net "B", 31 0, L_0x1547a9e60;  alias, 1 drivers
v0x15479df20_0 .net "S", 0 0, L_0x1547a98d0;  alias, 1 drivers
v0x15479dfb0_0 .net "Y", 31 0, L_0x1547aa0f0;  alias, 1 drivers
L_0x1547aa0f0 .functor MUXZ 32, L_0x1547a9bb0, L_0x1547a9e60, L_0x1547a98d0, C4<>;
S_0x15479e070 .scope module, "Mux2x1_PC" "Mux2x1" 3 31, 13 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x15479e230 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x15479e3b0_0 .net "A", 31 0, L_0x1547a7770;  alias, 1 drivers
v0x15479e480_0 .net "B", 31 0, L_0x1547aa290;  alias, 1 drivers
v0x15479e510_0 .net "S", 0 0, L_0x1547a9de0;  alias, 1 drivers
v0x15479e5a0_0 .net "Y", 31 0, L_0x1547a6790;  alias, 1 drivers
L_0x1547a6790 .functor MUXZ 32, L_0x1547a7770, L_0x1547aa290, L_0x1547a9de0, C4<>;
S_0x15479e660 .scope module, "Mux3x1_ResultSrc" "Mux3x1" 3 201, 14 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x15479e820 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x1547abe40 .functor BUFZ 32, v0x15479ed90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15479e9c0_0 .net "A", 31 0, L_0x1547abb60;  alias, 1 drivers
v0x15479ea80_0 .net "B", 31 0, L_0x1547abf50;  alias, 1 drivers
v0x15479eb30_0 .net "C", 31 0, L_0x1547abcc0;  alias, 1 drivers
v0x15479ebf0_0 .net "S", 1 0, L_0x1547aad40;  alias, 1 drivers
v0x15479eca0_0 .net "Y", 31 0, L_0x1547abe40;  alias, 1 drivers
v0x15479ed90_0 .var "temp", 31 0;
E_0x15479e950 .event anyedge, v0x15479ebf0_0, v0x15479e9c0_0, v0x15479ea80_0, v0x15479eb30_0;
S_0x15479eec0 .scope module, "ProgramCounter" "ProgramCounter" 3 38, 15 2 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x15479f080 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x15479f1e0_0 .net "clk", 0 0, v0x1547a4040_0;  alias, 1 drivers
v0x15479f270_0 .net "pc_in", 31 0, L_0x1547a6790;  alias, 1 drivers
v0x15479f310_0 .net "pc_out", 31 0, v0x15479f4b0_0;  alias, 1 drivers
v0x15479f3a0_0 .net "reset", 0 0, v0x1547a4230_0;  alias, 1 drivers
v0x15479f4b0_0 .var "temp", 31 0;
S_0x15479f570 .scope module, "RegisterFile" "RegisterFile" 3 99, 16 1 0, S_0x15476a820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x15479f730 .param/l "ADDR_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
P_0x15479f770 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x15479fa60_0 .net "A1", 4 0, L_0x1547a8cd0;  1 drivers
v0x15479fb20_0 .net "A2", 4 0, L_0x1547a8dc0;  1 drivers
v0x15479fbc0_0 .net "A3", 4 0, L_0x1547abda0;  alias, 1 drivers
v0x15479fc50_0 .net "CLK", 0 0, L_0x1547a8e60;  1 drivers
v0x15479fce0_0 .net "RD1", 31 0, L_0x1547a8530;  alias, 1 drivers
v0x15479fdb0_0 .net "RD2", 31 0, L_0x1547a8b30;  alias, 1 drivers
v0x15479fe50_0 .net "WD3", 31 0, L_0x1547abe40;  alias, 1 drivers
v0x15479fef0_0 .net "WE3", 0 0, L_0x1547aba80;  alias, 1 drivers
v0x15479ff80_0 .net *"_ivl_0", 31 0, L_0x1547a8070;  1 drivers
v0x1547a00b0_0 .net *"_ivl_10", 31 0, L_0x1547a8310;  1 drivers
v0x1547a0160_0 .net *"_ivl_12", 6 0, L_0x1547a83b0;  1 drivers
L_0x158078298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1547a0210_0 .net *"_ivl_15", 1 0, L_0x158078298;  1 drivers
v0x1547a02c0_0 .net *"_ivl_18", 31 0, L_0x1547a8700;  1 drivers
L_0x1580782e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a0370_0 .net *"_ivl_21", 26 0, L_0x1580782e0;  1 drivers
L_0x158078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a0420_0 .net/2u *"_ivl_22", 31 0, L_0x158078328;  1 drivers
v0x1547a04d0_0 .net *"_ivl_24", 0 0, L_0x1547a87a0;  1 drivers
L_0x158078370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a0570_0 .net/2u *"_ivl_26", 31 0, L_0x158078370;  1 drivers
v0x1547a0700_0 .net *"_ivl_28", 31 0, L_0x1547a8900;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a0790_0 .net *"_ivl_3", 26 0, L_0x1580781c0;  1 drivers
v0x1547a0840_0 .net *"_ivl_30", 6 0, L_0x1547a89a0;  1 drivers
L_0x1580783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1547a08f0_0 .net *"_ivl_33", 1 0, L_0x1580783b8;  1 drivers
L_0x158078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a09a0_0 .net/2u *"_ivl_4", 31 0, L_0x158078208;  1 drivers
v0x1547a0a50_0 .net *"_ivl_6", 0 0, L_0x1547a8150;  1 drivers
L_0x158078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1547a0af0_0 .net/2u *"_ivl_8", 31 0, L_0x158078250;  1 drivers
v0x1547a0ba0_0 .var/i "i", 31 0;
v0x1547a0c50 .array "regfile", 0 31, 31 0;
v0x1547a0ff0_0 .net "reset", 0 0, v0x1547a4230_0;  alias, 1 drivers
E_0x15479fa00 .event posedge, v0x15479fc50_0;
L_0x1547a8070 .concat [ 5 27 0 0], L_0x1547a8cd0, L_0x1580781c0;
L_0x1547a8150 .cmp/eq 32, L_0x1547a8070, L_0x158078208;
L_0x1547a8310 .array/port v0x1547a0c50, L_0x1547a83b0;
L_0x1547a83b0 .concat [ 5 2 0 0], L_0x1547a8cd0, L_0x158078298;
L_0x1547a8530 .functor MUXZ 32, L_0x1547a8310, L_0x158078250, L_0x1547a8150, C4<>;
L_0x1547a8700 .concat [ 5 27 0 0], L_0x1547a8dc0, L_0x1580782e0;
L_0x1547a87a0 .cmp/eq 32, L_0x1547a8700, L_0x158078328;
L_0x1547a8900 .array/port v0x1547a0c50, L_0x1547a89a0;
L_0x1547a89a0 .concat [ 5 2 0 0], L_0x1547a8dc0, L_0x1580783b8;
L_0x1547a8b30 .functor MUXZ 32, L_0x1547a8900, L_0x158078370, L_0x1547a87a0, C4<>;
    .scope S_0x15479eec0;
T_0 ;
    %wait E_0x154799c20;
    %load/vec4 v0x15479f3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x15479f270_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x15479f4b0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15479c520;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15479d150_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x15479d150_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x15479d150_0;
    %store/vec4a v0x15479d2b0, 4, 0;
    %load/vec4 v0x15479d150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15479d150_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 12 19 "$readmemb", "instructions.txt", v0x15479d2b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15479b780;
T_2 ;
    %wait E_0x15479aeb0;
    %load/vec4 v0x15479bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x15479bc00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15479bb60_0;
    %assign/vec4 v0x15479bc00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154705890;
T_3 ;
    %wait E_0x154716180;
    %load/vec4 v0x154798e50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x154798da0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x154716390_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1547161c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154716420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154798c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154716270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154798d10_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x154718fe0;
T_4 ;
    %wait E_0x154726f90;
    %load/vec4 v0x154713200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x1547132b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x1547132b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x154713410_0;
    %load/vec4 v0x154713370_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x154713370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
T_4.26 ;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x154705780_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15479f570;
T_5 ;
    %wait E_0x15479fa00;
    %load/vec4 v0x1547a0ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1547a0ba0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x1547a0ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1547a0ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1547a0c50, 0, 4;
    %load/vec4 v0x1547a0ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1547a0ba0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15479fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x15479fe50_0;
    %load/vec4 v0x15479fbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1547a0c50, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15479bd60;
T_6 ;
    %wait E_0x15479c2b0;
    %load/vec4 v0x15479c3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15479c310_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x15479c470_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x15479c470_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15479c310_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15479c470_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15479c310_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15479c470_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15479c470_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15479c310_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15479c470_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15479c470_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15479c310_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x15479c470_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15479c470_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15479c470_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15479c310_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15479abe0;
T_7 ;
    %wait E_0x15479aeb0;
    %load/vec4 v0x15479b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 176;
    %assign/vec4 v0x15479b040_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15479afb0_0;
    %assign/vec4 v0x15479b040_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15476c670;
T_8 ;
    %wait E_0x154741870;
    %load/vec4 v0x154741ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %add;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %sub;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v0x154722c60_0;
    %ix/getv 4, v0x154722cf0_0;
    %shiftl 4;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %xor;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v0x154722c60_0;
    %ix/getv 4, v0x154722cf0_0;
    %shiftr 4;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v0x154722c60_0;
    %ix/getv 4, v0x154722cf0_0;
    %shiftr/s 4;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %or;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %and;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0x154722cf0_0;
    %load/vec4 v0x154722c60_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0x154722c60_0;
    %load/vec4 v0x154722cf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0x154722cf0_0;
    %load/vec4 v0x154722c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %store/vec4 v0x154720f70_0, 0, 32;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15479b190;
T_9 ;
    %wait E_0x15479aeb0;
    %load/vec4 v0x15479b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x15479b640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15479b5b0_0;
    %assign/vec4 v0x15479b640_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x154799930;
T_10 ;
    %wait E_0x154799c20;
    %load/vec4 v0x154799f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x154799e80_0;
    %split/vec4 8;
    %ix/getv 3, v0x154799c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15479aac0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x154799c60_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15479aac0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x154799c60_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15479aac0, 0, 4;
    %load/vec4 v0x154799c60_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15479aac0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15479d4d0;
T_11 ;
    %wait E_0x15479aeb0;
    %load/vec4 v0x15479d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v0x15479d900_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15479d870_0;
    %assign/vec4 v0x15479d900_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15479e660;
T_12 ;
    %wait E_0x15479e950;
    %load/vec4 v0x15479ebf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15479ed90_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x15479e9c0_0;
    %store/vec4 v0x15479ed90_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x15479ea80_0;
    %store/vec4 v0x15479ed90_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x15479eb30_0;
    %store/vec4 v0x15479ed90_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x154755b40;
T_13 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154755b40 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x154755b40;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v0x1547a4040_0;
    %inv;
    %store/vec4 v0x1547a4040_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x154755b40;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1547a4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1547a4230_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1547a4230_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb.v";
    "./PipelineRISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./PipelineReg.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./Mux3x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
