{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713238405253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713238405253 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713238405269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713238405354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713238405354 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713238405933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713238406049 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713238406348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 23 " "No exact pin location assignment(s) for 22 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713238406671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713238423136 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 36 global CLKCTRL_G6 " "clk~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713238423315 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713238423315 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713238423315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713238423337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713238423337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713238423337 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713238423337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713238423352 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713238423352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713238423352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713238423352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713238423352 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[0\] " "Node \"b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[1\] " "Node \"b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[2\] " "Node \"b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[3\] " "Node \"b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[4\] " "Node \"b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[5\] " "Node \"b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[6\] " "Node \"b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[7\] " "Node \"b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blank_b " "Node \"blank_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blank_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[0\] " "Node \"g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[1\] " "Node \"g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[2\] " "Node \"g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[3\] " "Node \"g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[4\] " "Node \"g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[5\] " "Node \"g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[6\] " "Node \"g\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g\[7\] " "Node \"g\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[0\] " "Node \"r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[1\] " "Node \"r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[2\] " "Node \"r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[3\] " "Node \"r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[4\] " "Node \"r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[5\] " "Node \"r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[6\] " "Node \"r\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[7\] " "Node \"r\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sync_b " "Node \"sync_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vgaclk " "Node \"vgaclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713238423515 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1713238423515 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713238423531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "115 " "The Timing Analyzer is analyzing 115 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713238436266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleship.sdc " "Synopsys Design Constraints File file not found: 'battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713238436282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713238436282 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|combout " "Node \"ordenar_barcos\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~6\|datae " "Node \"ordenar_barcos\|temp_x\[0\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~6\|combout " "Node \"ordenar_barcos\|temp_x\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|dataa " "Node \"ordenar_barcos\|always0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|combout " "Node \"ordenar_barcos\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~11\|datac " "Node \"ordenar_barcos\|temp_x\[2\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~11\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|dataf " "Node \"ordenar_barcos\|temp_x\[2\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~6\|dataa " "Node \"ordenar_barcos\|temp_x\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~11\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~0\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~0\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datac " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~6\|datad " "Node \"ordenar_barcos\|temp_x\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|dataa " "Node \"ordenar_barcos\|always0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|combout " "Node \"ordenar_barcos\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datad " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|dataa " "Node \"ordenar_barcos\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1713238436282 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|combout " "Node \"ordenar_barcos\|temp_y\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~4\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~4\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[2\]~0\|datac " "Node \"ordenar_barcos\|temp_y\[2\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[2\]~0\|combout " "Node \"ordenar_barcos\|temp_y\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|datab " "Node \"ordenar_barcos\|temp_y\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|dataa " "Node \"ordenar_barcos\|temp_y\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713238436282 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1713238436282 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1188~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1188~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux1188~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1188~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1188~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1188~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~4  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1188~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1188~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~6  from: datab  to: combout " "Cell: ordenar_barcos\|Mux1188~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1188~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1188~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1188~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1188~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1189~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~10  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1189~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~10  from: datad  to: combout " "Cell: ordenar_barcos\|Mux1189~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~11  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1189~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1189~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1189~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~4  from: datab  to: combout " "Cell: ordenar_barcos\|Mux1189~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~4  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1189~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1189~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1189~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1189~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~8  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1189~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1189~9  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1189~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1190~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1190~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux1190~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1190~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1190~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1190~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~4  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1190~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1190~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~6  from: datab  to: combout " "Cell: ordenar_barcos\|Mux1190~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux1190~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux1190~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1190~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux1190~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1197~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1197~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1199~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1199~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1202~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1202~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1204~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1204~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1207~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1207~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1209~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1209~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1212~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1212~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1214~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1214~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1217~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1217~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux1219~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux1219~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux988~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux988~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux988~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux988~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux988~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux988~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~6  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux988~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux988~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux988~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux988~8  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux988~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux989~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux989~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux989~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux989~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux989~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~4  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux989~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux989~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux989~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux989~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux989~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux989~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux990~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux990~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux990~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux990~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux990~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~4  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux990~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux990~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux990~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux990~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux990~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux990~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~11  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~14  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~16  from: datab  to: combout " "Cell: ordenar_barcos\|always0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~16  from: datad  to: combout " "Cell: ordenar_barcos\|always0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[31\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[31\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[31\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[31\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[31\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[31\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[31\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[31\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[31\]~1  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[31\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[31\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[31\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[31\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[31\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[31\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[31\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[31\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[31\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[31\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[31\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[31\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~8  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[0\]~6\|dataf  to: ordenar_barcos\|always0~1\|combout " "From: ordenar_barcos\|temp_x\[0\]~6\|dataf  to: ordenar_barcos\|always0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~11\|dataa  to: ordenar_barcos\|always0~1\|combout " "From: ordenar_barcos\|temp_x\[2\]~11\|dataa  to: ordenar_barcos\|always0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|dataa  to: ordenar_barcos\|always0~1\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|dataa  to: ordenar_barcos\|always0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataa  to: ordenar_barcos\|always0~1\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataa  to: ordenar_barcos\|always0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~4\|datad  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp_x\[2\]~4\|datad  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~4\|datae  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp_x\[2\]~4\|datae  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[2\]~0\|datab  to: ordenar_barcos\|temp_x\[2\]~4\|combout " "From: ordenar_barcos\|temp_y\[2\]~0\|datab  to: ordenar_barcos\|temp_x\[2\]~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713238436313 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713238436313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713238436313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to