Hussam Amrouch , Joerg Henkel, Self-Immunity Technique to Improve Register File Integrity Against Soft Errors, Proceedings of the 2011 24th International Conference on VLSI Design, p.189-194, January 02-07, 2011[doi>10.1109/VLSID.2011.68]
Analog Devices Inc. (ADI). 2008. ADSP-BF52x blackfin processor hardware reference (volume 1 of 2). Reference Guide, Part Number 82-000525-03 (May 2008).
ARM Inc. 2012. Procedure Call Standard for the ARM Architecture, Current through ABI Release 2.09.
José L. Ayala , Alexander Veidenbaum , Marisa López-Vallejo, Power-aware compilation for register file energy reduction, International Journal of Parallel Programming, v.31 n.6, p.451-467, December 2003[doi>10.1023/B:IJPP.0000004510.66751.2e]
J. R. Azambuja, A. Lapolli, L. Rosa, and F. L. Kastensmidt. 2011a. Detecting SEEs in microprocessors through a non-intrusive hybrid technique. IEEE Transactions on Nuclear Science 58, 3 (2011), 993--1000.
J. R. Azambuja, A. Lapolli, L. Rosa, and F. L. Kastensmidt. 2011b. Detecting SEEs in microprocessors through a non-intrusive hybrid technique. IEEE Transactions on Nuclear Science 58, 3 (June 2011), 993--1000.
Alfredo Benso , Silvia Chiusano , Paolo Prinetto , L. Tagliaferri, A C/C++ Source-to-Source Compiler for Dependable Applications, Proceedings of the 2000 International Conference on Dependable Systems and Networks (formerly FTCS-30 and DCCA-8), p.71, June 25-28, 2000
Jason A. Blome , Shantanu Gupta , Shuguang Feng , Scott Mahlke, Cost-efficient soft error protection for embedded microprocessors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176811]
A. M. Chugg, M. J. Moutrie, and R. Jones. 2004. Broadening of the variance of the number of upsets in a read-cycle by MBUs. IEEE Transactions on Nuclear Science 51, 6 (Dec. 2004), 3701--3707.
Ryan Collins , Fernando Alegre , Xiaotong Zhuang , Santosh Pande, Compiler assisted dynamic management of registers for network processors, Proceedings of the 20th international conference on Parallel and distributed processing, p.53-53, April 25-29, 2006, Rhodes Island, Greece
M. Fazeli, A. Namazi, and S. G. Miremadi. 2010. Robust register caching: An energy-efficient circuit-level technique to combat soft errors in embedded processors. IEEE Transactions on Device and Materials Reliability 10, 2 (June 2010), 208--221.
Luca Fossati. 2010. Trap-ADL SystemC Simulator: User Manual. Retrieved from http://code.google.com/p/trap-gen/.
G. Georgakos, P. Huber, M. Ostermayr, E. Amirante, and F. Ruckerbauer. 2007. Investigation of increased multi-bit failure rate due to neutron induced SEU in advanced embedded SRAMs. In IEEE Symposium on VLSI Circuits. 80--81.
David Ruimy Gonzales, Micro-RISC Architecture for the Wireless Market, IEEE Micro, v.19 n.4, p.30-37, July 1999[doi>10.1109/40.782565]
Xuan Guan , Yunsi Fei, Register file partitioning and recompilation for register file power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.3, p.1-30, May 2010[doi>10.1145/1754405.1754409]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Jie Hu , Feihui Li , Vijay Degalahal , Mahmut Kandemir , N. Vijaykrishnan , Mary J. Irwin, Compiler-assisted soft error detection under performance and energy constraints in embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-30, July 2009[doi>10.1145/1550987.1550990]
Jie Hu , Shuai Wang , Sotirios G. Ziavras, On the exploitation of narrow-width values for improving register file reliability, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.7, p.953-963, July 2009[doi>10.1109/TVLSI.2009.2017441]
B. Joy. 2007. Estimating power for ADSP-BF534/BF536/BF537 blackfin processors. Technical notes on using Analog Devices DSPs, processors and development tools. Retrieved from http://www.analog.com/ee-notes.
D. Katz, T. Lukasiak, and R. Gentile. 2009a. Understanding advanced processor features promotes efficient coding. Technical Report, Analog Devices Inc.
D. Katz, T. Lukasiak, and R. Gentile. 2009b. Understanding advanced processor features promotes efficient coding. Technical Report, Analog Devices Inc.
Jongeun Lee , Aviral Shrivastava, A compiler optimization to reduce soft errors in register files, Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542459]
Jongeun Lee , Aviral Shrivastava, A compiler-microarchitecture hybrid approach to soft error reduction for register files, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1018-1027, July 2010[doi>10.1109/TCAD.2010.2049050]
Jongeun Lee , A. Shrivastava, Static Analysis of Register File Vulnerability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.607-616, April 2011[doi>10.1109/TCAD.2010.2095630]
Y. Lin, M. Zwolinski, and B. Halak. 2014. An energy-efficient radiation hardened register file architecture for reliable microprocessors. In Silicon Errors in Logic - System Effects (SELSE’14).
Gokhan Memik , Mahmut T. Kandemir , Ozcan Ozturk, Increasing Register File Immunity to Transient Errors, Proceedings of the conference on Design, Automation and Test in Europe, p.586-591, March 07-11, 2005[doi>10.1109/DATE.2005.181]
Pablo Montesinos , Wei Liu , Josep Torrellas, Using Register Lifetime Predictions to Protect Register Files against Soft Errors, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.286-296, June 25-28, 2007[doi>10.1109/DSN.2007.99]
John Oliver , Ravishankar Rao , Paul Sultana , Jedidiah Crandall , Erik Czernikowski , Leslie W. Jones IV , Diana Franklin , Venkatesh Akella , Frederic T. Chong, Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor, Proceedings of the 31st annual international symposium on Computer architecture, p.150, June 19-23, 2004, München, Germany
Qualcomm Inc. 2011. Snapdragon S4 Processors: System on Chip Solutions for a New Mobile Age. Retrieved from https://www.qualcomm.com/documents&sol;snapdragon-s4-processors-system-chip-solutions-new-mobile-age. 327--339.
Semeen Rehman , Muhammad Shafique , Jörg Henkel, Instruction scheduling for reliability-aware compilation, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228601]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005[doi>10.1109/ISCA.2005.21]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005[doi>10.1109/ISCA.2005.21]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
V. Sridharan and D. R. Kaeli. 2009. Eliminating microarchitectural dependency from Architectural Vulnerability. In IEEE 15th International Symposium on High Performance Computer Architecture (HPCA’09). 117--128.
Hamed Tabkhi , Gunar Schirner, Application-specific power-efficient approach for reducing register file vulnerability, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
H. Tabkhi and G. Schirner. 2012b. ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors. In International Conference on VLSI and System-on-Chip (VLSI-SoC). 299--302.
Texas Instruments (TI). 2010. TMS320C64x/C64x&plus; DSP CPU and Instruction Set Reference Guide. Retrieved from http://www.ti.com/lit/ug&sol;spru732j&sol;spru732j.pdf.
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
Jianjun Xu , Qingping Tan , Wanwei Liu, Estimating the Soft Error Vulnerability of Register Files via Interprocedural Data Flow Analysis, Proceedings of the 2010 4th IEEE International Symposium on Theoretical Aspects of Software Engineering, p.201-208, August 25-27, 2010[doi>10.1109/TASE.2010.20]
Jianjun Xu , Qingping Tan , Huiping Zhou, Scheduling Instructions for Soft Errors in Register Files, Proceedings of the 2011 IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing, p.305-312, December 12-14, 2011[doi>10.1109/DASC.2011.69]
Jun Yan , Wei Zhang, Compiler-guided register reliability improvement against soft errors, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA[doi>10.1145/1086228.1086266]
S. Yoshimoto , T. Amashita , D. Kozuwa , T. Takata , M. Yoshimura , Y. Matsunaga , H. Yasuura , H. Kawaguchi , M. Yoshimoto, Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure, Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, p.151-156, July 13-15, 2011[doi>10.1109/IOLTS.2011.5993829]
Xiangrong Zhou , Chenjie Yu , Peter Petrov, Compiler-driven register re-assignment for register file power-density and temperature reduction, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391661]
V. Zivojnovic, J. Martinez, C. Schlager, and H. Meyr. 1994. DSPstone: A DSP-oriented benchmarking methodology. In International Conference on Signal Processing Applications and Technology. 715--20.
