Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Feb  9 00:46:54 2018
| Host         : Gogol-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Sync_245_Controller_control_sets_placed.rpt
| Design       : Sync_245_Controller
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |                   Enable Signal                   |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+
|  dataRxFifo/pRead_counter/full_reg |                                                   | dataRxFifo/pWrite_counter/full_reg  |                1 |              1 |
|  dataTxFifo/pRead_counter/full_reg |                                                   | dataTxFifo/pWrite_counter/full_reg  |                1 |              1 |
|  CLKOUT_IBUF_BUFG                  |                                                   | dataRxFifo/pRead_counter/presetFull |                1 |              1 |
|  CLKOUT_IBUF_BUFG                  |                                                   | dataTxFifo/pRead_counter/empty_reg  |                1 |              1 |
|  RD_reg_i_2_n_0                    |                                                   |                                     |                1 |              1 |
|  inputClock_IBUF_BUFG              |                                                   | dataTxFifo/pRead_counter/presetFull |                1 |              1 |
|  outputClock_IBUF_BUFG             |                                                   | dataRxFifo/pRead_counter/empty_reg  |                1 |              1 |
|  recvData_reg_i_2_n_0              |                                                   |                                     |                1 |              1 |
| ~state[1]                          |                                                   |                                     |                1 |              1 |
|  WR_reg_i_2_n_0                    |                                                   |                                     |                1 |              2 |
| ~CLKOUT_IBUF_BUFG                  |                                                   |                                     |                2 |              3 |
|  CLKOUT_IBUF_BUFG                  | dataRxFifo/pWrite_counter/graycount[6]_i_1__1_n_0 | reset_IBUF                          |                3 |             13 |
|  CLKOUT_IBUF_BUFG                  | dataTxFifo/pRead_counter/graycount[6]_i_1_n_0     | reset_IBUF                          |                3 |             13 |
|  inputClock_IBUF_BUFG              | dataTxFifo/pWrite_counter/graycount[6]_i_1__2_n_0 | reset_IBUF                          |                3 |             13 |
|  outputClock_IBUF_BUFG             | dataRxFifo/pRead_counter/graycount[6]_i_1__0_n_0  | reset_IBUF                          |                3 |             13 |
+------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     1 |
| 3      |                     1 |
| 13     |                     4 |
+--------+-----------------------+


