<?xml version="1.0"?>
<dblpperson name="Ranjani Narayan" pid="56/10" n="52">
<person key="homepages/56/10" mdate="2009-06-08">
<author pid="56/10">Ranjani Narayan</author>
</person>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design.</title>
<pages>64-69</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00030</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19a" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Applying Modified Householder Transform to Kalman Filter.</title>
<pages>431-436</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00092</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19a</url>
</inproceedings>
</r>
<r><article key="journals/tpds/MerchantVCRNN18" mdate="2020-10-02">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization.</title>
<pages>1707-1720</pages>
<year>2018</year>
<volume>29</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TPDS.2018.2803820</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2803820</ee>
<url>db/journals/tpds/tpds29.html#MerchantVCRNN18</url>
</article>
</r>
<r><inproceedings key="conf/arc/MerchantVCRNN18" mdate="2018-04-26">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design.</title>
<pages>119-131</pages>
<year>2018</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-78890-6_10</ee>
<crossref>conf/arc/2018</crossref>
<url>db/conf/arc/arc2018.html#MerchantVCRNN18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1802-03650" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design.</title>
<year>2018</year>
<volume>abs/1802.03650</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1802.03650</ee>
<url>db/journals/corr/corr1802.html#abs-1802-03650</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1803-05320" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2018</year>
<volume>abs/1803.05320</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1803.05320</ee>
<url>db/journals/corr/corr1803.html#abs-1803-05320</url>
</article>
</r>
<r><article key="journals/integration/SivanandanMDNN17" mdate="2020-02-20">
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Energy aware synthesis of application kernels through composition of data-paths on a CGRA.</title>
<pages>320-328</pages>
<year>2017</year>
<volume>58</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2017.02.009</ee>
<url>db/journals/integration/integration58.html#SivanandanMDNN17</url>
</article>
</r>
<r><article key="journals/ppl/MerchantCRNN17" mdate="2020-03-24">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.</title>
<pages>1750006:1-1750006:17</pages>
<year>2017</year>
<volume>27</volume>
<journal>Parallel Process. Lett.</journal>
<number>3-4</number>
<ee>https://doi.org/10.1142/S0129626417500062</ee>
<url>db/journals/ppl/ppl27.html#MerchantCRNN17</url>
</article>
</r>
<r><inproceedings key="conf/cases/MadhuSNNNB17" mdate="2018-11-06">
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="207/7229">Tarun Singla</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="207/7236">Francois Neumann</author>
<author pid="27/5581">Philippe Baufreton</author>
<title>REDEFINE<sup>&#174;</sup>&#8482;: a case for WCET-friendly hardware accelerators for real time applications (work-in-progress).</title>
<pages>15:1-15:2</pages>
<year>2017</year>
<booktitle>CASES</booktitle>
<ee>https://doi.org/10.1145/3125501.3125526</ee>
<crossref>conf/cases/2017</crossref>
<url>db/conf/cases/cases2017.html#MadhuSNNNB17</url>
</inproceedings>
</r>
<r><article key="journals/tpds/MahaleMNN16" mdate="2020-10-02">
<author pid="161/3399">Gopinath Mahale</author>
<author pid="161/3108">Hamsika Mahale</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>REFRESH: REDEFINE for Face Recognition Using SURE Homogeneous Cores.</title>
<pages>3602-3616</pages>
<year>2016</year>
<volume>27</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TPDS.2016.2539164</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2016.2539164</ee>
<url>db/journals/tpds/tpds27.html#MahaleMNN16</url>
</article>
</r>
<r><inproceedings key="conf/hipeac/MadhuRDMNN16" mdate="2018-11-06">
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="181/1834">Anuj Rao</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8195">Krishna C. Madhava</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Flexible resource allocation and management for application graphs on ReN&#201; MPSoC.</title>
<pages>13-18</pages>
<year>2016</year>
<booktitle>PARMA-DITAM@HiPEAC</booktitle>
<ee>https://doi.org/10.1145/2872421.2872426</ee>
<crossref>conf/hipeac/2016parma</crossref>
<url>db/conf/hipeac/parma2016.html#MadhuRDMNN16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNN16" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation.</title>
<pages>98-103</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.109</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.109</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MerchantVCRNN16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MahaleNBNN16" mdate="2017-05-23">
<author pid="161/3399">Gopinath Mahale</author>
<author pid="n/SKNandy">Soumitra Kumar Nandy</author>
<author pid="177/5974">Eshan Bhatia</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>VOP: Architecture of a Processor for Vector Operations in On-Line Learning of Neural Networks.</title>
<pages>391-396</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.65</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.65</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MahaleNBNN16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantCNN16" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6025">Nimash Choudhary</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Table Look-Up Based Double Precision Floating Point Arithmetic.</title>
<pages>415-420</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.113</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.113</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MerchantCNN16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DasSMNN16" mdate="2017-05-23">
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="n/SKNandy">Soumitra Kumar Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>RHyMe: REDEFINE Hyper Cell Multicore for Accelerating HPC Kernels.</title>
<pages>601-602</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.29</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.29</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#DasSMNN16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design.</title>
<year>2016</year>
<volume>abs/1610.06385</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1610.06385</ee>
<url>db/journals/corr/corr1610.html#MerchantVCRNN16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/MerchantCRNN16" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.</title>
<year>2016</year>
<volume>abs/1610.08705</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1610.08705</ee>
<url>db/journals/corr/corr1610.html#MerchantCRNN16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16a" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2016</year>
<volume>abs/1612.04470</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1612.04470</ee>
<url>db/journals/corr/corr1612.html#MerchantVCRNN16a</url>
</article>
</r>
<r><article key="journals/cssp/BiswasNN15" mdate="2020-06-21">
<author orcid="0000-0002-3057-2478" pid="167/0671">Arnab Kumar Biswas</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat.</title>
<pages>3241-3290</pages>
<year>2015</year>
<volume>34</volume>
<journal>Circuits Syst. Signal Process.</journal>
<number>10</number>
<ee>https://doi.org/10.1007/s00034-015-9980-0</ee>
<url>db/journals/cssp/cssp34.html#BiswasNN15</url>
</article>
</r>
<r><article key="journals/jolpe/KalaNNN15" mdate="2020-05-22">
<author pid="133/4347">S. Kala</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Scalable and Energy Efficient, Dynamically Reconfigurable Fast Fourier Transform Architecture.</title>
<pages>426-435</pages>
<year>2015</year>
<volume>11</volume>
<journal>J. Low Power Electron.</journal>
<number>3</number>
<ee>https://doi.org/10.1166/jolpe.2015.1390</ee>
<url>db/journals/jolpe/jolpe11.html#KalaNNN15</url>
</article>
</r>
<r><inproceedings key="conf/hpcc/MadhuDNNN15" mdate="2017-07-11">
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Compiling HPC Kernels for the REDEFINE CGRA.</title>
<pages>405-410</pages>
<year>2015</year>
<booktitle>HPCC/CSS/ICESS</booktitle>
<ee>https://doi.org/10.1109/HPCC-CSS-ICESS.2015.139</ee>
<crossref>conf/hpcc/2015</crossref>
<url>db/conf/hpcc/hpcc2015.html#MadhuDNNN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ises/SivanandanMDNN15" mdate="2020-06-09">
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Energy Aware Synthesis of Application Kernels Expressed in Functional Languages on a Coarse Grained Composable Reconfigurable Array.</title>
<pages>7-12</pages>
<year>2015</year>
<booktitle>iNIS</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/iNIS.2015.39</ee>
<crossref>conf/ises/2015</crossref>
<url>db/conf/ises/inis2015.html#SivanandanMDNN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/FellNN15" mdate="2017-05-23">
<author pid="07/2195">Alexander Fell</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address.</title>
<pages>191-196</pages>
<year>2015</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2015.7406938</ee>
<crossref>conf/socc/2015</crossref>
<url>db/conf/socc/socc2015.html#FellNN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MahaleMGNBN15" mdate="2017-05-23">
<author pid="161/3399">Gopinath Mahale</author>
<author pid="161/3108">Hamsika Mahale</author>
<author pid="161/3392">Arnav Goel</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="35/3376">S. Bhattacharya</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Hardware Solution for Real-Time Face Recognition.</title>
<pages>81-86</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.19</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.19</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#MahaleMGNBN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantMMVMCSG15" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="133/4270">Arka Maity</author>
<author pid="150/8223">Mahesh Mahadurkar</author>
<author pid="119/8506">Kapil Vatwani</author>
<author pid="150/8354">Ishan Munje</author>
<author pid="150/8195">Madhava Krishna C</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="141/0590">Nandhini Gopalan</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Micro-architectural Enhancements in Distributed Memory CGRAs for LU and QR Factorizations.</title>
<pages>153-158</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.31</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.31</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#MerchantMMVMCSG15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MohammadiSRCNRV15" mdate="2017-05-23">
<author pid="41/444">Mahnaz Mohammadi</author>
<author pid="161/3341">Nitin Satpute</author>
<author pid="161/3144">Rohit Ronge</author>
<author pid="161/3310">Jayesh R. Chandiramani</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="161/3390">Aamir Raihan</author>
<author pid="126/2504">Tanmay Verma</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="161/3396">Sukumar Bhattacharya</author>
<title>A Flexible Scalable Hardware Architecture for Radial Basis Function Neural Networks.</title>
<pages>505-510</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.91</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.91</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#MohammadiSRCNRV15</url>
</inproceedings>
</r>
<r><article key="journals/jsa/DasMKSMNBPNN14" mdate="2020-02-24">
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="60/1949">Madhav Krishna</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="151/7938">Santhi Natarajan</author>
<author pid="151/7901">Ipsita Biswas</author>
<author pid="151/7904">Adithya Pulli</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>A framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths.</title>
<pages>592-614</pages>
<year>2014</year>
<volume>60</volume>
<journal>J. Syst. Archit.</journal>
<number>7</number>
<ee>https://doi.org/10.1016/j.sysarc.2014.06.002</ee>
<url>db/journals/jsa/jsa60.html#DasMKSMNBPNN14</url>
</article>
</r>
<r><inproceedings key="conf/ised/KalaSNN14" mdate="2019-02-21">
<author pid="133/4347">S. Kala</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Energy Efficient, Scalable, and Dynamically Reconfigurable FFT Architecture for OFDM Systems.</title>
<pages>20-24</pages>
<year>2014</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2014.12</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISED.2014.12</ee>
<crossref>conf/ised/2014</crossref>
<url>db/conf/ised/ised2014.html#KalaSNN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/MadhuDCSNN14" mdate="2017-05-25">
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8195">Madhava Krishna C</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Synthesis of Instruction Extensions on HyperCell, a reconfigurable datapath.</title>
<pages>215-224</pages>
<year>2014</year>
<booktitle>ICSAMOS</booktitle>
<ee>https://doi.org/10.1109/SAMOS.2014.6893214</ee>
<crossref>conf/samos/2014ic</crossref>
<url>db/conf/samos/samos2014ic.html#MadhuDCSNN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/MahadurkarMMVMGNN14" mdate="2017-06-05">
<author pid="150/8223">Mahesh Mahadurkar</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="133/4270">Arka Maity</author>
<author pid="119/8506">Kapil Vatwani</author>
<author pid="150/8354">Ishan Munje</author>
<author pid="141/0590">Nandhini Gopalan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Co-exploration of NLA kernels and specification of Compute Elements in distributed memory CGRAs.</title>
<pages>225-232</pages>
<year>2014</year>
<booktitle>ICSAMOS</booktitle>
<ee>https://doi.org/10.1109/SAMOS.2014.6893215</ee>
<crossref>conf/samos/2014ic</crossref>
<url>db/conf/samos/samos2014ic.html#MahadurkarMMVMGNN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantCGNNG14" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="72/4356">Ganesh Garga</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="141/0590">Nandhini Gopalan</author>
<title>Efficient QR Decomposition Using Low Complexity Column-wise Givens Rotation (CGR).</title>
<pages>258-263</pages>
<year>2014</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2014.51</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.51</ee>
<crossref>conf/vlsid/2014</crossref>
<url>db/conf/vlsid/vlsid2014.html#MerchantCGNNG14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/KalaNMNN13" mdate="2017-07-11">
<author pid="133/4347">S. Kala</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="133/4270">Arka Maity</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>High throughput, low latency, memory optimized 64K point FFT architecture using novel radix-4 butterfly unit.</title>
<pages>3034-3037</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6572518</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#KalaNMNN13</url>
</inproceedings>
</r>
<r><article key="journals/ipsj/KrishnamoorthyDVAFNN11" mdate="2020-09-29">
<author pid="80/9049">Ratna Krishnamoorthy</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="56/1768">Masahiro Fujita</author>
<author pid="n/SKNandy">Soumitra Kumar Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture.</title>
<pages>193-209</pages>
<year>2011</year>
<volume>4</volume>
<journal>IPSJ Trans. Syst. LSI Des. Methodol.</journal>
<ee>https://doi.org/10.2197/ipsjtsldm.4.193</ee>
<url>db/journals/ipsj/ipsj4.html#KrishnamoorthyDVAFNN11</url>
</article>
</r>
<r><inproceedings key="conf/arc/KrishnamoorthyVFANN11" mdate="2017-05-26">
<author pid="80/9049">Ratna Krishnamoorthy</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="56/1768">Masahiro Fujita</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture.</title>
<pages>125-132</pages>
<year>2011</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-19475-7_15</ee>
<crossref>conf/arc/2011</crossref>
<url>db/conf/arc/arc2011.html#KrishnamoorthyVFANN11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icete/DasNN11" mdate="2018-04-13">
<author pid="27/7454">Saptarsi Das</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="n/SKNandy">Soumitra Kumar Nandy</author>
<title>Accelerating Reduction for Enabling Fast Multiplication over Large Binary Fields.</title>
<pages>249-263</pages>
<year>2011</year>
<booktitle>ICETE (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-642-35755-8_18</ee>
<crossref>conf/icete/2011s</crossref>
<url>db/conf/icete/icete2011.html#DasNN11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/secrypt/DasVGMNN11" mdate="2011-10-27">
<author pid="27/7454">Saptarsi Das</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="72/4356">Ganesh Garga</author>
<author pid="55/9350">Rajdeep Mondal</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<title>A Method for Flexible Reduction over Binary Fields using a Field Multiplier.</title>
<pages>50-58</pages>
<year>2011</year>
<booktitle>SECRYPT</booktitle>
<crossref>conf/secrypt/2011</crossref>
<url>db/conf/secrypt/secrypt2011.html#DasVGMNN11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cases/KrishnamoorthyVGANNF10" mdate="2018-11-06">
<author pid="80/9049">Ratna Krishnamoorthy</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="72/4356">Ganesh Garga</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="56/1768">Masahiro Fujita</author>
<title>Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE.</title>
<pages>77-86</pages>
<year>2010</year>
<booktitle>CASES</booktitle>
<ee>https://doi.org/10.1145/1878921.1878935</ee>
<crossref>conf/cases/2010</crossref>
<url>db/conf/cases/cases2010.html#KrishnamoorthyVGANNF10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/BiswasUMVANN10" mdate="2020-09-05">
<author pid="45/6459">Prasenjit Biswas</author>
<author orcid="0000-0003-4943-3643" pid="25/9350">Pramod P. Udupa</author>
<author pid="55/9350">Rajdeep Mondal</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform.</title>
<pages>161-166</pages>
<year>2010</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2010.65</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.65</ee>
<crossref>conf/isvlsi/2010</crossref>
<url>db/conf/isvlsi/isvlsi2010.html#BiswasUMVANN10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/PrashankPDVANN10" mdate="2017-05-25">
<author pid="48/8745">N. Thambi Prashank</author>
<author pid="46/8745">M. Prasadarao</author>
<author pid="43/8745">Avinaba Dutta</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Enhancements for variable N-point streaming FFT/IFFT on REDEFINE, a runtime reconfigurable architecture.</title>
<pages>178-184</pages>
<year>2010</year>
<booktitle>ICSAMOS</booktitle>
<ee>https://doi.org/10.1109/ICSAMOS.2010.5642067</ee>
<crossref>conf/samos/2010ic</crossref>
<url>db/conf/samos/samos2010ic.html#PrashankPDVANN10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/BiswasVANN10" mdate="2017-05-25">
<author pid="45/6459">Prasenjit Biswas</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform.</title>
<pages>265-272</pages>
<year>2010</year>
<booktitle>ICSAMOS</booktitle>
<ee>https://doi.org/10.1109/ICSAMOS.2010.5642058</ee>
<crossref>conf/samos/2010ic</crossref>
<url>db/conf/samos/samos2010ic.html#BiswasVANN10</url>
</inproceedings>
</r>
<r><article key="journals/tecs/AlleVFRNDBCRNN09" mdate="2020-09-08">
<author pid="25/6717">Mythri Alle</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="07/2195">Alexander Fell</author>
<author pid="07/2057">C. Ramesh Reddy</author>
<author pid="76/5797">Joseph Nimmy</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="45/6459">Prasenjit Biswas</author>
<author pid="28/7454">Jugantor Chetia</author>
<author pid="95/2740">Adarsha Rao</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>REDEFINE: Runtime reconfigurable polymorphic ASIC.</title>
<year>2009</year>
<volume>9</volume>
<journal>ACM Trans. Embed. Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/1596543.1596545</ee>
<url>db/journals/tecs/tecs9.html#AlleVFRNDBCRNN09</url>
<pages>11:1-11:48</pages>
</article>
</r>
<r><inproceedings key="conf/arc/AlleVFNN09" mdate="2017-05-26">
<author pid="25/6717">Mythri Alle</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="07/2195">Alexander Fell</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures.</title>
<pages>204-215</pages>
<year>2009</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-00641-8_21</ee>
<crossref>conf/arc/2009</crossref>
<url>db/conf/arc/arc2009.html#AlleVFNN09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asap/RaoAVSCSMNN09" mdate="2018-10-09">
<author pid="95/2740">Adarsha Rao</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="69/7330">Sainath V</author>
<author pid="03/7331">Reyaz Shaik</author>
<author pid="55/7330">Rajashekhar Chowhan</author>
<author orcid="0000-0002-0430-6774" pid="152/4942">Sreeramula Sankaraiah</author>
<author pid="67/7330">Sravanthi Mantha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>An Input Triggered Polymorphic ASIC for H.264 Decoding.</title>
<pages>106-113</pages>
<year>2009</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2009.7</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2009.7</ee>
<crossref>conf/asap/2009</crossref>
<url>db/conf/asap/asap2009.html#RaoAVSCSMNN09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cases/FellAVBDCNN09" mdate="2018-11-06">
<author pid="07/2195">Alexander Fell</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="45/6459">Prasenjit Biswas</author>
<author pid="27/7454">Saptarsi Das</author>
<author pid="28/7454">Jugantor Chetia</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Streaming FFT on REDEFINE-v2: an application-architecture design space exploration.</title>
<pages>127-136</pages>
<year>2009</year>
<booktitle>CASES</booktitle>
<ee>https://doi.org/10.1145/1629395.1629414</ee>
<crossref>conf/cases/2009</crossref>
<url>db/conf/cases/cases2009.html#FellAVBDCNN09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/FellBCNN09" mdate="2017-05-23">
<author pid="07/2195">Alexander Fell</author>
<author pid="45/6459">Prasenjit Biswas</author>
<author pid="28/7454">Jugantor Chetia</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT.</title>
<pages>251-254</pages>
<year>2009</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCCON.2009.5398048</ee>
<crossref>conf/socc/2009</crossref>
<url>db/conf/socc/socc2009.html#FellBCNN09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asap/AlleVRNFRNN08" mdate="2017-05-26">
<author pid="25/6717">Mythri Alle</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="72/270">Ramesh C. Ramesh</author>
<author pid="76/5797">Joseph Nimmy</author>
<author pid="07/2195">Alexander Fell</author>
<author pid="95/2740">Adarsha Rao</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Synthesis of application accelerators on Runtime Reconfigurable Hardware.</title>
<pages>13-18</pages>
<year>2008</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2008.4580147</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2008.4580147</ee>
<crossref>conf/asap/2008</crossref>
<url>db/conf/asap/asap2008.html#AlleVRNFRNN08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asap/NimmyRVAFNN08" mdate="2017-05-26">
<author pid="76/5797">Joseph Nimmy</author>
<author pid="07/2057">C. Ramesh Reddy</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="07/2195">Alexander Fell</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router.</title>
<pages>251-256</pages>
<year>2008</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2008.4580187</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2008.4580187</ee>
<crossref>conf/asap/2008</crossref>
<url>db/conf/asap/asap2008.html#NimmyRVAFNN08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asap/AdrshaANN08" mdate="2017-05-26">
<author pid="95/2740">Adarsha Rao</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders.</title>
<pages>287-292</pages>
<year>2008</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2008.4580193</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2008.4580193</ee>
<crossref>conf/asap/2008</crossref>
<url>db/conf/asap/asap2008.html#AdrshaANN08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/SatrawalaVANN07" mdate="2017-05-21">
<author pid="67/5512">A. N. Satrawala</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<author pid="25/6717">Mythri Alle</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>REDEFINE: Architecture of a SoC Fabric for Runtime Composition of Computation Structures.</title>
<pages>558-561</pages>
<year>2007</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2007.4380716</ee>
<crossref>conf/fpl/2007</crossref>
<url>db/conf/fpl/fpl2007.html#SatrawalaVANN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispa/LakshmiNNV06" mdate="2017-05-21">
<author pid="36/573">J. Lakshmi</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<title>Framework for Enabling Highly Available Distributed Applications for Utility Computing.</title>
<pages>549-560</pages>
<year>2006</year>
<crossref>conf/ispa/2006</crossref>
<booktitle>ISPA</booktitle>
<ee>https://doi.org/10.1007/11946441_52</ee>
<url>db/conf/ispa/ispa2006.html#LakshmiNNV06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dexaw/NainwalLNNV05" mdate="2017-05-24">
<author pid="59/246">K. C. Nainwal</author>
<author pid="36/573">J. Lakshmi</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="96/1796">Keshavan Varadarajan</author>
<title>A Framework for QoS Adaptive Grid Meta Scheduling.</title>
<pages>292-296</pages>
<year>2005</year>
<crossref>conf/dexaw/2005</crossref>
<booktitle>DEXA Workshops</booktitle>
<ee>https://doi.org/10.1109/DEXA.2005.15</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DEXA.2005.15</ee>
<url>db/conf/dexaw/dexaw2005.html#NainwalLNNV05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icpp/NandyNVSC93" mdate="2017-05-19">
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="31/3244">V. Visvanathan</author>
<author pid="s/PSadayappan">P. Sadayappan</author>
<author pid="55/5217">Prashant S. Chauhan</author>
<title>A Parallel Progressive Refinement Image Rendering Algorithm on a Scalable Multithreaded VLSI Processor Array.</title>
<pages>94-97</pages>
<year>1993</year>
<crossref>conf/icpp/1993-3</crossref>
<booktitle>ICPP (3)</booktitle>
<url>db/conf/icpp/icpp1993-3.html#NandyNVSC93</url>
<ee>https://doi.org/10.1109/ICPP.1993.30</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICPP.1993.30</ee>
</inproceedings>
</r>
<coauthors n="66" nc="1">
<co c="0"><na f="a/Alle:Mythri" pid="25/6717">Mythri Alle</na></co>
<co c="0"><na f="b/Baufreton:Philippe" pid="27/5581">Philippe Baufreton</na></co>
<co c="0"><na f="b/Bhatia:Eshan" pid="177/5974">Eshan Bhatia</na></co>
<co c="0"><na f="b/Bhattacharya:S=" pid="35/3376">S. Bhattacharya</na></co>
<co c="0"><na f="b/Bhattacharya:Sukumar" pid="161/3396">Sukumar Bhattacharya</na></co>
<co c="0"><na f="b/Biswas:Arnab_Kumar" pid="167/0671">Arnab Kumar Biswas</na></co>
<co c="0"><na f="b/Biswas:Ipsita" pid="151/7901">Ipsita Biswas</na></co>
<co c="0"><na f="b/Biswas:Prasenjit" pid="45/6459">Prasenjit Biswas</na></co>
<co c="0"><na f="c/Chandiramani:Jayesh_R=" pid="161/3310">Jayesh R. Chandiramani</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chauhan:Prashant_S=" pid="55/5217">Prashant S. Chauhan</na></co>
<co c="0"><na f="c/Chetia:Jugantor" pid="28/7454">Jugantor Chetia</na></co>
<co c="0"><na f="c/Choudhary:Nimash" pid="177/6025">Nimash Choudhary</na></co>
<co c="0"><na f="c/Chowhan:Rajashekhar" pid="55/7330">Rajashekhar Chowhan</na></co>
<co c="0"><na f="d/Das:Saptarsi" pid="27/7454">Saptarsi Das</na></co>
<co c="0"><na f="d/Dutta:Avinaba" pid="43/8745">Avinaba Dutta</na></co>
<co c="0"><na f="f/Fell:Alexander" pid="07/2195">Alexander Fell</na></co>
<co c="0"><na f="f/Fujita:Masahiro" pid="56/1768">Masahiro Fujita</na></co>
<co c="0"><na f="g/Garga:Ganesh" pid="72/4356">Ganesh Garga</na></co>
<co c="0"><na f="g/Goel:Arnav" pid="161/3392">Arnav Goel</na></co>
<co c="0"><na f="g/Gopalan:Nandhini" pid="141/0590">Nandhini Gopalan</na></co>
<co c="0"><na f="k/Kala:S=" pid="133/4347">S. Kala</na></co>
<co c="0"><na f="k/Krishna:Madhav" pid="60/1949">Madhav Krishna</na></co>
<co c="0"><na f="k/Krishnamoorthy:Ratna" pid="80/9049">Ratna Krishnamoorthy</na></co>
<co c="0"><na f="l/Lakshmi:J=" pid="36/573">J. Lakshmi</na></co>
<co c="0"><na f="l/Leupers:Rainer" pid="14/6306">Rainer Leupers</na></co>
<co c="0" n="2"><na f="m/Madhava:Krishna_C=" pid="150/8195">Krishna C. Madhava</na><na>Madhava Krishna C</na></co>
<co c="0"><na f="m/Madhu:Kavitha_T=" pid="150/8307">Kavitha T. Madhu</na></co>
<co c="0"><na f="m/Mahadurkar:Mahesh" pid="150/8223">Mahesh Mahadurkar</na></co>
<co c="0"><na f="m/Mahale:Gopinath" pid="161/3399">Gopinath Mahale</na></co>
<co c="0"><na f="m/Mahale:Hamsika" pid="161/3108">Hamsika Mahale</na></co>
<co c="0"><na f="m/Maity:Arka" pid="133/4270">Arka Maity</na></co>
<co c="0"><na f="m/Mantha:Sravanthi" pid="67/7330">Sravanthi Mantha</na></co>
<co c="0"><na f="m/Merchant:Farhad" pid="141/0649">Farhad Merchant</na></co>
<co c="0"><na f="m/Mohammadi:Mahnaz" pid="41/444">Mahnaz Mohammadi</na></co>
<co c="0"><na f="m/Mondal:Rajdeep" pid="55/9350">Rajdeep Mondal</na></co>
<co c="0"><na f="m/Munje:Ishan" pid="150/8354">Ishan Munje</na></co>
<co c="0"><na f="n/Nainwal:K=_C=" pid="59/246">K. C. Nainwal</na></co>
<co c="0" n="2"><na f="n/Nandy:S=_K=" pid="n/SKNandy">S. K. Nandy</na><na>Soumitra Kumar Nandy</na></co>
<co c="0"><na f="n/Natarajan:Santhi" pid="151/7938">Santhi Natarajan</na></co>
<co c="0"><na f="n/Neumann:Francois" pid="207/7236">Francois Neumann</na></co>
<co c="0"><na f="n/Nimmy:Joseph" pid="76/5797">Joseph Nimmy</na></co>
<co c="0"><na f="p/Prasadarao:M=" pid="46/8745">M. Prasadarao</na></co>
<co c="0"><na f="p/Prashank:N=_Thambi" pid="48/8745">N. Thambi Prashank</na></co>
<co c="0"><na f="p/Pulli:Adithya" pid="151/7904">Adithya Pulli</na></co>
<co c="0"><na f="r/Raha:Soumyendu" pid="57/4634">Soumyendu Raha</na></co>
<co c="0"><na f="r/Raihan:Aamir" pid="161/3390">Aamir Raihan</na></co>
<co c="0"><na f="r/Ramesh:Ramesh_C=" pid="72/270">Ramesh C. Ramesh</na></co>
<co c="0"><na f="r/Rao:Adarsha" pid="95/2740">Adarsha Rao</na></co>
<co c="0"><na f="r/Rao:Anuj" pid="181/1834">Anuj Rao</na></co>
<co c="0"><na f="r/Reddy:C=_Ramesh" pid="07/2057">C. Ramesh Reddy</na></co>
<co c="0"><na f="r/Ronge:Rohit" pid="161/3144">Rohit Ronge</na></co>
<co c="0"><na f="s/Sadayappan:P=" pid="s/PSadayappan">P. Sadayappan</na></co>
<co c="0"><na f="s/Sankaraiah:Sreeramula" pid="152/4942">Sreeramula Sankaraiah</na></co>
<co c="0"><na f="s/Satpute:Nitin" pid="161/3341">Nitin Satpute</na></co>
<co c="0"><na f="s/Satrawala:A=_N=" pid="67/5512">A. N. Satrawala</na></co>
<co c="0"><na f="s/Shaik:Reyaz" pid="03/7331">Reyaz Shaik</na></co>
<co c="0"><na f="s/Singla:Tarun" pid="207/7229">Tarun Singla</na></co>
<co c="0"><na f="s/Sivanandan:Nalesh" pid="150/8286">Nalesh Sivanandan</na></co>
<co c="0"><na f="u/Udupa:Pramod_P=" pid="25/9350">Pramod P. Udupa</na></co>
<co c="0"><na f="v/V:Sainath" pid="69/7330">Sainath V</na></co>
<co c="0"><na f="v/Varadarajan:Keshavan" pid="96/1796">Keshavan Varadarajan</na></co>
<co c="0"><na f="v/Vatwani:Kapil" pid="119/8506">Kapil Vatwani</na></co>
<co c="0"><na f="v/Vatwani:Tarun" pid="177/6048">Tarun Vatwani</na></co>
<co c="0"><na f="v/Verma:Tanmay" pid="126/2504">Tanmay Verma</na></co>
<co c="0"><na f="v/Visvanathan:V=" pid="31/3244">V. Visvanathan</na></co>
</coauthors>
</dblpperson>

