Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 25 11:53:24 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[1][btn][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[1][pmodC][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                 1065        0.036        0.000                      0                 1065        3.500        0.000                       0                   641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.308        0.000                      0                 1026        0.036        0.000                      0                 1026        3.500        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.078        0.000                      0                   39        0.568        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 2.259ns (29.454%)  route 5.411ns (70.546%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X104Y89        FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518     6.375 r  Pong/pong/motion/ball_y_reg[3]/Q
                         net (fo=44, routed)          0.932     7.306    Pong/pong/motion/Q[3]
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     7.430 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.518     7.949    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X107Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.073 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.799     8.872    Pong/pong/motion/geqOp_inferred__5/i__carry_0
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.996 r  Pong/pong/motion/i__carry_i_9__0/O
                         net (fo=4, routed)           0.984     9.979    Pong/pong/motion/i__carry_i_9__0_n_0
    SLICE_X104Y87        LUT5 (Prop_lut5_I0_O)        0.124    10.103 r  Pong/pong/motion/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.103    Pong/pong/collision/ltOp_inferred__5/i__carry__0_1[3]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.479 r  Pong/pong/collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.479    Pong/pong/collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.733 r  Pong/pong/collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.242    11.975    Pong/pong/collision/ltOp6_in
    SLICE_X98Y92         LUT6 (Prop_lut6_I1_O)        0.367    12.342 r  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.161    12.503    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.627 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.775    13.402    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X102Y87        LUT5 (Prop_lut5_I4_O)        0.124    13.526 r  Pong/pong/collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.526    Pong/pong/collision/hit_racket_r_o[0]_i_1_n_0
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.605    13.369    Pong/pong/collision/clk_i
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X102Y87        FDCE (Setup_fdce_C_D)        0.077    13.834    Pong/pong/collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.252ns (30.150%)  route 5.217ns (69.850%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X104Y89        FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518     6.375 r  Pong/pong/motion/ball_y_reg[3]/Q
                         net (fo=44, routed)          0.932     7.306    Pong/pong/motion/Q[3]
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     7.430 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.518     7.949    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X107Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.073 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.799     8.872    Pong/pong/motion/geqOp_inferred__5/i__carry_0
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.996 r  Pong/pong/motion/i__carry_i_9__0/O
                         net (fo=4, routed)           0.984     9.979    Pong/pong/motion/i__carry_i_9__0_n_0
    SLICE_X104Y87        LUT5 (Prop_lut5_I0_O)        0.124    10.103 r  Pong/pong/motion/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.103    Pong/pong/collision/ltOp_inferred__5/i__carry__0_1[3]
    SLICE_X104Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.479 r  Pong/pong/collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.479    Pong/pong/collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.733 r  Pong/pong/collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.242    11.975    Pong/pong/collision/ltOp6_in
    SLICE_X98Y92         LUT6 (Prop_lut6_I1_O)        0.367    12.342 r  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.161    12.503    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.627 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.582    13.209    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X100Y92        LUT5 (Prop_lut5_I0_O)        0.117    13.326 r  Pong/pong/collision/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.326    Pong/pong/collision/hit_racket_l_o[0]_i_1_n_0
    SLICE_X100Y92        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X100Y92        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)        0.118    13.877    Pong/pong/collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 2.195ns (30.041%)  route 5.112ns (69.959%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X104Y89        FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518     6.375 r  Pong/pong/motion/ball_y_reg[3]/Q
                         net (fo=44, routed)          0.932     7.306    Pong/pong/motion/Q[3]
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     7.430 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.491     7.922    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X106Y89        LUT3 (Prop_lut3_I2_O)        0.118     8.040 f  Pong/pong/controller_interface1/i__carry_i_12__0/O
                         net (fo=13, routed)          0.619     8.658    Pong/pong/motion/geqOp_inferred__3/i__carry
    SLICE_X106Y82        LUT5 (Prop_lut5_I0_O)        0.326     8.984 f  Pong/pong/motion/i__carry_i_9__3/O
                         net (fo=3, routed)           0.443     9.427    Pong/pong/motion/i__carry_i_9__3_n_0
    SLICE_X107Y83        LUT3 (Prop_lut3_I1_O)        0.124     9.551 r  Pong/pong/motion/i__carry__0_i_3__3/O
                         net (fo=2, routed)           0.639    10.190    Pong/pong/motion/i__carry__0_i_3__3_n_0
    SLICE_X105Y83        LUT5 (Prop_lut5_I3_O)        0.124    10.314 r  Pong/pong/motion/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    10.314    Pong/pong/collision/FSM_sequential_state[1]_i_3_7[0]
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.678 r  Pong/pong/collision/geqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.974    11.652    Pong/pong/collision/geqOp12_in
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.373    12.025 r  Pong/pong/collision/FSM_sequential_state[0]_i_2__0/O
                         net (fo=3, routed)           1.014    13.039    Pong/pong/collision/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X102Y87        LUT2 (Prop_lut2_I0_O)        0.124    13.163 r  Pong/pong/collision/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.163    Pong/pong/collision/hit_racket_l_o[1]_i_1_n_0
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.605    13.369    Pong/pong/collision/clk_i
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X102Y87        FDCE (Setup_fdce_C_D)        0.079    13.836    Pong/pong/collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 2.320ns (32.668%)  route 4.782ns (67.332%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 f  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.172    12.100    Pong/pong/collision/ball_x_reg[9]
    SLICE_X105Y91        LUT4 (Prop_lut4_I3_O)        0.124    12.224 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.610    12.833    Pong/pong/motion/FSM_sequential_state_reg[2]_3
    SLICE_X101Y92        LUT4 (Prop_lut4_I1_O)        0.124    12.957 r  Pong/pong/motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.957    Pong/pong/collision/FSM_sequential_state_reg[2]_0
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)        0.031    13.790    Pong/pong/collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.790    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 2.320ns (32.672%)  route 4.781ns (67.328%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 f  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.172    12.100    Pong/pong/collision/ball_x_reg[9]
    SLICE_X105Y91        LUT4 (Prop_lut4_I3_O)        0.124    12.224 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.609    12.832    Pong/pong/collision/FSM_sequential_state_reg[1]_0
    SLICE_X101Y92        LUT2 (Prop_lut2_I0_O)        0.124    12.956 r  Pong/pong/collision/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.956    Pong/pong/collision/hit_wall_o[0]_i_1_n_0
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)        0.032    13.791    Pong/pong/collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.313ns (32.606%)  route 4.781ns (67.394%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 f  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.172    12.100    Pong/pong/collision/ball_x_reg[9]
    SLICE_X105Y91        LUT4 (Prop_lut4_I3_O)        0.124    12.224 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.609    12.832    Pong/pong/collision/FSM_sequential_state_reg[1]_0
    SLICE_X101Y92        LUT2 (Prop_lut2_I0_O)        0.117    12.949 r  Pong/pong/collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.949    Pong/pong/collision/hit_wall_o[2]_i_1_n_0
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[2]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)        0.075    13.834    Pong/pong/collision/hit_wall_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.450ns (34.529%)  route 4.645ns (65.471%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X104Y89        FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518     6.375 r  Pong/pong/motion/ball_y_reg[3]/Q
                         net (fo=44, routed)          0.932     7.306    Pong/pong/motion/Q[3]
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     7.430 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.518     7.949    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X107Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.073 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.799     8.872    Pong/pong/motion/geqOp_inferred__5/i__carry_0
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.118     8.990 r  Pong/pong/motion/i__carry_i_9__2/O
                         net (fo=4, routed)           0.781     9.770    Pong/pong/motion/i__carry_i_9__2_n_0
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.326    10.096 r  Pong/pong/motion/i__carry_i_5__6/O
                         net (fo=1, routed)           0.000    10.096    Pong/pong/collision/geqOp_inferred__3/i__carry__0_1[3]
    SLICE_X104Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.472 r  Pong/pong/collision/geqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.472    Pong/pong/collision/geqOp_inferred__3/i__carry_n_0
    SLICE_X104Y86        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.726 r  Pong/pong/collision/geqOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.632    11.358    Pong/pong/collision/geqOp
    SLICE_X102Y87        LUT4 (Prop_lut4_I1_O)        0.367    11.725 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.508    12.234    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X103Y87        LUT6 (Prop_lut6_I0_O)        0.124    12.358 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.476    12.833    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X102Y87        LUT2 (Prop_lut2_I1_O)        0.119    12.952 r  Pong/pong/collision/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.952    Pong/pong/collision/hit_racket_r_o[1]_i_1_n_0
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.605    13.369    Pong/pong/collision/clk_i
    SLICE_X102Y87        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X102Y87        FDCE (Setup_fdce_C_D)        0.118    13.875    Pong/pong/collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.320ns (33.111%)  route 4.687ns (66.889%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 r  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.177    12.105    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.510    12.738    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X101Y92        LUT6 (Prop_lut6_I4_O)        0.124    12.862 r  Pong/pong/collision/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.862    Pong/pong/collision/FSM_sequential_state[1]_i_1_n_0
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)        0.029    13.788    Pong/pong/collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 2.320ns (33.125%)  route 4.684ns (66.875%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 r  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.177    12.105    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.507    12.735    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X101Y92        LUT6 (Prop_lut6_I4_O)        0.124    12.859 r  Pong/pong/collision/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.859    Pong/pong/collision/FSM_sequential_state[0]_i_1_n_0
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X101Y92        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)        0.031    13.790    Pong/pong/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.790    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.320ns (33.270%)  route 4.653ns (66.730%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.782     5.856    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDCE (Prop_fdce_C_Q)         0.456     6.312 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.948     7.260    Pong/pong/motion/Q[1]
    SLICE_X103Y89        LUT5 (Prop_lut5_I4_O)        0.152     7.412 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.346     7.758    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.332     8.090 f  Pong/pong/motion/i__carry_i_14/O
                         net (fo=3, routed)           0.308     8.398    Pong/pong/motion/i__carry_i_14_n_0
    SLICE_X103Y90        LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=3, routed)           0.541     9.063    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I1_O)        0.124     9.187 r  Pong/pong/motion/i__carry__0_i_3/O
                         net (fo=2, routed)           0.487     9.674    Pong/pong/motion/i__carry__0_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  Pong/pong/motion/i__carry__0_i_1/O
                         net (fo=1, routed)           0.480    10.278    Pong/pong/collision/FSM_sequential_state[1]_i_3_0[0]
    SLICE_X100Y90        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.671 f  Pong/pong/collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    11.561    Pong/pong/collision/leqOp
    SLICE_X105Y91        LUT6 (Prop_lut6_I0_O)        0.367    11.928 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.172    12.100    Pong/pong/collision/ball_x_reg[9]
    SLICE_X105Y91        LUT4 (Prop_lut4_I3_O)        0.124    12.224 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.481    12.705    Pong/pong/motion/FSM_sequential_state_reg[2]_3
    SLICE_X100Y91        LUT4 (Prop_lut4_I0_O)        0.124    12.829 r  Pong/pong/motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.829    Pong/pong/collision/D[0]
    SLICE_X100Y91        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.607    13.371    Pong/pong/collision/clk_i
    SLICE_X100Y91        FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[1]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X100Y91        FDCE (Setup_fdce_C_D)        0.079    13.838    Pong/pong/collision/hit_wall_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  1.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.216 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.216    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_7
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[12]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.229 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.229    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_5
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[14]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.252 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.252    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_6
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[13]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.254 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.254    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_4
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y100        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[15]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.203 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.203    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.256 r  Menu/EnableSignals/MovingText/i_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.256    Menu/EnableSignals/MovingText/i_reg[16]_i_1_n_7
    SLICE_X98Y101        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y101        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[16]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y101        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Kran/Crane/f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kran/Crane/f_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.395ns (73.605%)  route 0.142ns (26.395%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.637     1.723    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  Kran/Crane/f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  Kran/Crane/f_reg[1]/Q
                         net (fo=3, routed)           0.141     2.005    Kran/Crane/f_reg_n_0_[1]
    SLICE_X111Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.166 r  Kran/Crane/f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.166    Kran/Crane/f_reg[4]_i_1_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.205 r  Kran/Crane/f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.206    Kran/Crane/f_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.260 r  Kran/Crane/f_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.260    Kran/Crane/f0[9]
    SLICE_X111Y100       FDRE                                         r  Kran/Crane/f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.995     2.337    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  Kran/Crane/f_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Kran/Crane/f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Menu/EnableSignals/MovingText/i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/EnableSignals/MovingText/i_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  Menu/EnableSignals/MovingText/i_reg[11]/Q
                         net (fo=3, routed)           0.149     2.008    Menu/EnableSignals/MovingText/i_reg[11]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  Menu/EnableSignals/MovingText/i[8]_i_2/O
                         net (fo=1, routed)           0.000     2.053    Menu/EnableSignals/MovingText/i[8]_i_2_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.162 r  Menu/EnableSignals/MovingText/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.163    Menu/EnableSignals/MovingText/i_reg[8]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.203 r  Menu/EnableSignals/MovingText/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.203    Menu/EnableSignals/MovingText/i_reg[12]_i_1_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.269 r  Menu/EnableSignals/MovingText/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.269    Menu/EnableSignals/MovingText/i_reg[16]_i_1_n_5
    SLICE_X98Y101        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.965     2.307    Menu/EnableSignals/MovingText/clk_i_IBUF_BUFG
    SLICE_X98Y101        FDCE                                         r  Menu/EnableSignals/MovingText/i_reg[18]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X98Y101        FDCE (Hold_fdce_C_D)         0.134     2.180    Menu/EnableSignals/MovingText/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Kran/Crane/f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kran/Crane/f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.406ns (74.135%)  route 0.142ns (25.865%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.637     1.723    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  Kran/Crane/f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  Kran/Crane/f_reg[1]/Q
                         net (fo=3, routed)           0.141     2.005    Kran/Crane/f_reg_n_0_[1]
    SLICE_X111Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.166 r  Kran/Crane/f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.166    Kran/Crane/f_reg[4]_i_1_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.205 r  Kran/Crane/f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.206    Kran/Crane/f_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.271 r  Kran/Crane/f_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.271    Kran/Crane/f0[11]
    SLICE_X111Y100       FDRE                                         r  Kran/Crane/f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.995     2.337    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  Kran/Crane/f_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Kran/Crane/f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Menu/UPDebounce/delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/UPDebounce/delay_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.394ns (71.274%)  route 0.159ns (28.726%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.636     1.722    Menu/UPDebounce/clk_i_IBUF_BUFG
    SLICE_X109Y98        FDCE                                         r  Menu/UPDebounce/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  Menu/UPDebounce/delay_reg[3]/Q
                         net (fo=1, routed)           0.158     2.021    Menu/UPDebounce/delay_reg_n_0_[3]
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.045     2.066 r  Menu/UPDebounce/delay[0]_i_2/O
                         net (fo=1, routed)           0.000     2.066    Menu/UPDebounce/delay[0]_i_2_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.181 r  Menu/UPDebounce/delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    Menu/UPDebounce/delay_reg[0]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  Menu/UPDebounce/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    Menu/UPDebounce/delay_reg[4]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.275 r  Menu/UPDebounce/delay_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.275    Menu/UPDebounce/delay_reg[8]_i_1_n_7
    SLICE_X109Y100       FDCE                                         r  Menu/UPDebounce/delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.992     2.334    Menu/UPDebounce/clk_i_IBUF_BUFG
    SLICE_X109Y100       FDCE                                         r  Menu/UPDebounce/delay_reg[8]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.105     2.178    Menu/UPDebounce/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MovingLight/MovingLight/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingLight/MovingLight/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.609     1.695    MovingLight/MovingLight/clk_i_IBUF_BUFG
    SLICE_X105Y99        FDCE                                         r  MovingLight/MovingLight/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     1.836 r  MovingLight/MovingLight/count_reg[8]/Q
                         net (fo=2, routed)           0.167     2.003    MovingLight/MovingLight/count_reg[8]
    SLICE_X105Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  MovingLight/MovingLight/count[8]_i_5__5/O
                         net (fo=1, routed)           0.000     2.048    MovingLight/MovingLight/count[8]_i_5__5_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.200 r  MovingLight/MovingLight/count_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     2.201    MovingLight/MovingLight/count_reg[8]_i_1__6_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.255 r  MovingLight/MovingLight/count_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.255    MovingLight/MovingLight/count_reg[12]_i_1__6_n_7
    SLICE_X105Y100       FDCE                                         r  MovingLight/MovingLight/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.966     2.308    MovingLight/MovingLight/clk_i_IBUF_BUFG
    SLICE_X105Y100       FDCE                                         r  MovingLight/MovingLight/count_reg[12]/C
                         clock pessimism             -0.261     2.047    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.105     2.152    MovingLight/MovingLight/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y96   Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y101  Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y101  Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y101  Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y96    Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y96    Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y96    Basic/Design/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y98    Basic/Design/dig_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  Kran/Crane/f_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y98    Basic/Design/dig_ena_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y92   Menu/DownDebounce/delay_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y92   Menu/DownDebounce/delay_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y92   Menu/DownDebounce/delay_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y97   MovingLight/MovingLight/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X94Y90    Pong/pong/clk_enable/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X94Y92    Pong/pong/clk_enable/count_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X94Y92    Pong/pong/clk_enable/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y87   Pong/pong/collision/hit_racket_l_o_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y87   Pong/pong/collision/hit_racket_r_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y96   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y96   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y101  Basic/Design/color_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y101  Basic/Design/color_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y101  Basic/Design/color_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y96    Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y96    Basic/Design/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y96    Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y96    Basic/Design/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y96    Basic/Design/count_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.779ns (30.703%)  route 1.758ns (69.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.472     8.394    Pong/pong/motion/ball_x0
    SLICE_X107Y87        FDPE                                         f  Pong/pong/motion/ball_y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.679    13.443    Pong/pong/motion/clk_i
    SLICE_X107Y87        FDPE                                         r  Pong/pong/motion/ball_y_reg[5]/C
                         clock pessimism              0.423    13.867    
                         clock uncertainty           -0.035    13.831    
    SLICE_X107Y87        FDPE (Recov_fdpe_C_PRE)     -0.359    13.472    Pong/pong/motion/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.779ns (32.551%)  route 1.614ns (67.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.328     8.250    Pong/pong/motion/ball_x0
    SLICE_X107Y89        FDPE                                         f  Pong/pong/motion/ball_y_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.681    13.445    Pong/pong/motion/clk_i
    SLICE_X107Y89        FDPE                                         r  Pong/pong/motion/ball_y_reg[4]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X107Y89        FDPE (Recov_fdpe_C_PRE)     -0.359    13.474    Pong/pong/motion/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.779ns (34.353%)  route 1.489ns (65.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.203     8.124    Pong/pong/motion/ball_x0
    SLICE_X103Y88        FDCE                                         f  Pong/pong/motion/ball_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.606    13.370    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X103Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.353    Pong/pong/motion/ball_y_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.779ns (34.353%)  route 1.489ns (65.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.203     8.124    Pong/pong/motion/ball_x0
    SLICE_X103Y88        FDCE                                         f  Pong/pong/motion/ball_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.606    13.370    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X103Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.353    Pong/pong/motion/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.779ns (34.353%)  route 1.489ns (65.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.203     8.124    Pong/pong/motion/ball_x0
    SLICE_X102Y88        FDPE                                         f  Pong/pong/motion/ball_y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.606    13.370    Pong/pong/motion/clk_i
    SLICE_X102Y88        FDPE                                         r  Pong/pong/motion/ball_y_reg[6]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X102Y88        FDPE (Recov_fdpe_C_PRE)     -0.361    13.397    Pong/pong/motion/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.779ns (34.353%)  route 1.489ns (65.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.203     8.124    Pong/pong/motion/ball_x0
    SLICE_X103Y88        FDPE                                         f  Pong/pong/motion/ball_y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.606    13.370    Pong/pong/motion/clk_i
    SLICE_X103Y88        FDPE                                         r  Pong/pong/motion/ball_y_reg[7]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X103Y88        FDPE (Recov_fdpe_C_PRE)     -0.359    13.399    Pong/pong/motion/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.779ns (34.021%)  route 1.511ns (65.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.225     8.146    Pong/pong/motion/ball_x0
    SLICE_X94Y87         FDCE                                         f  Pong/pong/motion/ball_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.604    13.368    Pong/pong/motion/clk_i
    SLICE_X94Y87         FDCE                                         r  Pong/pong/motion/ball_x_reg[7]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X94Y87         FDCE (Recov_fdce_C_CLR)     -0.319    13.437    Pong/pong/motion/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.675%)  route 1.679ns (74.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.722     5.796    Pong/pong/score_display_inst/score_counter_inst/clk_i
    SLICE_X89Y93         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.456     6.252 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.774     7.025    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.149 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.905     8.055    Pong/pong/motion/AR[0]
    SLICE_X96Y83         FDCE                                         f  Pong/pong/motion/speed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.601    13.365    Pong/pong/motion/clk_i
    SLICE_X96Y83         FDCE                                         r  Pong/pong/motion/speed_reg[7]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X96Y83         FDCE (Recov_fdce_C_CLR)     -0.361    13.392    Pong/pong/motion/speed_reg[7]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.675%)  route 1.679ns (74.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.722     5.796    Pong/pong/score_display_inst/score_counter_inst/clk_i
    SLICE_X89Y93         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.456     6.252 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.774     7.025    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.149 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.905     8.055    Pong/pong/motion/AR[0]
    SLICE_X96Y83         FDCE                                         f  Pong/pong/motion/speed_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.601    13.365    Pong/pong/motion/clk_i
    SLICE_X96Y83         FDCE                                         r  Pong/pong/motion/speed_reg[9]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X96Y83         FDCE (Recov_fdce_C_CLR)     -0.361    13.392    Pong/pong/motion/speed_reg[9]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.779ns (36.210%)  route 1.372ns (63.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.783     5.857    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.478     6.335 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.620    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.301     6.921 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.087     8.008    Pong/pong/motion/ball_x0
    SLICE_X95Y86         FDCE                                         f  Pong/pong/motion/ball_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.603    13.367    Pong/pong/motion/clk_i
    SLICE_X95Y86         FDCE                                         r  Pong/pong/motion/ball_x_reg[9]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X95Y86         FDCE (Recov_fdce_C_CLR)     -0.405    13.350    Pong/pong/motion/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  5.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.247ns (48.245%)  route 0.265ns (51.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.172     2.205    Pong/pong/motion/ball_x0
    SLICE_X98Y84         FDCE                                         f  Pong/pong/motion/ball_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.214    Pong/pong/motion/clk_i
    SLICE_X98Y84         FDCE                                         r  Pong/pong/motion/ball_x_reg[0]/C
                         clock pessimism             -0.510     1.704    
    SLICE_X98Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    Pong/pong/motion/ball_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.247ns (42.205%)  route 0.338ns (57.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.245     2.278    Pong/pong/motion/ball_x0
    SLICE_X98Y85         FDCE                                         f  Pong/pong/motion/ball_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.873     2.215    Pong/pong/motion/clk_i
    SLICE_X98Y85         FDCE                                         r  Pong/pong/motion/ball_x_reg[5]/C
                         clock pessimism             -0.510     1.705    
    SLICE_X98Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    Pong/pong/motion/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.688%)  route 0.430ns (67.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.164     1.857 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.244     2.101    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.146 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.186     2.333    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X100Y90        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.877     2.219    Pong/pong/motion/clk_i
    SLICE_X100Y90        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[0]/C
                         clock pessimism             -0.510     1.709    
    SLICE_X100Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.642    Pong/pong/motion/tmp_hit_racket_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.688%)  route 0.430ns (67.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.164     1.857 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.244     2.101    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.146 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.186     2.333    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X100Y90        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.877     2.219    Pong/pong/motion/clk_i
    SLICE_X100Y90        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[1]/C
                         clock pessimism             -0.510     1.709    
    SLICE_X100Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.642    Pong/pong/motion/tmp_hit_racket_l_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.118%)  route 0.384ns (60.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.292     2.325    Pong/pong/motion/ball_x0
    SLICE_X95Y84         FDCE                                         f  Pong/pong/motion/ball_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.871     2.213    Pong/pong/motion/clk_i
    SLICE_X95Y84         FDCE                                         r  Pong/pong/motion/ball_x_reg[1]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X95Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.631    Pong/pong/motion/ball_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.118%)  route 0.384ns (60.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.292     2.325    Pong/pong/motion/ball_x0
    SLICE_X95Y84         FDCE                                         f  Pong/pong/motion/ball_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.871     2.213    Pong/pong/motion/clk_i
    SLICE_X95Y84         FDCE                                         r  Pong/pong/motion/ball_x_reg[2]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X95Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.631    Pong/pong/motion/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.118%)  route 0.384ns (60.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.292     2.325    Pong/pong/motion/ball_x0
    SLICE_X95Y84         FDCE                                         f  Pong/pong/motion/ball_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.871     2.213    Pong/pong/motion/clk_i
    SLICE_X95Y84         FDCE                                         r  Pong/pong/motion/ball_x_reg[3]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X95Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.631    Pong/pong/motion/ball_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.247ns (39.118%)  route 0.384ns (60.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.607     1.693    Pong/pong/motion/clk_i
    SLICE_X98Y90         FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDCE (Prop_fdce_C_Q)         0.148     1.841 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.934    Pong/pong/motion/restart_reg_n_0
    SLICE_X98Y90         LUT2 (Prop_lut2_I1_O)        0.099     2.033 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.292     2.325    Pong/pong/motion/ball_x0
    SLICE_X95Y84         FDCE                                         f  Pong/pong/motion/ball_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.871     2.213    Pong/pong/motion/clk_i
    SLICE_X95Y84         FDCE                                         r  Pong/pong/motion/ball_x_reg[4]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X95Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.631    Pong/pong/motion/ball_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.568%)  route 0.514ns (73.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.583     1.669    Pong/pong/score_display_inst/score_counter_inst/clk_i
    SLICE_X89Y93         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141     1.810 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.381     2.191    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.236 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.369    Pong/pong/motion/AR[0]
    SLICE_X94Y89         FDCE                                         f  Pong/pong/motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.875     2.217    Pong/pong/motion/clk_i
    SLICE_X94Y89         FDCE                                         r  Pong/pong/motion/count_hits_reg[0]/C
                         clock pessimism             -0.490     1.727    
    SLICE_X94Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.660    Pong/pong/motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.568%)  route 0.514ns (73.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.583     1.669    Pong/pong/score_display_inst/score_counter_inst/clk_i
    SLICE_X89Y93         FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141     1.810 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.381     2.191    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.236 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.369    Pong/pong/motion/AR[0]
    SLICE_X94Y89         FDCE                                         f  Pong/pong/motion/count_hits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.875     2.217    Pong/pong/motion/clk_i
    SLICE_X94Y89         FDCE                                         r  Pong/pong/motion/count_hits_reg[1]/C
                         clock pessimism             -0.490     1.727    
    SLICE_X94Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.660    Pong/pong/motion/count_hits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.709    





