Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: IOT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IOT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IOT"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IOT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\backup\xilinx\npnp\UART.vhd" into library work
Parsing entity <WIFI>.
Parsing architecture <Behavioral> of entity <wifi>.
Parsing VHDL file "D:\backup\xilinx\npnp\IOT.vhd" into library work
Parsing entity <IOT>.
Parsing architecture <Behavioral> of entity <iot>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IOT> (architecture <Behavioral>) from library <work>.

Elaborating entity <WIFI> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOT>.
    Related source file is "D:\backup\xilinx\npnp\IOT.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <IOT> synthesized.

Synthesizing Unit <WIFI>.
    Related source file is "D:\backup\xilinx\npnp\UART.vhd".
    Found 5-bit register for signal <baud_count>.
    Found 32-bit register for signal <data_len>.
    Found 1-bit register for signal <txd>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <store>.
    Found 32-bit register for signal <end_delay>.
    Found 32-bit register for signal <tx_data>.
    Found 1-bit register for signal <baud_clk>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 16                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | baud_clk (rising_edge)                         |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <baud_count[4]_GND_6_o_add_1_OUT> created at line 51.
    Found 32-bit adder for signal <data_len[31]_GND_6_o_add_5_OUT> created at line 64.
    Found 32-bit adder for signal <data_len[31]_GND_6_o_add_12_OUT> created at line 73.
    Found 32-bit adder for signal <end_delay[31]_GND_6_o_add_136_OUT> created at line 238.
    Found 32-bit adder for signal <tx_data[31]_GND_6_o_add_141_OUT> created at line 245.
    Found 256x8-bit Read Only RAM for signal <tx_data[7]_X_6_o_wide_mux_46_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <WIFI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 5-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 32-bit register                                       : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 15
 8-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <store_7> of sequential type is unconnected in block <U1>.

Synthesizing (advanced) Unit <WIFI>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tx_data[7]_X_6_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tx_data<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <WIFI> synthesized (advanced).
WARNING:Xst:2677 - Node <store_7> of sequential type is unconnected in block <WIFI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 45
 32-bit 2-to-1 multiplexer                             : 14
 8-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 ready | 00
 start | 01
 stop  | 10
-------------------

Optimizing unit <IOT> ...

Optimizing unit <WIFI> ...
WARNING:Xst:1293 - FF/Latch <U1/data_len_8> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_9> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_10> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_11> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_12> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_13> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_14> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_15> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_16> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_17> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_18> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_19> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_20> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_21> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_22> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_23> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_24> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_25> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_26> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_27> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_28> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_29> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_30> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/data_len_31> has a constant value of 0 in block <IOT>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOT, actual ratio is 5.
FlipFlop U1/tx_data_0 has been replicated 1 time(s)
FlipFlop U1/tx_data_1 has been replicated 2 time(s)
FlipFlop U1/tx_data_2 has been replicated 1 time(s)
FlipFlop U1/tx_data_3 has been replicated 1 time(s)
FlipFlop U1/tx_data_4 has been replicated 1 time(s)
FlipFlop U1/tx_data_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IOT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 507
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 69
#      LUT2                        : 6
#      LUT3                        : 40
#      LUT4                        : 46
#      LUT5                        : 48
#      LUT6                        : 108
#      MUXCY                       : 79
#      MUXF7                       : 14
#      MUXF8                       : 7
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 95
#      FD                          : 42
#      FDE                         : 48
#      FDR                         : 5
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  11440     0%  
 Number of Slice LUTs:                  322  out of   5720     5%  
    Number used as Logic:               322  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    328
   Number with an unused Flip Flop:     233  out of    328    71%  
   Number with an unused LUT:             6  out of    328     1%  
   Number of fully used LUT-FF pairs:    89  out of    328    27%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
gated_clk(Mmux_gated_clk11:O)      | NONE(*)(U1/baud_count_4)| 6     |
U1/baud_clk                        | BUFG                    | 89    |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.475ns (Maximum Frequency: 133.780MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gated_clk'
  Clock period: 2.913ns (frequency: 343.348MHz)
  Total number of paths / destination ports: 45 / 11
-------------------------------------------------------------------------
Delay:               2.913ns (Levels of Logic = 1)
  Source:            U1/baud_count_0 (FF)
  Destination:       U1/baud_count_4 (FF)
  Source Clock:      gated_clk rising
  Destination Clock: gated_clk rising

  Data Path: U1/baud_count_0 to U1/baud_count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   1.089  U1/baud_count_0 (U1/baud_count_0)
     LUT5:I0->O            6   0.203   0.744  U1/PWR_6_o_baud_count[4]_equal_1_o<4>1 (U1/PWR_6_o_baud_count[4]_equal_1_o)
     FDR:R                     0.430          U1/baud_count_0
    ----------------------------------------
    Total                      2.913ns (1.080ns logic, 1.832ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/baud_clk'
  Clock period: 7.475ns (frequency: 133.780MHz)
  Total number of paths / destination ports: 86353 / 137
-------------------------------------------------------------------------
Delay:               7.475ns (Levels of Logic = 26)
  Source:            U1/end_delay_0 (FF)
  Destination:       U1/tx_data_31 (FF)
  Source Clock:      U1/baud_clk rising
  Destination Clock: U1/baud_clk rising

  Data Path: U1/end_delay_0 to U1/tx_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  U1/end_delay_0 (U1/end_delay_0)
     INV:I->O              1   0.206   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_lut<0>_INV_0 (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<0> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<1> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<2> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<3> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<4> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<5> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<6> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<7> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<8> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<9> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<10> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<11> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<12> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<13> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<14> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<15> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<16> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<17> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<18> (U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_cy<18>)
     XORCY:CI->O           3   0.180   0.995  U1/Madd_end_delay[31]_GND_6_o_add_136_OUT_xor<19> (U1/end_delay[31]_GND_6_o_add_136_OUT<19>)
     LUT5:I0->O            1   0.203   0.808  U1/GND_6_o_end_delay[31]_equal_138_o<31>1 (U1/GND_6_o_end_delay[31]_equal_138_o<31>)
     LUT6:I3->O           10   0.205   0.857  U1/GND_6_o_end_delay[31]_equal_138_o<31>3 (U1/GND_6_o_end_delay[31]_equal_138_o)
     LUT6:I5->O            6   0.205   0.745  U1/_n0357_inv3 (U1/_n0357_inv5)
     LUT6:I5->O           15   0.205   0.982  U1/_n0357_inv4 (U1/_n0357_inv)
     LUT4:I3->O            1   0.205   0.000  U1/tx_data_31_rstpot (U1/tx_data_31_rstpot)
     FD:D                      0.102          U1/tx_data_31
    ----------------------------------------
    Total                      7.475ns (2.472ns logic, 5.003ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/baud_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U1/txd (FF)
  Destination:       txd (PAD)
  Source Clock:      U1/baud_clk rising

  Data Path: U1/txd to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  U1/txd (U1/txd)
     OBUF:I->O                 2.571          txd_OBUF (txd)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       LED (PAD)

  Data Path: btn to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  btn_IBUF (LED_OBUF)
     OBUF:I->O                 2.571          LED_OBUF (LED)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/baud_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/baud_clk    |    7.475|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gated_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gated_clk      |    2.913|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 4503812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    2 (   0 filtered)

