{"Source Block": ["hdl/library/axi_mc_controller/axi_mc_controller.v@159:169@HdlIdDef", "wire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            wack_c0_s;\n"], "Clone Blocks": [["hdl/library/axi_mc_controller/axi_mc_controller.v@156:166", "wire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@160:170", "wire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            wack_c0_s;\nwire            rack_c0_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@161:171", "wire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            wack_c0_s;\nwire            rack_c0_s;\nwire            wack_c1_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@163:173", "wire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            wack_c0_s;\nwire            rack_c0_s;\nwire            wack_c1_s;\nwire            rack_c1_s;\nwire            wack_c2_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@157:167", "wire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@158:168", "wire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@155:165", "wire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@162:172", "wire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            wack_c0_s;\nwire            rack_c0_s;\nwire            wack_c1_s;\nwire            rack_c1_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@154:164", "wire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\n"]], "Diff Content": {"Delete": [[164, "wire    [31:0]  rdata_c7_s;\n"]], "Add": []}}