#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014cc37e2530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014cc37e26c0 .scope module, "top_sim" "top_sim" 3 3;
 .timescale -9 -12;
P_0000014cc37e2850 .param/l "S_DATA" 1 3 26, C4<01>;
P_0000014cc37e2888 .param/l "S_DONE" 1 3 28, C4<11>;
P_0000014cc37e28c0 .param/l "S_EOF" 1 3 27, C4<10>;
P_0000014cc37e28f8 .param/l "S_SOF" 1 3 25, C4<00>;
v0000014cc395bd50_0 .var "clk", 0 0;
v0000014cc38134c0_0 .var "count", 7 0;
v0000014cc3813560_0 .var "rst", 0 0;
v0000014cc3813600_0 .var "state", 1 0;
v0000014cc38136a0_0 .var "tx_data", 7 0;
v0000014cc3813740_0 .var "tx_start", 0 0;
E_0000014cc3959380 .event posedge, v0000014cc395bd50_0;
    .scope S_0000014cc37e26c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cc395bd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014cc3813560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cc3813740_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014cc38136a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014cc38134c0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014cc3813600_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0000014cc37e26c0;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v0000014cc395bd50_0;
    %inv;
    %store/vec4 v0000014cc395bd50_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014cc37e26c0;
T_2 ;
    %wait E_0000014cc3959380;
    %load/vec4 v0000014cc3813560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014cc3813600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014cc38134c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cc3813740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014cc38136a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cc3813740_0, 0;
    %load/vec4 v0000014cc3813600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0000014cc38136a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cc3813740_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014cc3813600_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000014cc38134c0_0;
    %assign/vec4 v0000014cc38136a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cc3813740_0, 0;
    %load/vec4 v0000014cc38134c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014cc38134c0_0, 0;
    %load/vec4 v0000014cc38134c0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014cc3813600_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0000014cc38136a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cc3813740_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000014cc3813600_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014cc37e26c0;
T_3 ;
    %vpi_call/w 3 71 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014cc37e26c0 {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cc3813560_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top_sim.v";
