Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Reading design: Contador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Contador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Contador"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Contador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\Selectordisplay.v" into library work
Parsing module <Selectordisplay>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\SelectorDigito.v" into library work
Parsing module <Selectordigito>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\Codificadorsietesegmentos.v" into library work
Parsing module <Codificadorsietesegmentos>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\cuenta.v" into library work
Parsing module <cuenta>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\codifBin7segDec.v" into library work
Parsing module <codifBinDec>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\Contador.v" into library work
Parsing module <Contador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Contador>.

Elaborating module <debounce(NDELAY=300000,NBITS=19)>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\debounce.v" Line 35: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <cuenta>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\cuenta.v" Line 25: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <codifBinDec>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\codifBin7segDec.v" Line 26: Result of 16-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\codifBin7segDec.v" Line 27: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\codifBin7segDec.v" Line 28: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Contadorpulsos\codifBin7segDec.v" Line 29: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <Codificadorsietesegmentos>.

Elaborating module <Selectordigito>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\SelectorDigito.v" Line 37: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\SelectorDigito.v" Line 41: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Selectordisplay>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\Selectordisplay.v" Line 34: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\DecodificadorHexadecimal\Selectordisplay.v" Line 38: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Contador>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/contadorpulsos/contador.v".
    Summary:
	no macro.
Unit <Contador> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/contadorpulsos/debounce.v".
        NDELAY = 300000
        NBITS = 19
    Found 19-bit register for signal <count>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <xnew>.
    Found 19-bit adder for signal <count[18]_GND_2_o_add_3_OUT> created at line 35.
    Found 1-bit comparator equal for signal <n0000> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <cuenta>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/contadorpulsos/cuenta.v".
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_3_o_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <cuenta> synthesized.

Synthesizing Unit <codifBinDec>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/contadorpulsos/codifbin7segdec.v".
    Found 17-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 27.
    Found 17-bit subtractor for signal <GND_4_o_GND_4_o_sub_8_OUT> created at line 28.
    Found 15-bit adder for signal <n0035[14:0]> created at line 28.
    Found 12-bit adder for signal <n0038[11:0]> created at line 29.
    Found 15-bit adder for signal <n0041> created at line 29.
    Found 4-bit subtractor for signal <unidades> created at line 23.
    Found 10x4-bit multiplier for signal <PWR_4_o_numero[15]_MuLt_1_OUT> created at line 27.
    Found 7x4-bit multiplier for signal <PWR_4_o_GND_4_o_MuLt_5_OUT> created at line 28.
    Found 4x4-bit multiplier for signal <PWR_4_o_GND_4_o_MuLt_11_OUT> created at line 29.
    Summary:
	inferred   3 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
Unit <codifBinDec> synthesized.

Synthesizing Unit <div_16u_10u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_5_o_b[9]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_5_o_b[9]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[9]_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[9]_add_13_OUT> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[9]_add_15_OUT> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[9]_add_17_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[9]_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_31_OUT[15:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_10u> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_7_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_7_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_7_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_7_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_7_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_7_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_7_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <Codificadorsietesegmentos>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/decodificadorhexadecimal/codificadorsietesegmentos.v".
    Found 16x7-bit Read Only RAM for signal <Codificar>
    Summary:
	inferred   1 RAM(s).
Unit <Codificadorsietesegmentos> synthesized.

Synthesizing Unit <Selectordigito>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/decodificadorhexadecimal/selectordigito.v".
    Found 2-bit register for signal <digito>.
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter[25]_GND_12_o_add_2_OUT> created at line 37.
    Found 2-bit adder for signal <digito[1]_GND_12_o_add_3_OUT> created at line 41.
    Found 4x4-bit Read Only RAM for signal <Switch>
    Found 26-bit comparator greater for signal <counter[25]_GND_12_o_LessThan_2_o> created at line 36
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Selectordigito> synthesized.

Synthesizing Unit <Selectordisplay>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/decodificadorhexadecimal/selectordisplay.v".
    Found 2-bit register for signal <digito>.
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter[25]_GND_13_o_add_2_OUT> created at line 34.
    Found 2-bit adder for signal <digito[1]_GND_13_o_add_3_OUT> created at line 38.
    Found 7-bit 4-to-1 multiplexer for signal <displaytotal> created at line 46.
    Found 26-bit comparator greater for signal <counter[25]_GND_13_o_LessThan_2_o> created at line 33
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Selectordisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 10x4-bit multiplier                                   : 1
 4x4-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 92
 12-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 7
 17-bit adder                                          : 1
 17-bit subtractor                                     : 2
 18-bit adder                                          : 1
 19-bit adder                                          : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 3
 32-bit adder                                          : 53
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 2
 26-bit register                                       : 2
# Comparators                                          : 86
 1-bit comparator equal                                : 1
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 55
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
# Multiplexers                                         : 2074
 1-bit 2-to-1 multiplexer                              : 2064
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 6
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Codificadorsietesegmentos>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Codificar> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Codificar>     |          |
    -----------------------------------------------------------------------
Unit <Codificadorsietesegmentos> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordigito>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Switch> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digito>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Switch>        |          |
    -----------------------------------------------------------------------
Unit <Selectordigito> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
Unit <Selectordisplay> synthesized (advanced).

Synthesizing (advanced) Unit <codifBinDec>.
	Multiplier <Mmult_PWR_4_o_GND_4_o_MuLt_11_OUT> in block <codifBinDec> and adder/subtractor <Madd_n0038[11:0]_Madd> in block <codifBinDec> are combined into a MAC<Maddsub_PWR_4_o_GND_4_o_MuLt_11_OUT>.
Unit <codifBinDec> synthesized (advanced).

Synthesizing (advanced) Unit <cuenta>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <cuenta> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 4x4-to-4-bit MAC                                      : 1
# Multipliers                                          : 2
 10x4-bit multiplier                                   : 1
 7x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 85
 15-bit adder                                          : 1
 16-bit adder                                          : 16
 17-bit subtractor                                     : 2
 32-bit adder                                          : 64
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 2
 26-bit up counter                                     : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 86
 1-bit comparator equal                                : 1
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 55
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
# Multiplexers                                         : 2074
 1-bit 2-to-1 multiplexer                              : 2064
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 6
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Contador> ...

Optimizing unit <debounce> ...

Optimizing unit <codifBinDec> ...

Optimizing unit <div_16u_10u> ...
WARNING:Xst:1293 - FF/Latch <seleccionDisplay/counter_25> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_24> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_23> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_22> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_21> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_20> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_19> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_18> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seleccionDisplay/counter_17> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_25> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_24> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_23> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_22> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_21> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_20> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_19> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_18> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <switchactual/counter_17> has a constant value of 0 in block <Contador>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <switchactual/digito_0> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/digito_0> 
INFO:Xst:2261 - The FF/Latch <switchactual/digito_1> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/digito_1> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_0> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_0> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_1> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_1> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_2> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_2> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_3> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_3> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_4> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_4> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_5> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_5> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_6> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_6> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_7> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_7> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_8> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_8> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_10> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_10> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_9> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_9> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_11> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_11> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_12> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_12> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_13> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_13> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_14> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_14> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_15> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_15> 
INFO:Xst:2261 - The FF/Latch <switchactual/counter_16> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <seleccionDisplay/counter_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Contador, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Contador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3802
#      GND                         : 1
#      INV                         : 47
#      LUT1                        : 54
#      LUT2                        : 62
#      LUT3                        : 455
#      LUT4                        : 95
#      LUT5                        : 907
#      LUT6                        : 339
#      MUXCY                       : 938
#      MUXF7                       : 22
#      VCC                         : 1
#      XORCY                       : 881
# FlipFlops/Latches                : 56
#      FD                          : 17
#      FDE                         : 3
#      FDR                         : 17
#      FDRE                        : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  18224     0%  
 Number of Slice LUTs:                 1959  out of   9112    21%  
    Number used as Logic:              1959  out of   9112    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1960
   Number with an unused Flip Flop:    1904  out of   1960    97%  
   Number with an unused LUT:             1  out of   1960     0%  
   Number of fully used LUT-FF pairs:    55  out of   1960     2%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                   | Load  |
-----------------------------------------------------------------+-----------------------------------------+-------+
clock                                                            | BUFGP                                   | 40    |
antirrebote/clean                                                | NONE(contar/count_0)                    | 16    |
seleccionDisplay/Mcompar_counter[25]_GND_13_o_LessThan_2_o_lutdi2| NONE(codificarADecimal/Madd_n0041_Madd1)| 1     |
-----------------------------------------------------------------+-----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.092ns (Maximum Frequency: 244.409MHz)
   Minimum input arrival time before clock: 3.795ns
   Maximum output required time after clock: 211.057ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.092ns (frequency: 244.409MHz)
  Total number of paths / destination ports: 1130 / 97
-------------------------------------------------------------------------
Delay:               4.092ns (Levels of Logic = 2)
  Source:            antirrebote/count_8 (FF)
  Destination:       antirrebote/count_18 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: antirrebote/count_8 to antirrebote/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  antirrebote/count_8 (antirrebote/count_8)
     LUT6:I0->O            2   0.203   0.864  antirrebote/GND_2_o_GND_2_o_equal_3_o<18>1 (antirrebote/GND_2_o_GND_2_o_equal_3_o<18>)
     LUT4:I0->O           19   0.203   1.071  antirrebote/GND_2_o_GND_2_o_equal_3_o_inv1 (antirrebote/GND_2_o_GND_2_o_equal_3_o_inv)
     FDRE:CE                   0.322          antirrebote/count_0
    ----------------------------------------
    Total                      4.092ns (1.175ns logic, 2.917ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'antirrebote/clean'
  Clock period: 2.332ns (frequency: 428.770MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               2.332ns (Levels of Logic = 10)
  Source:            contar/count_7 (FF)
  Destination:       contar/count_15 (FF)
  Source Clock:      antirrebote/clean rising
  Destination Clock: antirrebote/clean rising

  Data Path: contar/count_7 to contar/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.093  contar/count_7 (contar/count_7)
     LUT1:I0->O            1   0.205   0.000  contar/Mcount_count_cy<7>_rt (contar/Mcount_count_cy<7>_rt)
     MUXCY:S->O            1   0.172   0.000  contar/Mcount_count_cy<7> (contar/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<8> (contar/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<9> (contar/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<10> (contar/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<11> (contar/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<12> (contar/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  contar/Mcount_count_cy<13> (contar/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  contar/Mcount_count_cy<14> (contar/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.180   0.000  contar/Mcount_count_xor<15> (Result<15>2)
     FD:D                      0.102          contar/count_15
    ----------------------------------------
    Total                      2.332ns (1.239ns logic, 1.093ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.795ns (Levels of Logic = 3)
  Source:            boton (PAD)
  Destination:       antirrebote/clean (FF)
  Destination Clock: clock rising

  Data Path: boton to antirrebote/clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  boton_IBUF (boton_IBUF)
     LUT2:I0->O           21   0.203   1.342  antirrebote/n0000_inv1 (antirrebote/n0000_inv)
     LUT6:I3->O            1   0.205   0.000  antirrebote/clean_rstpot (antirrebote/clean_rstpot)
     FD:D                      0.102          antirrebote/clean
    ----------------------------------------
    Total                      3.795ns (1.732ns logic, 2.063ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 33 / 11
-------------------------------------------------------------------------
Offset:              6.249ns (Levels of Logic = 3)
  Source:            switchactual/digito_1 (FF)
  Destination:       a (PAD)
  Source Clock:      clock rising

  Data Path: switchactual/digito_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.436  switchactual/digito_1 (switchactual/digito_1)
     LUT6:I0->O            1   0.203   0.808  seleccionDisplay/Mmux_displaytotal66 (seleccionDisplay/Mmux_displaytotal65)
     LUT3:I0->O            1   0.205   0.579  seleccionDisplay/Mmux_displaytotal67 (f_OBUF)
     OBUF:I->O                 2.571          f_OBUF (f)
    ----------------------------------------
    Total                      6.249ns (3.426ns logic, 2.823ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'antirrebote/clean'
  Total number of paths / destination ports: 59868355426936469000000000000000000000000000000000000000000000000000000000 / 7
-------------------------------------------------------------------------
Offset:              211.057ns (Levels of Logic = 263)
  Source:            contar/count_11 (FF)
  Destination:       a (PAD)
  Source Clock:      antirrebote/clean rising

  Data Path: contar/count_11 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  contar/count_11 (contar/count_11)
     LUT3:I0->O            7   0.205   1.138  codificarADecimal/numero[15]_PWR_4_o_div_0/o<4>1311 (codificarADecimal/numero[15]_PWR_4_o_div_0/o<4>131)
     LUT6:I0->O            1   0.203   0.000  codificarADecimal/numero[15]_PWR_4_o_div_0/o<4>1_F (N125)
     MUXF7:I0->O          19   0.131   1.176  codificarADecimal/numero[15]_PWR_4_o_div_0/o<4>1 (codificarADecimal/numero[15]_PWR_4_o_div_0/o<4>)
     LUT6:I4->O            3   0.203   0.995  codificarADecimal/numero[15]_PWR_4_o_div_0/Mmux_a[0]_a[15]_MUX_516_o1321 (codificarADecimal/numero[15]_PWR_4_o_div_0/Mmux_a[0]_a[15]_MUX_516_o132)
     LUT6:I1->O            5   0.203   0.819  codificarADecimal/numero[15]_PWR_4_o_div_0/Mmux_a[0]_a[15]_MUX_516_o141 (codificarADecimal/numero[15]_PWR_4_o_div_0/a[13]_a[15]_MUX_503_o)
     LUT5:I3->O           36   0.203   1.596  codificarADecimal/numero[15]_PWR_4_o_div_0/o<3>1 (miles<3>)
     LUT6:I2->O            8   0.203   1.031  codificarADecimal/numero[15]_PWR_4_o_div_0/Mmux_n084941 (codificarADecimal/numero[15]_PWR_4_o_div_0/n0849<12>)
     LUT6:I3->O            1   0.205   0.580  codificarADecimal/numero[15]_PWR_4_o_div_0/o<2>12 (codificarADecimal/numero[15]_PWR_4_o_div_0/o<2>11)
     LUT6:I5->O           37   0.205   1.591  codificarADecimal/numero[15]_PWR_4_o_div_0/o<2>14 (miles<2>)
     LUT6:I3->O            2   0.205   0.864  codificarADecimal/numero[15]_PWR_4_o_div_0/Mmux_n0853141 (codificarADecimal/numero[15]_PWR_4_o_div_0/n0853<7>)
     LUT6:I2->O            1   0.203   0.924  codificarADecimal/numero[15]_PWR_4_o_div_0/o<1>13_SW0 (N99)
     LUT6:I1->O            4   0.203   0.684  codificarADecimal/numero[15]_PWR_4_o_div_0/o<1>13 (codificarADecimal/numero[15]_PWR_4_o_div_0/o<1>12)
     LUT5:I4->O           15   0.205   1.346  codificarADecimal/numero[15]_PWR_4_o_div_0/o<1>15 (miles<1>)
     LUT6:I0->O           18   0.203   1.278  codificarADecimal/numero[15]_PWR_4_o_div_0/o<0>29 (miles<0>)
     LUT4:I1->O            1   0.205   0.000  codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_lut<9> (codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_lut<9>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<9> (codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<10> (codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<10>)
     MUXCY:CI->O           0   0.019   0.000  codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<11> (codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_cy<11>)
     XORCY:CI->O           2   0.180   0.617  codificarADecimal/Mmult_PWR_4_o_numero[15]_MuLt_1_OUT_Madd2_xor<12> (codificarADecimal/PWR_4_o_numero[15]_MuLt_1_OUT<13>)
     LUT2:I1->O            1   0.205   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_lut<13> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_lut<13>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<13> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<14> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<15> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_cy<15>)
     XORCY:CI->O          76   0.180   1.718  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_3_OUT_xor<16> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_GND_7_o_b[6]_add_11_OUT_Madd_cy<29>)
     INV:I->O              1   0.206   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_7_o_add_29_OUT_lut<25>_INV_0 (codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_7_o_add_29_OUT_lut<25>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_7_o_add_29_OUT_cy<25> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_7_o_add_29_OUT_cy<25>)
     XORCY:CI->O           5   0.180   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_7_o_add_29_OUT_xor<26> (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[31]_GND_7_o_add_29_OUT<26>)
     LUT6:I0->O            1   0.203   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<17>2_SW1 (N105)
     LUT6:I4->O           45   0.203   1.724  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<17>2 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<17>)
     LUT4:I0->O            4   0.203   1.048  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1404_o1231 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[30]_a[31]_MUX_1374_o)
     LUT6:I0->O            1   0.203   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<16>24_SW0 (N97)
     LUT6:I5->O           41   0.205   1.784  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<16>24 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<16>)
     LUT6:I0->O            6   0.203   0.992  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1436_o1161 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[24]_a[31]_MUX_1412_o)
     LUT6:I2->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>21_G (N144)
     MUXF7:I1->O           2   0.140   0.981  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>21 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>2)
     LUT6:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>23_G (N146)
     MUXF7:I1->O          43   0.140   1.793  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>23 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<15>)
     LUT5:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1468_o1191 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[27]_a[31]_MUX_1441_o)
     LUT6:I0->O            2   0.203   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>21 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>2)
     LUT6:I5->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>24_SW0_G (N152)
     MUXF7:I1->O           2   0.140   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>24_SW0 (N95)
     LUT6:I5->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>24_G (N156)
     MUXF7:I1->O          49   0.140   1.878  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>24 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<14>)
     LUT5:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1500_o1161 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[24]_a[31]_MUX_1476_o)
     LUT6:I0->O            1   0.203   0.924  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<13>21 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<13>2)
     LUT5:I0->O           51   0.203   1.899  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<13>24 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<13>)
     LUT5:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1532_o1171 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[25]_a[31]_MUX_1507_o)
     LUT6:I0->O            2   0.203   0.981  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<12>21 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<12>2)
     LUT6:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<12>24_G (N158)
     MUXF7:I1->O          55   0.140   1.925  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<12>24 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<12>)
     LUT5:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1564_o1141 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[22]_a[31]_MUX_1542_o)
     LUT6:I0->O            3   0.203   0.995  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<11>31 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<11>3)
     LUT5:I0->O           52   0.203   1.905  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<11>34 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<11>)
     LUT5:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1596_o1201 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[28]_a[31]_MUX_1568_o)
     LUT6:I0->O            2   0.203   0.721  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>32 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>31)
     LUT6:I4->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>35_SW0_G (N148)
     MUXF7:I1->O           2   0.140   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>35_SW0 (N93)
     LUT6:I5->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>35_G (N150)
     MUXF7:I1->O          63   0.140   1.978  codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>35 (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<10>)
     LUT5:I0->O            8   0.203   1.147  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1628_o1231 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[30]_a[31]_MUX_1598_o)
     LUT5:I0->O            0   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<9>_lutdi3 (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<9>_lutdi3)
     MUXCY:DI->O           1   0.145   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<9>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O          50   0.213   1.892  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<9>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<9>)
     LUT5:I0->O            4   0.203   1.028  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1660_o161 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[15]_a[31]_MUX_1645_o)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_lut<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O          41   0.213   1.420  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<3>)
     LUT3:I2->O            6   0.205   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<8>)
     LUT5:I0->O            4   0.203   0.912  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1692_o131 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[12]_a[31]_MUX_1680_o)
     LUT4:I1->O            0   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_lutdi (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O          45   0.213   1.477  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<3>)
     LUT4:I3->O            6   0.205   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<7>)
     LUT5:I0->O            6   0.203   0.849  codificarADecimal/GND_4_o_PWR_4_o_div_3/a[10]_a[31]_MUX_1714_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[10]_a[31]_MUX_1746_o_bdd0)
     LUT4:I2->O            0   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_lutdi (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<3>)
     LUT5:I4->O           92   0.205   2.169  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<6>)
     LUT5:I0->O            6   0.203   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_3/a[11]_a[31]_MUX_1745_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[11]_a[31]_MUX_1777_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<3>)
     LUT6:I5->O           58   0.205   1.945  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<5>)
     LUT5:I0->O            6   0.203   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_3/a[10]_a[31]_MUX_1778_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/a[10]_a[31]_MUX_1810_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.213   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<4>)
     LUT6:I4->O           62   0.203   1.971  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<5> (codificarADecimal/GND_4_o_PWR_4_o_div_3/o<4>)
     LUT5:I0->O            6   0.203   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_3/a[9]_a[31]_MUX_1811_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/n2430<9>_bdd4)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O          58   0.213   1.601  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<4>)
     LUT3:I2->O           24   0.205   1.517  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<5> (centenas<3>)
     LUT5:I0->O            3   0.203   0.995  codificarADecimal/GND_4_o_PWR_4_o_div_3/n2555<8>1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/n2555<8>)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O          43   0.213   1.449  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<4>)
     LUT4:I3->O           54   0.205   1.918  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<5> (centenas<2>)
     LUT5:I0->O            2   0.203   0.961  codificarADecimal/GND_4_o_PWR_4_o_div_3/n2559<7>1 (codificarADecimal/GND_4_o_PWR_4_o_div_3/n2559<7>)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           2   0.213   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<4>)
     LUT5:I4->O           86   0.205   2.129  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<5> (centenas<1>)
     LUT5:I0->O            2   0.203   0.961  codificarADecimal/GND_4_o_PWR_4_o_div_3/n2430<6> (codificarADecimal/GND_4_o_PWR_4_o_div_3/n2430<6>)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<4>)
     LUT6:I5->O           15   0.205   1.086  codificarADecimal/GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<5> (centenas<0>)
     LUT5:I3->O            1   0.203   0.000  codificarADecimal/Madd_n0035[14:0]_lut<8> (codificarADecimal/Madd_n0035[14:0]_lut<8>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/Madd_n0035[14:0]_cy<8> (codificarADecimal/Madd_n0035[14:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Madd_n0035[14:0]_cy<9> (codificarADecimal/Madd_n0035[14:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Madd_n0035[14:0]_cy<10> (codificarADecimal/Madd_n0035[14:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Madd_n0035[14:0]_cy<11> (codificarADecimal/Madd_n0035[14:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/Madd_n0035[14:0]_cy<12> (codificarADecimal/Madd_n0035[14:0]_cy<12>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/Madd_n0035[14:0]_cy<13> (codificarADecimal/Madd_n0035[14:0]_cy<13>)
     LUT2:I1->O            1   0.205   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_lut<14> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_lut<14>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_cy<14> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_cy<15> (codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_cy<15>)
     XORCY:CI->O          77   0.180   1.725  codificarADecimal/Msub_GND_4_o_GND_4_o_sub_8_OUT_xor<16> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_GND_9_o_b[3]_add_7_OUT_Madd_cy<30>)
     INV:I->O              1   0.206   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_lut<20>_INV_0 (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<20> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<21> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<22> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<23> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<24> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<25> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<26> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<27> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_cy<27>)
     XORCY:CI->O           6   0.180   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/Madd_a[31]_GND_9_o_add_27_OUT_xor<28> (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[31]_GND_9_o_add_27_OUT<28>)
     LUT3:I0->O            1   0.205   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<18>24_SW0_SW0 (N111)
     LUT6:I5->O            1   0.205   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<18>24_SW0 (N91)
     LUT6:I5->O           49   0.205   1.781  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<18>24 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<18>)
     LUT4:I0->O            3   0.203   0.995  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2438_o1181 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[26]_a[31]_MUX_2412_o)
     LUT5:I0->O            1   0.203   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>24_SW0_SW0_SW0 (N119)
     LUT6:I5->O            2   0.205   0.721  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>24_SW0_SW0 (N113)
     LUT5:I3->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>24_SW1_G (N164)
     MUXF7:I1->O           1   0.140   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>24_SW1 (N117)
     LUT6:I4->O           41   0.203   1.784  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>24 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<17>)
     LUT6:I0->O            5   0.203   1.079  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2470_o1231 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[30]_a[31]_MUX_2440_o)
     LUT6:I0->O            1   0.203   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<16>22 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<16>21)
     LUT5:I3->O           42   0.203   1.778  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<16>23 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<16>)
     LUT5:I0->O            4   0.203   1.048  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2502_o1171 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[25]_a[31]_MUX_2477_o)
     LUT6:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>21_G (N142)
     MUXF7:I1->O           2   0.140   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>21 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>2)
     LUT6:I5->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>24_SW0_G (N160)
     MUXF7:I1->O           2   0.140   0.721  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>24_SW0 (N87)
     LUT6:I4->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>24_G (N162)
     MUXF7:I1->O          32   0.140   1.636  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>24 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<15>)
     LUT5:I0->O            3   0.203   1.015  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2534_o1141 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[22]_a[31]_MUX_2512_o)
     LUT6:I0->O           34   0.203   1.568  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<14>21 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<14>2)
     LUT5:I1->O            5   0.203   1.059  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2566_o1121 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[20]_a[31]_MUX_2546_o)
     LUT5:I0->O            1   0.203   0.808  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<13>21 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<13>2)
     LUT5:I2->O           66   0.205   1.882  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<13>24 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<13>)
     LUT3:I0->O            1   0.205   0.944  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2598_o1121 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[20]_a[31]_MUX_2578_o)
     LUT6:I0->O            1   0.203   0.808  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<12>31 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<12>3)
     LUT6:I3->O           48   0.205   1.864  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<12>34 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<12>)
     LUT5:I0->O            5   0.203   1.059  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2630_o191 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[18]_a[31]_MUX_2612_o)
     LUT5:I0->O            1   0.203   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<11>31 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<11>3)
     LUT6:I4->O            1   0.203   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<11>35_SW0 (N85)
     LUT6:I4->O           74   0.203   2.050  codificarADecimal/GND_4_o_PWR_4_o_div_8/o<11>35 (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<11>)
     LUT5:I0->O            8   0.203   1.147  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2662_o1231 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[30]_a[31]_MUX_2632_o)
     LUT5:I0->O            0   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<10>_lutdi3 (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<10>_lutdi3)
     MUXCY:DI->O           3   0.339   0.651  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<10>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<10>_cy<3>)
     LUT5:I4->O           46   0.205   1.835  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<10>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<10>)
     LUT5:I0->O            4   0.203   1.028  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2694_o1121 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[20]_a[31]_MUX_2674_o)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_lut<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O          43   0.213   1.449  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_cy<3>)
     LUT3:I2->O            4   0.205   1.028  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<9>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<9>)
     LUT5:I0->O            6   0.203   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/a[11]_a[31]_MUX_2715_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[11]_a[31]_MUX_2747_o_bdd0)
     LUT4:I1->O            0   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_lutdi (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O          45   0.213   1.477  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<3>)
     LUT4:I3->O            6   0.205   1.089  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<8>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<8>)
     LUT5:I0->O            6   0.203   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/a[10]_a[31]_MUX_2748_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[10]_a[31]_MUX_2780_o_bdd0)
     LUT4:I1->O            0   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_lutdi (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<3>)
     LUT5:I4->O           92   0.205   2.169  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<7>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<7>)
     LUT5:I0->O            6   0.203   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/a[11]_a[31]_MUX_2779_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[11]_a[31]_MUX_2811_o_bdd0)
     LUT5:I2->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<3>)
     LUT6:I5->O           58   0.205   1.945  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<6>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<6>)
     LUT5:I0->O            8   0.203   1.147  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mmux_a[0]_a[31]_MUX_2822_o1231 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[30]_a[31]_MUX_2792_o)
     LUT5:I0->O            0   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<5>_lutdi4 (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<5>_lutdi4)
     MUXCY:DI->O           1   0.339   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<5>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<5>_cy<4>)
     LUT6:I4->O           62   0.203   1.971  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<5>_cy<5> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<5>)
     LUT5:I0->O            6   0.203   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/a[9]_a[31]_MUX_2845_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/a[9]_a[31]_MUX_2877_o_bdd0)
     LUT5:I2->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O          49   0.213   1.534  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<4>)
     LUT3:I2->O           14   0.205   1.302  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<4>_cy<5> (codificarADecimal/GND_4_o_PWR_4_o_div_8/o<4>)
     LUT5:I0->O            6   0.203   0.973  codificarADecimal/GND_4_o_PWR_4_o_div_8/a[8]_a[31]_MUX_2878_o1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/n2394<8>_bdd4)
     LUT5:I2->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O          49   0.213   1.534  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<4>)
     LUT4:I3->O           46   0.205   1.835  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<3>_cy<5> (decenas<3>)
     LUT5:I0->O            3   0.203   0.879  codificarADecimal/GND_4_o_PWR_4_o_div_8/n2519<7>1 (codificarADecimal/GND_4_o_PWR_4_o_div_8/n2519<7>)
     LUT5:I2->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_lut<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<0> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           5   0.213   0.715  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<4>)
     LUT5:I4->O           87   0.205   2.136  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<2>_cy<5> (decenas<2>)
     LUT5:I0->O            2   0.203   0.961  codificarADecimal/GND_4_o_PWR_4_o_div_8/n2523<7> (codificarADecimal/GND_4_o_PWR_4_o_div_8/n2523<7>)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_lut<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           2   0.213   0.617  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<4>)
     LUT6:I5->O            1   0.205   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<5>_G (N140)
     MUXF7:I1->O          38   0.140   1.721  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<1>_cy<5> (decenas<1>)
     LUT5:I0->O            2   0.203   0.961  codificarADecimal/GND_4_o_PWR_4_o_div_8/n2394<6> (codificarADecimal/GND_4_o_PWR_4_o_div_8/n2394<6>)
     LUT5:I0->O            1   0.203   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_lut<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<1> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<2> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<3> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<4> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<5> (codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<5>)
     LUT6:I4->O            8   0.203   0.802  codificarADecimal/GND_4_o_PWR_4_o_div_8/Mcompar_o<0>_cy<6> (decenas<0>)
     DSP48A1:A0->PCOUT47    1   4.469   0.000  codificarADecimal/Maddsub_PWR_4_o_GND_4_o_MuLt_11_OUT (codificarADecimal/Maddsub_PWR_4_o_GND_4_o_MuLt_11_OUT_PCOUT_to_Madd_n0041_Madd1_PCIN_47)
     DSP48A1:PCIN47->P0    4   2.264   0.788  codificarADecimal/Madd_n0041_Madd1 (codificarADecimal/n0041<0>)
     LUT4:I2->O            1   0.203   0.580  codificarADecimal/unidades<3>_SW0 (N103)
     LUT5:I4->O            7   0.205   1.021  codificarADecimal/unidades<3> (unidades<3>)
     LUT6:I2->O            1   0.203   0.808  seleccionDisplay/Mmux_displaytotal66 (seleccionDisplay/Mmux_displaytotal65)
     LUT3:I0->O            1   0.205   0.579  seleccionDisplay/Mmux_displaytotal67 (f_OBUF)
     OBUF:I->O                 2.571          f_OBUF (f)
    ----------------------------------------
    Total                    211.057ns (50.576ns logic, 160.481ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock antirrebote/clean
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
antirrebote/clean|    2.332|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.092|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock seleccionDisplay/Mcompar_counter[25]_GND_13_o_LessThan_2_o_lutdi2
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
antirrebote/clean|  203.079|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.91 secs
 
--> 

Total memory usage is 191660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :   23 (   0 filtered)

