
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.17

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.40 source latency spi_clk$_DFFE_PN0P_/CLK ^
  -0.40 target latency miso_capture[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.08    0.21    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    0.40 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.10    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.20    0.20    0.40 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net12 (net)
                  0.20    0.00    0.40 ^ _220_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.06    0.08    0.48 v _220_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _022_ (net)
                  0.06    0.00    0.48 v spi_cs_n$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.08    0.21    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    0.40 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.06    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.57 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.08    0.21    0.23   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.21    0.23    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    0.40 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.59    0.99 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.99 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.24    0.30    1.29 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _126_ (net)
                  0.24    0.00    1.29 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    1.40 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.13    0.00    1.40 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.05    0.18    0.35    1.75 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.18    0.00    1.75 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    2.02 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _115_ (net)
                  0.13    0.00    2.02 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.39    0.25    2.27 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.39    0.00    2.27 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.16    0.10    2.37 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.16    0.00    2.37 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.45    2.82 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _063_ (net)
                  0.24    0.00    2.82 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.39    0.27    3.09 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    3.09 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.40 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.14   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.57 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.08    0.21    0.23   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.21    0.23    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    0.40 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.59    0.99 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.99 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.24    0.30    1.29 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _126_ (net)
                  0.24    0.00    1.29 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    1.40 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.13    0.00    1.40 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.05    0.18    0.35    1.75 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.18    0.00    1.75 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    2.02 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _115_ (net)
                  0.13    0.00    2.02 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.39    0.25    2.27 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.39    0.00    2.27 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.16    0.10    2.37 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.16    0.00    2.37 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.45    2.82 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _063_ (net)
                  0.24    0.00    2.82 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.39    0.27    3.09 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    3.09 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.40 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.14   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.4052340984344482

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8590

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20781898498535156

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9315

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    0.99 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    1.29 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    1.40 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.35    1.75 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.26    2.02 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.25    2.27 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.10    2.37 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.45    2.82 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    3.09 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    3.09 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.09   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.40 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.14   10.26   library setup time
          10.26   data required time
---------------------------------------------------------
          10.26   data required time
          -3.09   data arrival time
---------------------------------------------------------
           7.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.82 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.88 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.93 v _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.93 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.07    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4002

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4002

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.0875

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.1680

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
232.161943

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.76e-03   8.30e-04   1.98e-08   6.59e-03  47.6%
Combinational          3.60e-03   1.63e-03   3.34e-08   5.23e-03  37.8%
Clock                  9.30e-04   1.09e-03   5.83e-09   2.02e-03  14.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-02   3.55e-03   5.90e-08   1.38e-02 100.0%
                          74.3%      25.7%       0.0%
