strict digraph "" {
	node [label="\N"];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa9e1499a90>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1499850>",
		fillcolor=firebrick,
		label="15:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1499850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:CA" -> "15:NS"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa9e1960850>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1960510>",
		fillcolor=firebrick,
		label="13:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1960510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:CA" -> "13:NS"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1960c10>",
		fillcolor=firebrick,
		label="16:NS
q <= 4'd2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1960c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"16:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa9e1960450>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1499350>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa9e1499350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:CA" -> "14:NS"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa9e1499b90>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"12:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa9e1499990>",
		fillcolor=linen,
		label="12:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"11:AL" -> "12:CS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa9e1499790>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CA" -> "16:NS"	[cond="[]",
		lineno=None];
	"15:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:CS" -> "15:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"12:CS" -> "13:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"12:CS" -> "14:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"12:CS" -> "16:CA"	[cond="['reset', 'q']",
		label="{ reset, q }",
		lineno=12];
	"13:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
