Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'async_fifo' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'async_fifo'...
WARNING:sim - A core named 'async_fifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'async_fifo'...
Delivering associated files for 'async_fifo'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'async_fifo'...
Generating implementation netlist for 'async_fifo'...
INFO:sim - Pre-processing HDL files for 'async_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'async_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'async_fifo'...
Writing Verilog behavioral simulation model for 'async_fifo'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: async_fifo.xco
XMDF file found: async_fifo_xmdf.tcl
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.asy -view all -origin_type imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.ngc -view all -origin_type created
Checking file
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.ngc" for project device match ...
File
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.ngc" device information matches
project device.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_
   00_a/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/async_fifo.veo -view all -origin_type imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/fifo_generator_v8_4_readme.txt -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/async_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
