library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity comparador is
port (	x, y	: in std_logic_vector(7 downto 0);
		 	k	: out std_logic);
end comparador;

architecture comportamental of comparador is
begin
		
		comparador: process(x, y)
		begin 
		if(x >= y) then
		 k <= '1';
		 else 
		 k <= '0';
		 end if;
		 end process;
		 
		 
		  
end comportamental;
