-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

-- DATE "05/19/2017 23:03:15"

-- 
-- Device: Altera EP1C3T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE;
LIBRARY IEEE;
USE CYCLONE.CYCLONE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	univ IS
    PORT (
	rdy_fx : OUT std_logic_vector(1 DOWNTO 0);
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	data_fx : INOUT std_logic_vector(15 DOWNTO 0);
	addr_fx : IN std_logic_vector(8 DOWNTO 0);
	data_dir : IN std_logic;
	ctl_fx : IN std_logic_vector(4 DOWNTO 0);
	clk_fx : IN std_logic;
	reg_addr : IN std_logic_vector(5 DOWNTO 0);
	reg_data : IN std_logic_vector(7 DOWNTO 0);
	reg_wr : IN std_logic;
	reg_rd : IN std_logic;
	mem_pin : INOUT std_logic_vector(47 DOWNTO 0)
	);
END univ;

-- Design Ports Information
-- data_fx[0]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[1]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[2]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[3]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[4]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[5]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[6]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[7]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[8]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[9]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[10]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[11]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[12]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[13]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[14]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data_fx[15]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- mem_pin[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[1]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[2]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[3]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[4]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[5]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[6]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[7]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[8]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[9]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[10]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[11]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[12]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[13]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[14]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[15]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[16]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[17]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[18]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[19]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[20]	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[21]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[22]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[23]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[24]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[25]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[26]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[27]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[28]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[29]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[30]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[31]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[32]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[33]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[34]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[35]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[36]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[37]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[38]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[39]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[40]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[41]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[42]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[43]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[44]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[45]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[46]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- mem_pin[47]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
-- rdy_fx[0]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- rdy_fx[1]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- clk_fx	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[7]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_rd	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_wr	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[5]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[4]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[3]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[2]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[0]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_addr[1]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[4]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[3]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[2]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[1]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[0]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reg_data[5]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ctl_fx[3]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ctl_fx[0]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[8]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ctl_fx[4]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[6]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[3]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[2]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[7]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[4]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[1]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addr_fx[5]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ctl_fx[2]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ctl_fx[1]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- data_dir	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF univ IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rdy_fx : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_addr_fx : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_data_dir : std_logic;
SIGNAL ww_ctl_fx : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_clk_fx : std_logic;
SIGNAL ww_reg_addr : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_reg_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_reg_wr : std_logic;
SIGNAL ww_reg_rd : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|reg_en~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|process_0~0\ : std_logic;
SIGNAL \data_fx[0]~0\ : std_logic;
SIGNAL \data_fx[1]~1\ : std_logic;
SIGNAL \data_fx[2]~2\ : std_logic;
SIGNAL \data_fx[3]~3\ : std_logic;
SIGNAL \data_fx[4]~4\ : std_logic;
SIGNAL \data_fx[5]~5\ : std_logic;
SIGNAL \data_fx[6]~6\ : std_logic;
SIGNAL \data_fx[7]~7\ : std_logic;
SIGNAL \data_fx[8]~8\ : std_logic;
SIGNAL \data_fx[9]~9\ : std_logic;
SIGNAL \data_fx[10]~10\ : std_logic;
SIGNAL \data_fx[11]~11\ : std_logic;
SIGNAL \data_fx[12]~12\ : std_logic;
SIGNAL \data_fx[13]~13\ : std_logic;
SIGNAL \data_fx[14]~14\ : std_logic;
SIGNAL \data_fx[15]~15\ : std_logic;
SIGNAL \mem_pin[0]~42\ : std_logic;
SIGNAL \mem_pin[1]~41\ : std_logic;
SIGNAL \mem_pin[2]~40\ : std_logic;
SIGNAL \mem_pin[3]~43\ : std_logic;
SIGNAL \mem_pin[4]~38\ : std_logic;
SIGNAL \mem_pin[5]~36\ : std_logic;
SIGNAL \mem_pin[6]~37\ : std_logic;
SIGNAL \mem_pin[7]~39\ : std_logic;
SIGNAL \mem_pin[8]~34\ : std_logic;
SIGNAL \mem_pin[9]~33\ : std_logic;
SIGNAL \mem_pin[10]~32\ : std_logic;
SIGNAL \mem_pin[11]~35\ : std_logic;
SIGNAL \mem_pin[12]~46\ : std_logic;
SIGNAL \mem_pin[13]~44\ : std_logic;
SIGNAL \mem_pin[14]~45\ : std_logic;
SIGNAL \mem_pin[15]~47\ : std_logic;
SIGNAL \mem_pin[16]~26\ : std_logic;
SIGNAL \mem_pin[17]~22\ : std_logic;
SIGNAL \mem_pin[18]~18\ : std_logic;
SIGNAL \mem_pin[19]~30\ : std_logic;
SIGNAL \mem_pin[20]~24\ : std_logic;
SIGNAL \mem_pin[21]~21\ : std_logic;
SIGNAL \mem_pin[22]~16\ : std_logic;
SIGNAL \mem_pin[23]~29\ : std_logic;
SIGNAL \mem_pin[24]~25\ : std_logic;
SIGNAL \mem_pin[25]~20\ : std_logic;
SIGNAL \mem_pin[26]~17\ : std_logic;
SIGNAL \mem_pin[27]~28\ : std_logic;
SIGNAL \mem_pin[28]~27\ : std_logic;
SIGNAL \mem_pin[29]~23\ : std_logic;
SIGNAL \mem_pin[30]~19\ : std_logic;
SIGNAL \mem_pin[31]~31\ : std_logic;
SIGNAL \mem_pin[32]~10\ : std_logic;
SIGNAL \mem_pin[33]~8\ : std_logic;
SIGNAL \mem_pin[34]~9\ : std_logic;
SIGNAL \mem_pin[35]~11\ : std_logic;
SIGNAL \mem_pin[36]~2\ : std_logic;
SIGNAL \mem_pin[37]~1\ : std_logic;
SIGNAL \mem_pin[38]~0\ : std_logic;
SIGNAL \mem_pin[39]~3\ : std_logic;
SIGNAL \mem_pin[40]~6\ : std_logic;
SIGNAL \mem_pin[41]~4\ : std_logic;
SIGNAL \mem_pin[42]~5\ : std_logic;
SIGNAL \mem_pin[43]~7\ : std_logic;
SIGNAL \mem_pin[44]~14\ : std_logic;
SIGNAL \mem_pin[45]~13\ : std_logic;
SIGNAL \mem_pin[46]~12\ : std_logic;
SIGNAL \mem_pin[47]~15\ : std_logic;
SIGNAL \reg_wr~combout\ : std_logic;
SIGNAL \reg_data_decoder_en~0_combout\ : std_logic;
SIGNAL \Equal50~0_combout\ : std_logic;
SIGNAL \Equal50~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \data_dir~combout\ : std_logic;
SIGNAL \Equal50~2_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~3_combout\ : std_logic;
SIGNAL \Equal50~4_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~6_combout\ : std_logic;
SIGNAL \Equal50~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~9_combout\ : std_logic;
SIGNAL \Equal50~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~12_combout\ : std_logic;
SIGNAL \Equal50~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~14_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~15_combout\ : std_logic;
SIGNAL \Equal50~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~18_combout\ : std_logic;
SIGNAL \Equal50~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~20_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~21_combout\ : std_logic;
SIGNAL \Equal50~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal50~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal0~55_combout\ : std_logic;
SIGNAL \Equal0~58_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~57_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~56_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~59_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~50_combout\ : std_logic;
SIGNAL \Equal0~53_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~51_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~52_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~54_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~45_combout\ : std_logic;
SIGNAL \Equal0~48_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~47_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~46_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~49_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~60_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~61_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~62_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~29_combout\ : std_logic;
SIGNAL \Equal0~39_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~35_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~30_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~43_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~25_combout\ : std_logic;
SIGNAL \Equal0~37_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~34_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~26_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~42_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~27_combout\ : std_logic;
SIGNAL \Equal0~38_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~33_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~28_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~41_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~31_combout\ : std_logic;
SIGNAL \Equal0~40_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~36_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~32_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~44_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~15_combout\ : std_logic;
SIGNAL \Equal0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~19_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \Equal0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~11_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~20_combout\ : std_logic;
SIGNAL \Equal0~23_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~22_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~21_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~24_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19\ : std_logic;
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\ : std_logic;
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|Equal0~0\ : std_logic;
SIGNAL \auto_hub|Equal0~1\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|Equal6~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~22_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~24_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[7]~13_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[7]~14_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[7]~23_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~3_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|Equal6~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\ : std_logic;
SIGNAL \clk_fx~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout\ : std_logic;
SIGNAL \reg_data_decoder_en~0_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~2COUT1_31\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~17\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~17COUT1_33\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~7\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~7COUT1_35\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~12COUT1_37\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~20_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~2\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Add0~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Mux2~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|Mux0~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ctl_fx~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \reg_addr~combout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \addr_fx~combout\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \reg_data~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout\ : std_logic;
SIGNAL \ALT_INV_data_dir~combout\ : std_logic;

BEGIN

rdy_fx <= ww_rdy_fx;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_addr_fx <= addr_fx;
ww_data_dir <= data_dir;
ww_ctl_fx <= ctl_fx;
ww_clk_fx <= clk_fx;
ww_reg_addr <= reg_addr;
ww_reg_data <= reg_data;
ww_reg_wr <= reg_wr;
ww_reg_rd <= reg_rd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(5);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|shadow_jsm|state\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\;
\ALT_INV_data_dir~combout\ <= NOT \data_dir~combout\;

-- Location: LC_X8_Y9_N2
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\);

-- Location: LC_X6_Y10_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|process_0~0\,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(0),
	combout => \data_fx[0]~0\);

-- Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(1),
	combout => \data_fx[1]~1\);

-- Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(2),
	combout => \data_fx[2]~2\);

-- Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(3),
	combout => \data_fx[3]~3\);

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(4),
	combout => \data_fx[4]~4\);

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(5),
	combout => \data_fx[5]~5\);

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(6),
	combout => \data_fx[6]~6\);

-- Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(7),
	combout => \data_fx[7]~7\);

-- Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(8),
	combout => \data_fx[8]~8\);

-- Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(9),
	combout => \data_fx[9]~9\);

-- Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(10),
	combout => \data_fx[10]~10\);

-- Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(11),
	combout => \data_fx[11]~11\);

-- Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(12),
	combout => \data_fx[12]~12\);

-- Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(13),
	combout => \data_fx[13]~13\);

-- Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(14),
	combout => \data_fx[14]~14\);

-- Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data_fx[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31\,
	oe => \ALT_INV_data_dir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => data_fx(15),
	combout => \data_fx[15]~15\);

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(0),
	combout => \mem_pin[0]~42\);

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(1),
	combout => \mem_pin[1]~41\);

-- Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(2),
	combout => \mem_pin[2]~40\);

-- Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(3),
	combout => \mem_pin[3]~43\);

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(4),
	combout => \mem_pin[4]~38\);

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(5),
	combout => \mem_pin[5]~36\);

-- Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(6),
	combout => \mem_pin[6]~37\);

-- Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(7),
	combout => \mem_pin[7]~39\);

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(8),
	combout => \mem_pin[8]~34\);

-- Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(9),
	combout => \mem_pin[9]~33\);

-- Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(10),
	combout => \mem_pin[10]~32\);

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(11),
	combout => \mem_pin[11]~35\);

-- Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(12),
	combout => \mem_pin[12]~46\);

-- Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(13),
	combout => \mem_pin[13]~44\);

-- Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(14),
	combout => \mem_pin[14]~45\);

-- Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(15),
	combout => \mem_pin[15]~47\);

-- Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(16),
	combout => \mem_pin[16]~26\);

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(17),
	combout => \mem_pin[17]~22\);

-- Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(18),
	combout => \mem_pin[18]~18\);

-- Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(19),
	combout => \mem_pin[19]~30\);

-- Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(20),
	combout => \mem_pin[20]~24\);

-- Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(21),
	combout => \mem_pin[21]~21\);

-- Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(22),
	combout => \mem_pin[22]~16\);

-- Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(23),
	combout => \mem_pin[23]~29\);

-- Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(24),
	combout => \mem_pin[24]~25\);

-- Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(25),
	combout => \mem_pin[25]~20\);

-- Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(26),
	combout => \mem_pin[26]~17\);

-- Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(27),
	combout => \mem_pin[27]~28\);

-- Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(28),
	combout => \mem_pin[28]~27\);

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(29),
	combout => \mem_pin[29]~23\);

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(30),
	combout => \mem_pin[30]~19\);

-- Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(31),
	combout => \mem_pin[31]~31\);

-- Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[32]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(32),
	combout => \mem_pin[32]~10\);

-- Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[33]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(33),
	combout => \mem_pin[33]~8\);

-- Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[34]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(34),
	combout => \mem_pin[34]~9\);

-- Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[35]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(35),
	combout => \mem_pin[35]~11\);

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[36]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(36),
	combout => \mem_pin[36]~2\);

-- Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[37]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(37),
	combout => \mem_pin[37]~1\);

-- Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[38]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(38),
	combout => \mem_pin[38]~0\);

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[39]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(39),
	combout => \mem_pin[39]~3\);

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[40]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(40),
	combout => \mem_pin[40]~6\);

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[41]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(41),
	combout => \mem_pin[41]~4\);

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[42]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(42),
	combout => \mem_pin[42]~5\);

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[43]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(43),
	combout => \mem_pin[43]~7\);

-- Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[44]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(44),
	combout => \mem_pin[44]~14\);

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[45]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(45),
	combout => \mem_pin[45]~13\);

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[46]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(46),
	combout => \mem_pin[46]~12\);

-- Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
\mem_pin[47]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	bus_hold => "true",
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19\,
	oe => \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => mem_pin(47),
	combout => \mem_pin[47]~15\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_wr~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_wr,
	combout => \reg_wr~combout\);

-- Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(3),
	combout => \reg_addr~combout\(3));

-- Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(2),
	combout => \reg_addr~combout\(2));

-- Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(3),
	combout => \reg_data~combout\(3));

-- Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(4),
	combout => \reg_addr~combout\(4));

-- Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(4),
	combout => \reg_data~combout\(4));

-- Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(5),
	combout => \reg_addr~combout\(5));

-- Location: LC_X17_Y5_N2
\reg_data_decoder_en~0\ : cyclone_lcell
-- Equation(s):
-- \reg_data_decoder_en~0_combout\ = ((\reg_data~combout\(4)) # ((\reg_addr~combout\(4) & \reg_addr~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(4),
	datac => \reg_data~combout\(4),
	datad => \reg_addr~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \reg_data_decoder_en~0_combout\);

-- Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(2),
	combout => \reg_data~combout\(2));

-- Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(1),
	combout => \reg_data~combout\(1));

-- Location: LC_X9_Y5_N2
\Equal50~0\ : cyclone_lcell
-- Equation(s):
-- \Equal50~0_combout\ = (!\reg_data~combout\(3) & (!\reg_data_decoder_en~0_combout\ & (!\reg_data~combout\(2) & !\reg_data~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data~combout\(3),
	datab => \reg_data_decoder_en~0_combout\,
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~0_combout\);

-- Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(0),
	combout => \reg_data~combout\(0));

-- Location: LC_X10_Y3_N3
\Equal50~1\ : cyclone_lcell
-- Equation(s):
-- \Equal50~1_combout\ = ((\Equal50~0_combout\ & ((!\reg_data~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal50~0_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~1_combout\);

-- Location: LC_X4_Y3_N6
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (((B1_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B1_reg_num[2])))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[16]~26\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X4_Y3_N8
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\ = (B1_reg_num[3] & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2))))) # (!B1_reg_num[3] & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[21]~21\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\mem_pin[17]~22\)))))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[21]~21\,
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3));

-- Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(1),
	combout => \reg_addr~combout\(1));

-- Location: LC_X3_Y3_N2
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (((B1_reg_num[1])))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((B1_reg_num[1] & ((\mem_pin[34]~9\))) # (!B1_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[32]~10\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1));

-- Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_addr[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_addr(0),
	combout => \reg_addr~combout\(0));

-- Location: LC_X4_Y3_N5
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((B1_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B1_reg_num[0])))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X5_Y3_N0
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[14]~45\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[12]~46\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[14]~45\,
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X5_Y3_N8
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[13]~44\,
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X10_Y3_N8
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[9]~33\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[8]~34\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[9]~33\,
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X10_Y3_N9
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X10_Y3_N1
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X10_Y3_N2
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X10_Y3_N0
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X10_Y3_N5
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \mem_pin[5]~36\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X10_Y3_N6
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X10_Y3_N7
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~29_combout\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X1_Y4_N5
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\mem_pin[26]~17\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[18]~18\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y4_N6
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[30]~19\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[22]~16\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[22]~16\,
	datac => \mem_pin[30]~19\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X4_Y3_N9
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[25]~20\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X4_Y3_N1
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X4_Y3_N2
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) 
-- & (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X2_Y9_N3
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[23]~29\) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & 
-- (((!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & \mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[23]~29\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X2_Y9_N0
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~17_combout\,
	datac => \mem_pin[27]~28\,
	datad => \mem_pin[31]~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X3_Y3_N8
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~11_combout\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~16_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X11_Y3_N4
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X11_Y3_N5
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y3_N6
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[37]~1\))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[36]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y3_N0
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[39]~3\,
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X3_Y3_N9
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\ & (((\mem_pin[35]~11\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\ & 
-- (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[33]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~4\,
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[33]~8\,
	datad => \mem_pin[35]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X4_Y3_N4
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X3_Y3_N5
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X3_Y3_N6
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout\)) # 
-- (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout\))))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~8_combout\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X3_Y3_N3
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5) & (((!B1_reg_num[4] & \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout\ & (B1_reg_num[4])))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X3_Y3_N4
\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout\ & !B1_reg_num[5])))
-- \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~1_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5));

-- Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\data_dir~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_data_dir,
	combout => \data_dir~combout\);

-- Location: LC_X10_Y3_N4
\Equal50~2\ : cyclone_lcell
-- Equation(s):
-- \Equal50~2_combout\ = ((\Equal50~0_combout\ & ((\reg_data~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal50~0_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~2_combout\);

-- Location: LC_X1_Y1_N5
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (((B2_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B2_reg_num[2])))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[16]~26\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y1_N4
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (((B2_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B2_reg_num[3])))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X15_Y1_N5
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B2_reg_num[0])))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (((!B2_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[42]~5\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X3_Y1_N2
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (((B2_reg_num[1])))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((B2_reg_num[1] & (\mem_pin[34]~9\)) # (!B2_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X16_Y1_N3
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[9]~33\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[8]~34\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[9]~33\,
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X16_Y1_N0
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[10]~32\)))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X16_Y1_N8
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[14]~45\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[14]~45\,
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X16_Y1_N9
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[15]~47\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X16_Y1_N1
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X16_Y1_N2
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[7]~39\,
	datab => \mem_pin[5]~36\,
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X16_Y1_N4
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X16_Y1_N5
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X16_Y1_N6
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & 
-- (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X16_Y1_N7
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X1_Y1_N8
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[29]~23\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~12\,
	datad => \mem_pin[25]~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y1_N6
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y1_N9
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) 
-- & (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X3_Y5_N4
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\mem_pin[23]~29\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y5_N5
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[31]~31\,
	datac => \mem_pin[27]~28\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y1_N1
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[18]~18\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y1_N2
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \mem_pin[22]~16\,
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X2_Y1_N7
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~16_combout\,
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X10_Y1_N2
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X10_Y1_N3
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~0_combout\,
	datad => \mem_pin[39]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y1_N8
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X20_Y1_N6
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y1_N6
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X3_Y1_N3
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[35]~11\)) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[33]~8\))))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[35]~11\,
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~4\,
	datad => \mem_pin[33]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X3_Y1_N4
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X3_Y1_N5
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X3_Y1_N6
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(5) & (((!B2_reg_num[4] & \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout\ & (B2_reg_num[4])))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X3_Y1_N9
\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout\ & !B2_reg_num[5])))
-- \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~2_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:1:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X9_Y5_N6
\Equal50~3\ : cyclone_lcell
-- Equation(s):
-- \Equal50~3_combout\ = (!\reg_data~combout\(3) & (!\reg_data_decoder_en~0_combout\ & (!\reg_data~combout\(2) & \reg_data~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data~combout\(3),
	datab => \reg_data_decoder_en~0_combout\,
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~3_combout\);

-- Location: LC_X9_Y5_N0
\Equal50~4\ : cyclone_lcell
-- Equation(s):
-- \Equal50~4_combout\ = (\Equal50~3_combout\ & (((!\reg_data~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal50~3_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~4_combout\);

-- Location: LC_X7_Y3_N6
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((B3_reg_num[1])))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((B3_reg_num[1] & (\mem_pin[34]~9\)) # (!B3_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[34]~9\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X12_Y3_N3
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((B3_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B3_reg_num[0])))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X8_Y3_N0
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[14]~45\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[12]~46\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[14]~45\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X8_Y3_N1
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[15]~47\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X2_Y3_N0
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (((B3_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B3_reg_num[2])))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[16]~26\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X2_Y3_N3
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B3_reg_num[3])))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (((!B3_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X11_Y2_N2
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[8]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X8_Y3_N2
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[10]~32\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X8_Y3_N6
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0)) # (\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\ & 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[4]~38\,
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X8_Y3_N7
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[5]~36\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X12_Y3_N5
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X12_Y3_N6
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[2]~40\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X8_Y3_N8
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) 
-- & (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X8_Y3_N9
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~29_combout\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X12_Y3_N8
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[45]~13\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[44]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[45]~13\,
	datad => \mem_pin[44]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y3_N9
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[46]~12\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X12_Y3_N1
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y3_N2
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X7_Y3_N7
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[33]~8\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X12_Y3_N4
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X7_Y3_N3
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X7_Y3_N5
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout\)) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout\))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~8_combout\,
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X8_Y3_N3
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[23]~29\,
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X8_Y3_N4
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[27]~28\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[31]~31\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X2_Y3_N5
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\mem_pin[26]~17\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[18]~18\,
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X2_Y3_N6
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X2_Y3_N4
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[29]~23\,
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[25]~20\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X2_Y3_N1
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \mem_pin[28]~27\,
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X2_Y3_N2
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & 
-- (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout\)) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X7_Y3_N0
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~18_combout\,
	datac => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X7_Y3_N1
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout\ & (!B3_reg_num[4]))) # (!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(5) & (((B3_reg_num[4] & 
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X7_Y3_N4
\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout\ & !B3_reg_num[5])))
-- \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~4_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:2:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X10_Y6_N8
\Equal50~5\ : cyclone_lcell
-- Equation(s):
-- \Equal50~5_combout\ = ((\reg_data~combout\(0) & ((\Equal50~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~5_combout\);

-- Location: LC_X12_Y4_N1
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B4_reg_num[0])))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((!B4_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[42]~5\,
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X4_Y4_N9
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((B4_reg_num[1])))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((B4_reg_num[1] & ((\mem_pin[34]~9\))) # (!B4_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[32]~10\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X17_Y1_N1
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[9]~33\) # ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & 
-- (((!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & \mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[9]~33\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X17_Y1_N2
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[10]~32\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[10]~32\,
	datab => \mem_pin[11]~35\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X3_Y4_N3
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (((B4_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B4_reg_num[2])))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X3_Y4_N2
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (((B4_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B4_reg_num[3])))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X17_Y1_N8
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[6]~37\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[4]~38\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X17_Y1_N9
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[7]~39\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[5]~36\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X17_Y1_N0
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1)) # (\mem_pin[1]~41\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[0]~42\ & 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[0]~42\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[1]~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X17_Y1_N6
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[2]~40\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X17_Y1_N7
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) 
-- & (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X17_Y1_N3
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[14]~45\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[12]~46\,
	datad => \mem_pin[14]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X17_Y1_N4
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[15]~47\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X17_Y1_N5
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~22_combout\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~27_combout\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X3_Y5_N1
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3)) # (\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\ & 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[19]~30\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y5_N7
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[27]~28\,
	datab => \mem_pin[31]~31\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X3_Y4_N7
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[29]~23\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~12\,
	datad => \mem_pin[25]~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X3_Y4_N4
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X3_Y4_N8
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & 
-- (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~13_combout\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X3_Y4_N5
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2)) # ((\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[26]~17\,
	datad => \mem_pin[18]~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X3_Y4_N6
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X3_Y4_N9
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~18_combout\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~16_combout\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X4_Y4_N3
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\ & (((\mem_pin[35]~11\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\ & 
-- (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[33]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~4\,
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[35]~11\,
	datad => \mem_pin[33]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X12_Y4_N2
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X4_Y4_N4
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~5_combout\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X12_Y4_N5
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[37]~1\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[36]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[36]~2\,
	datac => \mem_pin[37]~1\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y4_N6
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[38]~0\,
	datac => \mem_pin[39]~3\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y4_N5
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[45]~13\)) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[44]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[45]~13\,
	datad => \mem_pin[44]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y4_N9
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X4_Y4_N5
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~6_combout\,
	datac => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X4_Y4_N6
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(5) & (((!B4_reg_num[4] & \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout\ & (B4_reg_num[4])))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X4_Y4_N7
\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout\ & !B4_reg_num[5])))
-- \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~5_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:3:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X17_Y5_N3
\Equal50~6\ : cyclone_lcell
-- Equation(s):
-- \Equal50~6_combout\ = (!\reg_data_decoder_en~0_combout\ & (!\reg_data~combout\(1) & (\reg_data~combout\(2) & !\reg_data~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data_decoder_en~0_combout\,
	datab => \reg_data~combout\(1),
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~6_combout\);

-- Location: LC_X17_Y5_N1
\Equal50~7\ : cyclone_lcell
-- Equation(s):
-- \Equal50~7_combout\ = ((!\reg_data~combout\(0) & ((\Equal50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~7_combout\);

-- Location: LC_X9_Y3_N5
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((B5_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B5_reg_num[0])))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X8_Y6_N7
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((B5_reg_num[1])))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((B5_reg_num[1] & (\mem_pin[34]~9\)) # (!B5_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X8_Y4_N8
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[8]~34\,
	datab => \mem_pin[9]~33\,
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X8_Y4_N9
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[11]~35\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X3_Y9_N4
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (((B5_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B5_reg_num[2])))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X3_Y9_N1
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B5_reg_num[3])))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & (((!B5_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X5_Y3_N6
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[12]~46\,
	datac => \mem_pin[14]~45\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X5_Y3_N7
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[15]~47\,
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X8_Y4_N1
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[1]~41\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X8_Y4_N2
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[2]~40\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X9_Y3_N1
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[6]~37\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[6]~37\,
	datad => \mem_pin[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X9_Y3_N2
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[5]~36\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X8_Y4_N3
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) 
-- & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X8_Y4_N4
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~22_combout\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X9_Y3_N7
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[37]~1\) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((\mem_pin[36]~2\ & 
-- !\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[37]~1\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[36]~2\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X9_Y3_N8
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X9_Y3_N3
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X9_Y3_N9
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[47]~15\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[46]~12\))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[47]~15\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[46]~12\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X8_Y6_N5
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\ & (((\mem_pin[33]~8\ & 
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~4\,
	datab => \mem_pin[35]~11\,
	datac => \mem_pin[33]~8\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X9_Y3_N6
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[41]~4\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[43]~7\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X8_Y6_N3
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2)) # (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & 
-- (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout\ & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~5_combout\,
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X8_Y6_N4
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X8_Y9_N9
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & 
-- (\mem_pin[23]~29\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[19]~30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[23]~29\,
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X7_Y9_N0
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~17_combout\,
	datac => \mem_pin[27]~28\,
	datad => \mem_pin[31]~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X3_Y9_N2
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X3_Y9_N8
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[28]~27\)) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[20]~24\))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[28]~27\,
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~14\,
	datad => \mem_pin[20]~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X3_Y9_N9
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout\)))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0) 
-- & (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X3_Y9_N5
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[26]~17\) # ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2))))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3) & (((\mem_pin[18]~18\ & 
-- !\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[26]~17\,
	datac => \mem_pin[18]~18\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X3_Y9_N6
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[30]~19\))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[22]~16\)))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[22]~16\,
	datac => \mem_pin[30]~19\,
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X8_Y6_N6
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout\) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1))))) # 
-- (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\ & (((\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1) & \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~18_combout\,
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~16_combout\,
	datac => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(1),
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X8_Y6_N1
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout\ & (!B5_reg_num[4]))) # (!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(5) & (((B5_reg_num[4] & 
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X8_Y6_N2
\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout\ & !B5_reg_num[5])))
-- \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~7_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:4:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X17_Y5_N4
\Equal50~8\ : cyclone_lcell
-- Equation(s):
-- \Equal50~8_combout\ = ((\Equal50~6_combout\ & ((\reg_data~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal50~6_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~8_combout\);

-- Location: LC_X4_Y5_N1
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (((B6_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B6_reg_num[2])))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X4_Y5_N6
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (((B6_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B6_reg_num[3])))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X5_Y1_N5
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((B6_reg_num[1])))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((B6_reg_num[1] & ((\mem_pin[34]~9\))) # (!B6_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[32]~10\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X10_Y1_N0
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((B6_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B6_reg_num[0])))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X4_Y1_N5
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[12]~46\,
	datac => \mem_pin[14]~45\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X4_Y1_N4
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[15]~47\,
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X11_Y1_N0
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[9]~33\) # ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\mem_pin[8]~34\ & 
-- !\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[9]~33\,
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[8]~34\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X4_Y1_N9
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~21_combout\,
	datad => \mem_pin[10]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X21_Y1_N4
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X21_Y1_N5
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X4_Y1_N3
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[6]~37\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[6]~37\,
	datad => \mem_pin[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X4_Y1_N0
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[5]~36\,
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X4_Y1_N1
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X4_Y1_N2
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~29_combout\,
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X4_Y5_N4
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[18]~18\,
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X4_Y5_N5
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X4_Y1_N7
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\mem_pin[23]~29\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X4_Y1_N8
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[31]~31\,
	datac => \mem_pin[27]~28\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X4_Y5_N2
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X4_Y5_N8
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[29]~23\,
	datac => \mem_pin[25]~20\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X4_Y5_N9
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X5_Y1_N4
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~11_combout\,
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X10_Y1_N8
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X10_Y1_N9
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[39]~3\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y1_N6
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y1_N7
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[47]~15\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[46]~12\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[47]~15\,
	datac => \mem_pin[46]~12\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y1_N1
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[41]~4\,
	datac => \mem_pin[43]~7\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X5_Y1_N0
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[35]~11\)) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[33]~8\))))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[35]~11\,
	datac => \mem_pin[33]~8\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X5_Y1_N1
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X5_Y1_N2
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~8_combout\,
	datac => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X5_Y1_N3
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(5) & (((!B6_reg_num[4] & \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout\ & (B6_reg_num[4])))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X5_Y1_N7
\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout\ & !B6_reg_num[5])))
-- \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~8_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:5:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X9_Y5_N9
\Equal50~9\ : cyclone_lcell
-- Equation(s):
-- \Equal50~9_combout\ = (!\reg_data~combout\(3) & (!\reg_data_decoder_en~0_combout\ & (\reg_data~combout\(2) & \reg_data~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data~combout\(3),
	datab => \reg_data_decoder_en~0_combout\,
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~9_combout\);

-- Location: LC_X9_Y5_N5
\Equal50~10\ : cyclone_lcell
-- Equation(s):
-- \Equal50~10_combout\ = (((\Equal50~9_combout\ & !\reg_data~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \Equal50~9_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~10_combout\);

-- Location: LC_X2_Y5_N3
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (((B7_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B7_reg_num[2])))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[16]~26\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X2_Y5_N0
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (((B7_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B7_reg_num[3])))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[17]~22\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X3_Y2_N2
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((B7_reg_num[1])))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((B7_reg_num[1] & (\mem_pin[34]~9\)) # (!B7_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X16_Y2_N8
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B7_reg_num[0])))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (((!B7_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[42]~5\,
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X8_Y2_N6
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[12]~46\,
	datad => \mem_pin[14]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X8_Y2_N5
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[13]~44\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[15]~47\,
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X8_Y2_N1
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[8]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X8_Y2_N2
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X16_Y2_N2
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X16_Y2_N3
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[3]~43\,
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X8_Y2_N4
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[6]~37\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X8_Y2_N7
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~23_combout\,
	datad => \mem_pin[5]~36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X8_Y2_N8
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X8_Y2_N9
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~29_combout\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X2_Y5_N4
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X2_Y5_N1
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[25]~20\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X2_Y5_N2
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X2_Y5_N7
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & 
-- (\mem_pin[26]~17\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[18]~18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[26]~17\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[18]~18\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X2_Y5_N9
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~10_combout\,
	datad => \mem_pin[22]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X2_Y9_N6
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[23]~29\,
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X2_Y9_N7
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[31]~31\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[27]~28\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X3_Y2_N8
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~16_combout\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X11_Y2_N3
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1)) # (\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[36]~2\ & 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[36]~2\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y2_N4
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \mem_pin[39]~3\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y2_N5
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y2_N2
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~7_combout\,
	datac => \mem_pin[46]~12\,
	datad => \mem_pin[47]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X3_Y2_N7
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~4\,
	datad => \mem_pin[35]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X16_Y2_N9
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[43]~7\,
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X3_Y2_N4
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout\))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X3_Y2_N5
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X3_Y2_N6
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(5) & (((!B7_reg_num[4] & \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout\ & (B7_reg_num[4])))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X3_Y2_N9
\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout\ & !B7_reg_num[5])))
-- \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~10_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:6:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X9_Y5_N3
\Equal50~11\ : cyclone_lcell
-- Equation(s):
-- \Equal50~11_combout\ = (((\Equal50~9_combout\ & \reg_data~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \Equal50~9_combout\,
	datad => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~11_combout\);

-- Location: LC_X1_Y2_N9
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (((B8_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B8_reg_num[2])))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y2_N5
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (((B8_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B8_reg_num[3])))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[17]~22\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X16_Y2_N0
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B8_reg_num[0])))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((!B8_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[42]~5\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X5_Y2_N2
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (((B8_reg_num[1])))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((B8_reg_num[1] & (\mem_pin[34]~9\)) # (!B8_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[34]~9\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y2_N7
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[8]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X4_Y2_N0
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[11]~35\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X4_Y2_N3
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[14]~45\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[12]~46\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[14]~45\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X4_Y2_N4
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[13]~44\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X17_Y2_N2
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[1]~41\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[0]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[0]~42\,
	datad => \mem_pin[1]~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X17_Y2_N3
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[3]~43\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X12_Y2_N3
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[6]~37\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[6]~37\,
	datad => \mem_pin[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X4_Y2_N7
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~23_combout\,
	datad => \mem_pin[5]~36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X4_Y2_N8
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) 
-- & (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X4_Y2_N9
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X4_Y2_N5
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3)) # (\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\ & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[19]~30\,
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X4_Y2_N6
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[27]~28\,
	datab => \mem_pin[31]~31\,
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y2_N2
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2)) # ((\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[18]~18\,
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y2_N3
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X1_Y2_N8
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~14\,
	datad => \mem_pin[28]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y2_N6
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y2_N4
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X5_Y2_N0
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~18_combout\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X18_Y2_N3
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y2_N4
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[46]~12\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X12_Y2_N0
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[36]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[37]~1\,
	datad => \mem_pin[36]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y2_N9
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X16_Y2_N1
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[43]~7\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X5_Y2_N5
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\ & (((\mem_pin[35]~11\) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\ & 
-- ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[33]~8\,
	datab => \mem_pin[35]~11\,
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~4\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X5_Y2_N6
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X5_Y2_N7
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout\)) # 
-- (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout\))))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~8_combout\,
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X5_Y2_N8
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(5) & (((!B8_reg_num[4] & \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout\ & (B8_reg_num[4])))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X5_Y2_N9
\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout\ & !B8_reg_num[5])))
-- \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~11_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:7:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X17_Y5_N9
\Equal50~12\ : cyclone_lcell
-- Equation(s):
-- \Equal50~12_combout\ = (!\reg_data_decoder_en~0_combout\ & (!\reg_data~combout\(1) & (!\reg_data~combout\(2) & \reg_data~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data_decoder_en~0_combout\,
	datab => \reg_data~combout\(1),
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~12_combout\);

-- Location: LC_X15_Y4_N9
\Equal50~13\ : cyclone_lcell
-- Equation(s):
-- \Equal50~13_combout\ = ((!\reg_data~combout\(0) & ((\Equal50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~13_combout\);

-- Location: LC_X1_Y5_N4
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (((B9_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B9_reg_num[2])))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y5_N8
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & (((B9_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B9_reg_num[3])))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[17]~22\,
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X11_Y1_N1
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((B9_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B9_reg_num[0])))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X10_Y5_N3
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((B9_reg_num[1])))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((B9_reg_num[1] & ((\mem_pin[34]~9\))) # (!B9_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[32]~10\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X15_Y3_N3
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X15_Y3_N0
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X16_Y3_N5
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X16_Y3_N0
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[7]~39\,
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[5]~36\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X15_Y3_N1
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X15_Y3_N6
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X15_Y3_N7
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout\) # ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) 
-- & (((!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~24_combout\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X5_Y3_N3
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[12]~46\,
	datac => \mem_pin[14]~45\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X15_Y3_N4
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[13]~44\,
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X15_Y3_N5
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~27_combout\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X11_Y1_N3
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y1_N4
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[39]~3\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y1_N3
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y1_N0
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[47]~15\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[46]~12\))))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[47]~15\,
	datac => \mem_pin[46]~12\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y1_N2
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[41]~4\,
	datac => \mem_pin[43]~7\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y5_N4
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y5_N5
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X10_Y5_N0
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X1_Y5_N1
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[18]~18\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y5_N2
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \mem_pin[22]~16\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X3_Y5_N8
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[19]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y5_N9
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[31]~31\,
	datac => \mem_pin[27]~28\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y5_N9
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y5_N5
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \mem_pin[28]~27\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y5_N6
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & 
-- (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout\)) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X10_Y5_N7
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~11_combout\,
	datac => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X10_Y5_N8
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout\ & (!B9_reg_num[4]))) # (!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(5) & (((B9_reg_num[4] & 
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X10_Y5_N9
\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout\ & !B9_reg_num[5])))
-- \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~13_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:8:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X15_Y4_N8
\Equal50~14\ : cyclone_lcell
-- Equation(s):
-- \Equal50~14_combout\ = ((\reg_data~combout\(0) & ((\Equal50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~14_combout\);

-- Location: LC_X5_Y4_N6
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (((B10_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B10_reg_num[2])))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X5_Y4_N1
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (((B10_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B10_reg_num[3])))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X15_Y4_N1
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B10_reg_num[0])))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((!B10_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[42]~5\,
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X10_Y4_N2
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (((B10_reg_num[1])))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((B10_reg_num[1] & (\mem_pin[34]~9\)) # (!B10_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[34]~9\,
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y4_N5
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[8]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X9_Y4_N5
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X9_Y4_N1
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[14]~45\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[12]~46\,
	datad => \mem_pin[14]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X9_Y4_N2
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[13]~44\,
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X24_Y4_N8
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X15_Y4_N3
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[3]~43\,
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X9_Y4_N6
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X9_Y4_N7
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[5]~36\,
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X9_Y4_N8
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X9_Y4_N9
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X15_Y4_N6
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X15_Y4_N7
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[39]~3\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y4_N3
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[45]~13\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[44]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[45]~13\,
	datad => \mem_pin[44]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y4_N4
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y4_N2
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y4_N3
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~4\,
	datad => \mem_pin[35]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y4_N4
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout\) # ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & 
-- (((!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~3_combout\,
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X10_Y4_N5
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X9_Y4_N3
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\mem_pin[23]~29\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y4_N4
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[27]~28\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[27]~28\,
	datac => \mem_pin[31]~31\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X5_Y4_N0
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2)) # ((\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[26]~17\,
	datad => \mem_pin[18]~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X5_Y4_N9
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X5_Y4_N2
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X5_Y4_N3
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X5_Y4_N4
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout\)))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0) 
-- & (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X10_Y4_N6
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~18_combout\,
	datac => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X10_Y4_N7
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout\ & (!B10_reg_num[4]))) # (!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(5) & (((B10_reg_num[4] & 
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X10_Y4_N8
\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout\ & !B10_reg_num[5])))
-- \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~14_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:9:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X17_Y5_N6
\Equal50~15\ : cyclone_lcell
-- Equation(s):
-- \Equal50~15_combout\ = (!\reg_data_decoder_en~0_combout\ & (\reg_data~combout\(1) & (!\reg_data~combout\(2) & \reg_data~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data_decoder_en~0_combout\,
	datab => \reg_data~combout\(1),
	datac => \reg_data~combout\(2),
	datad => \reg_data~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~15_combout\);

-- Location: LC_X17_Y5_N8
\Equal50~16\ : cyclone_lcell
-- Equation(s):
-- \Equal50~16_combout\ = ((!\reg_data~combout\(0) & ((\Equal50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~16_combout\);

-- Location: LC_X4_Y9_N3
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[24]~25\) # ((B11_reg_num[2])))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (((!B11_reg_num[2] & \mem_pin[16]~26\))))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[24]~25\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[16]~26\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X4_Y9_N7
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (((B11_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!B11_reg_num[3])))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[17]~22\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X8_Y5_N1
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (((B11_reg_num[1])))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((B11_reg_num[1] & (\mem_pin[34]~9\)) # (!B11_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X12_Y1_N6
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((B11_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B11_reg_num[0])))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[40]~6\,
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X12_Y1_N0
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[12]~46\,
	datad => \mem_pin[14]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X12_Y1_N1
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- (\mem_pin[13]~44\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[13]~44\,
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X16_Y3_N1
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) 
-- & ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[8]~34\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X16_Y3_N4
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- (\mem_pin[10]~32\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X16_Y3_N6
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0)) # (\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\ & 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[4]~38\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X16_Y3_N7
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) 
-- # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[7]~39\,
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[5]~36\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X16_Y3_N8
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) 
-- & ((\mem_pin[1]~41\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[0]~42\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[1]~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X16_Y3_N2
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) 
-- # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~25_combout\,
	datac => \mem_pin[3]~43\,
	datad => \mem_pin[2]~40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X16_Y3_N3
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X17_Y5_N5
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~29_combout\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X12_Y1_N4
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y1_N5
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[38]~0\,
	datac => \mem_pin[39]~3\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y1_N1
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y1_N2
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[47]~15\)) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[46]~12\))))) 
-- # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[47]~15\,
	datac => \mem_pin[46]~12\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X12_Y1_N7
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[41]~4\,
	datac => \mem_pin[43]~7\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X8_Y5_N2
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X8_Y5_N3
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X8_Y5_N0
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X7_Y5_N6
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[19]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X7_Y5_N7
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- (\mem_pin[27]~28\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[27]~28\,
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[31]~31\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X4_Y9_N0
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[18]~18\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X4_Y9_N1
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- ((\mem_pin[22]~16\))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X4_Y9_N2
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[28]~27\)) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[20]~24\))))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[28]~27\,
	datac => \mem_pin[20]~24\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X4_Y9_N8
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X4_Y9_N9
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout\))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(0),
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X8_Y5_N5
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~18_combout\,
	datac => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X8_Y5_N6
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout\ & (!B11_reg_num[4]))) # (!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(5) & (((B11_reg_num[4] & 
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X17_Y5_N7
\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout\ & !B11_reg_num[5])))
-- \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~16_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:10:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X16_Y4_N2
\Equal50~17\ : cyclone_lcell
-- Equation(s):
-- \Equal50~17_combout\ = ((\Equal50~15_combout\ & (\reg_data~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal50~15_combout\,
	datac => \reg_data~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~17_combout\);

-- Location: LC_X16_Y4_N5
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B12_reg_num[0])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((!B12_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[42]~5\,
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X7_Y4_N2
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (((B12_reg_num[1])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((B12_reg_num[1] & (\mem_pin[34]~9\)) # (!B12_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y4_N7
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X6_Y4_N9
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- ((\mem_pin[10]~32\))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X1_Y4_N8
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (((B12_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B12_reg_num[2])))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y4_N2
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B12_reg_num[3])))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (((!B12_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X6_Y4_N5
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[12]~46\,
	datad => \mem_pin[14]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X6_Y4_N4
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- (\mem_pin[13]~44\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~28_combout\,
	datac => \mem_pin[13]~44\,
	datad => \mem_pin[15]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X6_Y4_N1
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[6]~37\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X6_Y4_N2
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) 
-- # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[5]~36\,
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X24_Y4_N2
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[1]~41\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[0]~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X15_Y4_N4
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) 
-- # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[3]~43\,
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X6_Y4_N6
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X6_Y4_N7
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~22_combout\,
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X1_Y4_N7
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[18]~18\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y4_N4
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- ((\mem_pin[22]~16\))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~10_combout\,
	datad => \mem_pin[22]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X6_Y4_N3
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[23]~29\) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (((\mem_pin[19]~30\ & 
-- !\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[23]~29\,
	datac => \mem_pin[19]~30\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X6_Y4_N0
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- ((\mem_pin[27]~28\))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[31]~31\,
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[27]~28\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y4_N3
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[25]~20\,
	datab => \mem_pin[29]~23\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y4_N9
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X2_Y4_N1
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X7_Y4_N0
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~11_combout\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X16_Y4_N7
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X16_Y4_N8
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) 
-- # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X16_Y4_N0
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[36]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[37]~1\,
	datad => \mem_pin[36]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X16_Y4_N9
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X16_Y4_N6
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[41]~4\,
	datac => \mem_pin[43]~7\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X7_Y4_N5
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[35]~11\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[33]~8\))))) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[35]~11\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~4\,
	datad => \mem_pin[33]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X7_Y4_N6
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & 
-- (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout\)) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X7_Y4_N7
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout\)) # 
-- (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout\))))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~8_combout\,
	datac => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X7_Y4_N8
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(5) & (((!B12_reg_num[4] & \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout\)))) # (!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(5) & 
-- (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout\ & (B12_reg_num[4])))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4a40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~19_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~9_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X7_Y4_N9
\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout\ & !B12_reg_num[5])))
-- \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~17_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:11:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X15_Y2_N8
\Equal50~18\ : cyclone_lcell
-- Equation(s):
-- \Equal50~18_combout\ = (\reg_data~combout\(2) & (\reg_data~combout\(3) & (!\reg_data~combout\(1) & !\reg_data_decoder_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data~combout\(2),
	datab => \reg_data~combout\(3),
	datac => \reg_data~combout\(1),
	datad => \reg_data_decoder_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~18_combout\);

-- Location: LC_X15_Y2_N4
\Equal50~19\ : cyclone_lcell
-- Equation(s):
-- \Equal50~19_combout\ = ((!\reg_data~combout\(0) & (\Equal50~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datac => \Equal50~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~19_combout\);

-- Location: LC_X1_Y9_N5
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[24]~25\) # ((B13_reg_num[2])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & (((!B13_reg_num[2] & \mem_pin[16]~26\))))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[24]~25\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[16]~26\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y9_N3
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B13_reg_num[3])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & (((!B13_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X12_Y2_N6
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (((B13_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B13_reg_num[0])))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X11_Y5_N4
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((B13_reg_num[1])))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((B13_reg_num[1] & ((\mem_pin[34]~9\))) # (!B13_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[32]~10\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y4_N3
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X11_Y4_N6
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- (\mem_pin[10]~32\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~21_combout\,
	datac => \mem_pin[10]~32\,
	datad => \mem_pin[11]~35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X5_Y3_N9
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[14]~45\) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & 
-- (((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & \mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[14]~45\,
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X12_Y5_N9
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- ((\mem_pin[13]~44\))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[15]~47\,
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X12_Y2_N1
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[6]~37\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[6]~37\,
	datad => \mem_pin[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X12_Y5_N7
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) 
-- # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[5]~36\,
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X12_Y2_N7
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[1]~41\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X12_Y2_N8
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) 
-- # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[3]~43\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X12_Y5_N3
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & 
-- (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X12_Y5_N4
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X12_Y2_N5
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((\mem_pin[37]~1\) # (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[36]~2\ & 
-- ((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[36]~2\,
	datac => \mem_pin[37]~1\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y2_N4
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y1_N9
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X20_Y1_N2
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) 
-- # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X12_Y2_N2
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y5_N5
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y5_N6
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & 
-- (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X11_Y5_N0
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X1_Y9_N8
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[26]~17\) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & 
-- (((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & \mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[26]~17\,
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[18]~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y9_N7
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- ((\mem_pin[22]~16\))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[30]~19\,
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~10_combout\,
	datad => \mem_pin[22]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X9_Y5_N7
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[23]~29\,
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y5_N4
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- ((\mem_pin[27]~28\))))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[31]~31\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~17_combout\,
	datad => \mem_pin[27]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y9_N9
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y9_N1
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[29]~23\,
	datac => \mem_pin[25]~20\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y9_N2
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0) & (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X11_Y5_N1
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~11_combout\,
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X11_Y5_N8
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout\ & (!B13_reg_num[4]))) # (!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(5) & (((B13_reg_num[4] & 
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X11_Y5_N9
\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout\ & !B13_reg_num[5])))
-- \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~19_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:12:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X15_Y2_N9
\Equal50~20\ : cyclone_lcell
-- Equation(s):
-- \Equal50~20_combout\ = (((\reg_data~combout\(0) & \Equal50~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_data~combout\(0),
	datad => \Equal50~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~20_combout\);

-- Location: LC_X6_Y3_N6
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (((B14_reg_num[1])))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((B14_reg_num[1] & (\mem_pin[34]~9\)) # (!B14_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y3_N7
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((B14_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!B14_reg_num[0])))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X17_Y3_N8
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & 
-- (\mem_pin[14]~45\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[12]~46\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[14]~45\,
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X17_Y3_N9
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[15]~47\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- ((\mem_pin[13]~44\))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[15]~47\,
	datac => \mem_pin[13]~44\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X1_Y11_N5
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B14_reg_num[3])))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (((!B14_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[21]~21\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X1_Y11_N8
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (((B14_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!B14_reg_num[2])))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X17_Y3_N1
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\mem_pin[1]~41\) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & 
-- (((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & \mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[1]~41\,
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X17_Y3_N2
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) 
-- # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[3]~43\,
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X17_Y3_N7
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[6]~37\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[4]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X17_Y3_N3
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) 
-- # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~23_combout\,
	datad => \mem_pin[5]~36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X17_Y3_N4
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3)) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X17_Y3_N5
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[9]~33\,
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X17_Y3_N6
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- (\mem_pin[10]~32\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X17_Y3_N0
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout\) # ((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3))))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\ & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~29_combout\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~27_combout\,
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X11_Y3_N1
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y3_N2
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y3_N0
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y3_N7
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) 
-- # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[46]~12\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X6_Y3_N2
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y3_N8
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X6_Y3_N4
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X6_Y3_N5
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X3_Y5_N2
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3)) # (\mem_pin[23]~29\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\ & 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[19]~30\,
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y5_N3
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- (\mem_pin[27]~28\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[27]~28\,
	datac => \mem_pin[31]~31\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y11_N0
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2)) # ((\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[18]~18\,
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y11_N1
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- ((\mem_pin[22]~16\))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[22]~16\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X1_Y11_N9
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y11_N6
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[29]~23\,
	datac => \mem_pin[25]~20\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y11_N7
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0) & (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X6_Y3_N7
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~18_combout\,
	datac => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X6_Y3_N8
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout\ & (!B14_reg_num[4]))) # (!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(5) & (((B14_reg_num[4] & 
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X18_Y3_N8
\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout\ & !B14_reg_num[5])))
-- \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~20_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:13:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X15_Y2_N5
\Equal50~21\ : cyclone_lcell
-- Equation(s):
-- \Equal50~21_combout\ = (\reg_data~combout\(2) & (\reg_data~combout\(3) & (\reg_data~combout\(1) & !\reg_data_decoder_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_data~combout\(2),
	datab => \reg_data~combout\(3),
	datac => \reg_data~combout\(1),
	datad => \reg_data_decoder_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~21_combout\);

-- Location: LC_X15_Y2_N3
\Equal50~22\ : cyclone_lcell
-- Equation(s):
-- \Equal50~22_combout\ = ((!\reg_data~combout\(0) & ((\Equal50~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~22_combout\);

-- Location: LC_X1_Y3_N4
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[24]~25\) # ((B15_reg_num[2])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (((!B15_reg_num[2] & \mem_pin[16]~26\))))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[24]~25\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[16]~26\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y3_N9
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B15_reg_num[3])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (((!B15_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X15_Y2_N1
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B15_reg_num[0])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((!B15_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[42]~5\,
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X6_Y2_N6
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((B15_reg_num[1])))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((B15_reg_num[1] & ((\mem_pin[34]~9\))) # (!B15_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[32]~10\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X11_Y2_N8
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[9]~33\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[8]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[8]~34\,
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X11_Y2_N9
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- (\mem_pin[10]~32\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[10]~32\,
	datab => \mem_pin[11]~35\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X7_Y2_N1
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) 
-- & (\mem_pin[14]~45\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[12]~46\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[14]~45\,
	datab => \mem_pin[12]~46\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X7_Y2_N7
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- (\mem_pin[13]~44\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[13]~44\,
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X16_Y2_N5
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X7_Y2_N4
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[7]~39\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[5]~36\)))) 
-- # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[5]~36\,
	datac => \mem_pin[7]~39\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X7_Y2_N3
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[1]~41\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X7_Y2_N5
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) 
-- # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X7_Y2_N0
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & 
-- (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X7_Y2_N9
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout\))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X11_Y2_N5
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y2_N0
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y2_N0
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1)) # ((\mem_pin[45]~13\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[44]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y2_N1
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) 
-- # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X6_Y2_N7
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[33]~8\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X15_Y2_N7
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[43]~7\,
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X6_Y2_N5
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X6_Y2_N0
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout\))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~1_combout\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X7_Y2_N6
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & 
-- ((\mem_pin[23]~29\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X7_Y2_N8
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- (\mem_pin[27]~28\)))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[27]~28\,
	datab => \mem_pin[31]~31\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y3_N1
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & 
-- ((\mem_pin[26]~17\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[18]~18\,
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y3_N2
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- ((\mem_pin[22]~16\))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \mem_pin[22]~16\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X1_Y3_N8
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[29]~23\)) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[25]~20\))))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[29]~23\,
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~12\,
	datad => \mem_pin[25]~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y3_N5
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[20]~24\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y3_N6
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0) & (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X6_Y2_N1
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout\)) # 
-- (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout\))))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~18_combout\,
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~11_combout\,
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X6_Y2_N8
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout\ & (!B15_reg_num[4]))) # (!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(5) & (((B15_reg_num[4] & 
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X6_Y2_N9
\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout\ & !B15_reg_num[5])))
-- \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~22_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:14:DATA_FX_MUX_X|reg_num\(5));

-- Location: LC_X15_Y2_N6
\Equal50~23\ : cyclone_lcell
-- Equation(s):
-- \Equal50~23_combout\ = ((\reg_data~combout\(0) & ((\Equal50~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_data~combout\(0),
	datad => \Equal50~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal50~23_combout\);

-- Location: LC_X1_Y10_N6
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\mem_pin[24]~25\) # ((B16_reg_num[2])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((!B16_reg_num[2] & \mem_pin[16]~26\))))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[24]~25\,
	datac => \reg_addr~combout\(2),
	datad => \mem_pin[16]~26\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2));

-- Location: LC_X1_Y10_N1
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((B16_reg_num[3])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (((!B16_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[21]~21\,
	datac => \reg_addr~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3));

-- Location: LC_X10_Y2_N1
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((B16_reg_num[1])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((B16_reg_num[1] & ((\mem_pin[34]~9\))) # (!B16_reg_num[1] & (\mem_pin[32]~10\))))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[32]~10\,
	datac => \reg_addr~combout\(1),
	datad => \mem_pin[34]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1));

-- Location: LC_X15_Y2_N0
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((B16_reg_num[0])))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((!B16_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[42]~5\,
	datac => \reg_addr~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0));

-- Location: LC_X9_Y2_N1
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) 
-- & ((\mem_pin[14]~45\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[12]~46\,
	datac => \mem_pin[14]~45\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X9_Y2_N4
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\ & 
-- (\mem_pin[13]~44\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[13]~44\,
	datac => \mem_pin[15]~47\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X11_Y2_N6
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) 
-- & ((\mem_pin[9]~33\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[8]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[8]~34\,
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[9]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X9_Y2_N2
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[11]~35\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\ & 
-- (\mem_pin[10]~32\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X9_Y2_N6
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) 
-- & (\mem_pin[6]~37\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\mem_pin[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[6]~37\,
	datac => \mem_pin[4]~38\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X9_Y2_N8
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) 
-- # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \mem_pin[5]~36\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X18_Y2_N0
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[1]~41\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[0]~42\,
	datad => \mem_pin[1]~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X18_Y2_N7
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[3]~43\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[2]~40\))))) 
-- # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[3]~43\,
	datac => \mem_pin[2]~40\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X9_Y2_N5
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) 
-- & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~24_combout\,
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X9_Y2_N7
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\ & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout\)) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\ & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~29_combout\,
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~22_combout\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X18_Y2_N5
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[45]~13\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[44]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[44]~14\,
	datad => \mem_pin[45]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y2_N6
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) 
-- # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y1_N5
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[37]~1\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (\mem_pin[36]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[36]~2\,
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y1_N6
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[39]~3\,
	datac => \mem_pin[38]~0\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X10_Y2_N2
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\ & ((\mem_pin[35]~11\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\ & (\mem_pin[33]~8\)))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[33]~8\,
	datac => \mem_pin[35]~11\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X15_Y2_N2
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\ & (\mem_pin[43]~7\)) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\ & ((\mem_pin[41]~4\))))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[43]~7\,
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[41]~4\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y2_N4
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2)) # ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~5_combout\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X10_Y2_N5
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\ & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout\)) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\ & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout\))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~8_combout\,
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~1_combout\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X1_Y10_N3
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2)) # ((\mem_pin[26]~17\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\mem_pin[18]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[26]~17\,
	datad => \mem_pin[18]~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X1_Y10_N9
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[30]~19\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\ & 
-- (\mem_pin[22]~16\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[22]~16\,
	datac => \mem_pin[30]~19\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X9_Y2_N3
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2))))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) 
-- & ((\mem_pin[23]~29\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[19]~30\,
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y2_N0
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[31]~31\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\ & 
-- (\mem_pin[27]~28\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[27]~28\,
	datac => \mem_pin[31]~31\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X1_Y10_N2
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X1_Y10_N7
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\ & ((\mem_pin[28]~27\))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\ & (\mem_pin[20]~24\)))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(2),
	datab => \mem_pin[20]~24\,
	datac => \mem_pin[28]~27\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X1_Y10_N8
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1)) # ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout\)))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0) & (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(0),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~13_combout\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X10_Y2_N7
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\ & ((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout\))) # 
-- (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\ & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1) & (((\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~11_combout\,
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(1),
	datac => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X10_Y2_N8
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(5) & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout\ & (!B16_reg_num[4]))) # (!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(5) & (((B16_reg_num[4] & 
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(5),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_addr~combout\(4),
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(4));

-- Location: LC_X10_Y2_N9
\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31\ = (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\) # ((!\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(4) & (\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout\ & !B16_reg_num[5])))
-- \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal50~23_combout\, \reg_addr~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(4),
	datab => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_addr~combout\(5),
	datad => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|Mux0~31\,
	regout => \GEN_DATA_FX_MUX:15:DATA_FX_MUX_X|reg_num\(5));

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ctl_fx[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ctl_fx(3),
	combout => \ctl_fx~combout\(3));

-- Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(1),
	combout => \addr_fx~combout\(1));

-- Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(0),
	combout => \addr_fx~combout\(0));

-- Location: LC_X24_Y7_N2
\Equal0~55\ : cyclone_lcell
-- Equation(s):
-- \Equal0~55_combout\ = (!\reg_addr~combout\(4) & (!\reg_addr~combout\(5) & (!\reg_addr~combout\(3) & !\reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(4),
	datab => \reg_addr~combout\(5),
	datac => \reg_addr~combout\(3),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~55_combout\);

-- Location: LC_X24_Y10_N9
\Equal0~58\ : cyclone_lcell
-- Equation(s):
-- \Equal0~58_combout\ = ((\Equal0~55_combout\ & (!\reg_addr~combout\(0) & !\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~55_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~58_combout\);

-- Location: LC_X25_Y12_N2
\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & (((C1_reg_num[0])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((C1_reg_num[0] & (\addr_fx~combout\(1))) # (!C1_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~58_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0));

-- Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(3),
	combout => \addr_fx~combout\(3));

-- Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(2),
	combout => \addr_fx~combout\(2));

-- Location: LC_X24_Y12_N5
\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C1_reg_num[2])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (((!C1_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~58_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2));

-- Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ctl_fx[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ctl_fx(4),
	combout => \ctl_fx~combout\(4));

-- Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(8),
	combout => \addr_fx~combout\(8));

-- Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ctl_fx[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ctl_fx(0),
	combout => \ctl_fx~combout\(0));

-- Location: LC_X24_Y13_N4
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (((\ctl_fx~combout\(0)) # (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8) & 
-- ((!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(8),
	datac => \ctl_fx~combout\(0),
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X24_Y13_N5
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X24_Y12_N1
\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C1_reg_num[1])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (((!C1_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~58_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1));

-- Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(7),
	combout => \addr_fx~combout\(7));

-- Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(6),
	combout => \addr_fx~combout\(6));

-- Location: LC_X24_Y12_N0
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~2\,
	datac => \addr_fx~combout\(7),
	datad => \addr_fx~combout\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout\);

-- Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(4),
	combout => \addr_fx~combout\(4));

-- Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\addr_fx[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_addr_fx(5),
	combout => \addr_fx~combout\(5));

-- Location: LC_X25_Y12_N3
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X25_Y12_N4
\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout\) # ((C1_reg_num[3])))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & (((!C1_reg_num[3] & \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~58_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ctl_fx[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ctl_fx(2),
	combout => \ctl_fx~combout\(2));

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ctl_fx[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ctl_fx(1),
	combout => \ctl_fx~combout\(1));

-- Location: LC_X25_Y12_N6
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X25_Y12_N8
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout\)))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~1_combout\,
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X26_Y12_N7
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y12_N8
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X25_Y9_N8
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y9_N9
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X24_Y12_N2
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[7]~7\,
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X24_Y12_N3
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X24_Y12_N6
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X24_Y12_N7
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout\)) # 
-- (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X25_Y12_N5
\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X25_Y12_N7
\GEN_MEM_MUX:0:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19\ = ((C1_reg_num[4] & (\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout\)) # (!C1_reg_num[4] & ((\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~58_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(4));

-- Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_data[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(5),
	combout => \reg_data~combout\(5));

-- Location: LC_X25_Y11_N4
\GEN_MEM_MUX:0:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0\ = ((C1_reg_en & ((\GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:0:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:0:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:0:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N5
\Equal0~57\ : cyclone_lcell
-- Equation(s):
-- \Equal0~57_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~55_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~55_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~57_combout\);

-- Location: LC_X25_Y8_N3
\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C2_reg_num[2])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (((!C2_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~57_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2));

-- Location: LC_X25_Y7_N7
\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & (((C2_reg_num[0])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & ((C2_reg_num[0] & (\addr_fx~combout\(1))) # (!C2_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~57_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y7_N5
\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C2_reg_num[1])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (((!C2_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~57_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1));

-- Location: LC_X24_Y8_N4
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X25_Y7_N8
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X25_Y7_N9
\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout\) # ((C2_reg_num[3])))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & (((!C2_reg_num[3] & \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~57_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3));

-- Location: LC_X25_Y8_N6
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X25_Y8_N1
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X24_Y7_N7
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X25_Y7_N5
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X19_Y5_N3
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y5_N4
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y7_N3
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y7_N4
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X20_Y7_N0
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X20_Y7_N9
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[2]~2\,
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X20_Y7_N6
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X25_Y7_N0
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X25_Y7_N1
\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X25_Y7_N6
\GEN_MEM_MUX:1:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19\ = ((C2_reg_num[4] & (\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout\)) # (!C2_reg_num[4] & ((\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~57_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(4));

-- Location: LC_X25_Y7_N4
\GEN_MEM_MUX:1:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0\ = ((C2_reg_en & ((\GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:1:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:1:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:1:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N3
\Equal0~56\ : cyclone_lcell
-- Equation(s):
-- \Equal0~56_combout\ = (\reg_addr~combout\(1) & (((\Equal0~55_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~55_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~56_combout\);

-- Location: LC_X22_Y4_N8
\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C3_reg_num[2])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (((!C3_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~56_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y4_N7
\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & (((C3_reg_num[0])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & ((C3_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C3_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~56_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y4_N6
\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C3_reg_num[1])))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (((!C3_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~56_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y4_N2
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & (\addr_fx~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X22_Y4_N9
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X20_Y4_N8
\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (((C3_reg_num[3]) # (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout\ & (!C3_reg_num[3])))
-- \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~56_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3));

-- Location: LC_X21_Y5_N0
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & 
-- ((\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y5_N3
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X21_Y5_N4
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y4_N5
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X25_Y8_N0
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y8_N4
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y8_N6
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[14]~14\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y8_N2
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y4_N9
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X15_Y11_N7
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X15_Y11_N8
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X20_Y4_N2
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2) & (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) 
-- & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X20_Y4_N3
\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X20_Y4_N4
\GEN_MEM_MUX:2:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19\ = ((C3_reg_num[4] & (\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout\)) # (!C3_reg_num[4] & ((\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~56_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(4));

-- Location: LC_X22_Y4_N4
\GEN_MEM_MUX:2:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0\ = ((C3_reg_en & ((\GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:2:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:2:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:2:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y10_N0
\Equal0~59\ : cyclone_lcell
-- Equation(s):
-- \Equal0~59_combout\ = ((\Equal0~55_combout\ & (\reg_addr~combout\(0) & \reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~55_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~59_combout\);

-- Location: LC_X24_Y10_N3
\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C4_reg_num[2])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (((!C4_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~59_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2));

-- Location: LC_X19_Y8_N4
\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & (((C4_reg_num[0])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((C4_reg_num[0] & (\addr_fx~combout\(1))) # (!C4_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~59_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0));

-- Location: LC_X11_Y8_N9
\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C4_reg_num[1])))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (((!C4_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~59_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1));

-- Location: LC_X19_Y8_N0
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X24_Y10_N6
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X19_Y8_N3
\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (((C4_reg_num[3]) # (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout\ & (!C4_reg_num[3])))
-- \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~59_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3));

-- Location: LC_X20_Y9_N8
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y9_N9
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y9_N0
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y9_N1
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\) # ((!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\ & (((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & 
-- \data_fx[13]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~16_combout\,
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X11_Y8_N3
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y10_N8
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X19_Y8_N5
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X19_Y8_N6
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout\)) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y8_N7
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X19_Y9_N8
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y9_N7
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X19_Y9_N4
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~0_combout\,
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y8_N8
\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X19_Y8_N2
\GEN_MEM_MUX:3:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19\ = (C4_reg_num[4] & (((\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout\)))) # (!C4_reg_num[4] & (\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout\))
-- \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~59_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~18_combout\,
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(4));

-- Location: LC_X20_Y1_N9
\GEN_MEM_MUX:3:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0\ = ((C4_reg_en & ((\GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:3:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:3:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:3:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N0
\Equal0~50\ : cyclone_lcell
-- Equation(s):
-- \Equal0~50_combout\ = (!\reg_addr~combout\(4) & (!\reg_addr~combout\(5) & (!\reg_addr~combout\(3) & \reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(4),
	datab => \reg_addr~combout\(5),
	datac => \reg_addr~combout\(3),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~50_combout\);

-- Location: LC_X24_Y7_N4
\Equal0~53\ : cyclone_lcell
-- Equation(s):
-- \Equal0~53_combout\ = (!\reg_addr~combout\(1) & (\Equal0~50_combout\ & ((!\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datab => \Equal0~50_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~53_combout\);

-- Location: LC_X24_Y13_N3
\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (((C5_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C5_reg_num[2])))
-- \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~53_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2));

-- Location: LC_X24_Y13_N1
\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & (((C5_reg_num[0])))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & ((C5_reg_num[0] & (\addr_fx~combout\(1))) # (!C5_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~53_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0));

-- Location: LC_X24_Y13_N6
\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C5_reg_num[1])))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (((!C5_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~53_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1));

-- Location: LC_X26_Y10_N7
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y10_N4
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\ & (((\data_fx[11]~11\)) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\ & (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & 
-- ((\data_fx[10]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~9_combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X23_Y13_N1
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X23_Y13_N8
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X23_Y13_N9
\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (((C5_reg_num[3]) # (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout\ & (!C5_reg_num[3])))
-- \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~53_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3));

-- Location: LC_X26_Y6_N0
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y6_N5
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[15]~15\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y13_N3
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X3_Y13_N4
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X23_Y13_N5
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X23_Y13_N2
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) 
-- & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X23_Y13_N3
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X24_Y13_N7
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (((\ctl_fx~combout\(2)) # (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- ((!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X24_Y13_N8
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X24_Y13_N9
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X23_Y13_N6
\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X23_Y13_N7
\GEN_MEM_MUX:4:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19\ = ((C5_reg_num[4] & ((\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout\))) # (!C5_reg_num[4] & (\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~53_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(4));

-- Location: LC_X23_Y1_N6
\GEN_MEM_MUX:4:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0\ = ((C5_reg_en & ((\GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:4:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:4:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:4:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X21_Y7_N5
\Equal0~51\ : cyclone_lcell
-- Equation(s):
-- \Equal0~51_combout\ = (\reg_addr~combout\(0) & (\Equal0~50_combout\ & (!\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datab => \Equal0~50_combout\,
	datac => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~51_combout\);

-- Location: LC_X23_Y9_N4
\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C6_reg_num[2])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (((!C6_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~51_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2));

-- Location: LC_X23_Y7_N8
\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & (((C6_reg_num[0])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & ((C6_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C6_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~51_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y7_N1
\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C6_reg_num[1])))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (((!C6_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~51_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1));

-- Location: LC_X23_Y7_N3
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X23_Y9_N8
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\ & (((\addr_fx~combout\(7)) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6) & (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~2\,
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X23_Y7_N4
\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (((C6_reg_num[3]) # (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout\ & (!C6_reg_num[3])))
-- \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~51_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3));

-- Location: LC_X23_Y9_N9
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X23_Y9_N5
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(0),
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X23_Y9_N2
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \ctl_fx~combout\(4),
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X23_Y7_N5
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~6\,
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y7_N7
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y7_N8
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X20_Y7_N2
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y11_N0
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & ((\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X23_Y7_N1
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X23_Y7_N2
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X26_Y5_N5
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y5_N6
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X23_Y7_N6
\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X23_Y7_N9
\GEN_MEM_MUX:5:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19\ = ((C6_reg_num[4] & (\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout\)) # (!C6_reg_num[4] & ((\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~51_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(4));

-- Location: LC_X21_Y7_N4
\GEN_MEM_MUX:5:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0\ = ((C6_reg_en & ((\GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:5:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:5:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:5:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X21_Y7_N8
\Equal0~52\ : cyclone_lcell
-- Equation(s):
-- \Equal0~52_combout\ = (!\reg_addr~combout\(0) & (\Equal0~50_combout\ & (\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datab => \Equal0~50_combout\,
	datac => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~52_combout\);

-- Location: LC_X21_Y12_N9
\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & (((C7_reg_num[0])))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & ((C7_reg_num[0] & (\addr_fx~combout\(1))) # (!C7_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~52_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y12_N2
\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\ = (C7_reg_num[2] & (((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0))))) # (!C7_reg_num[2] & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(3))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(2))))))
-- \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~52_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y12_N6
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & (\addr_fx~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X20_Y12_N1
\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\ = (C7_reg_num[1] & (((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0))))) # (!C7_reg_num[1] & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (\data_fx[5]~5\)) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\data_fx[4]~4\)))))
-- \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~52_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1));

-- Location: LC_X20_Y12_N4
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y12_N7
\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (((C7_reg_num[3]) # (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout\ & (!C7_reg_num[3])))
-- \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~52_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3));

-- Location: LC_X20_Y12_N0
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X20_Y12_N9
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y12_N5
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y12_N8
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout\)))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X26_Y12_N2
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y12_N3
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X26_Y12_N5
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y12_N6
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X5_Y12_N4
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X5_Y12_N5
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[2]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y12_N1
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X21_Y12_N2
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout\))) 
-- # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y12_N3
\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y12_N5
\GEN_MEM_MUX:6:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19\ = ((C7_reg_num[4] & (\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout\)) # (!C7_reg_num[4] & ((\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~52_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(4));

-- Location: LC_X17_Y2_N4
\GEN_MEM_MUX:6:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0\ = ((C7_reg_en & ((\GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:6:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:6:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:6:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N9
\Equal0~54\ : cyclone_lcell
-- Equation(s):
-- \Equal0~54_combout\ = (\reg_addr~combout\(1) & (\Equal0~50_combout\ & ((\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datab => \Equal0~50_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~54_combout\);

-- Location: LC_X23_Y6_N3
\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C8_reg_num[2])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (((!C8_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~54_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2));

-- Location: LC_X15_Y6_N4
\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & (((C8_reg_num[0])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((C8_reg_num[0] & (\addr_fx~combout\(1))) # (!C8_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~54_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0));

-- Location: LC_X8_Y13_N9
\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (((C8_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C8_reg_num[1])))
-- \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~54_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1));

-- Location: LC_X23_Y6_N4
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X15_Y6_N5
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X15_Y6_N7
\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout\) # ((C8_reg_num[3])))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (((!C8_reg_num[3] & \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~54_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3));

-- Location: LC_X15_Y6_N0
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y6_N6
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y6_N1
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \ctl_fx~combout\(4),
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X15_Y6_N8
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y7_N3
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X15_Y7_N4
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \data_fx[15]~15\,
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X15_Y7_N6
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X15_Y7_N7
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X8_Y11_N6
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X8_Y11_N7
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X8_Y13_N2
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\ & (((\data_fx[7]~7\) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\ & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~11\,
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X15_Y6_N2
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout\))) 
-- # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X15_Y6_N3
\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X15_Y6_N9
\GEN_MEM_MUX:7:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19\ = ((C8_reg_num[4] & (\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout\)) # (!C8_reg_num[4] & ((\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~54_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(4));

-- Location: LC_X12_Y1_N8
\GEN_MEM_MUX:7:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0\ = ((C8_reg_en & ((\GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:7:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:7:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:7:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N2
\Equal0~45\ : cyclone_lcell
-- Equation(s):
-- \Equal0~45_combout\ = (\reg_addr~combout\(3) & (!\reg_addr~combout\(4) & (!\reg_addr~combout\(5) & !\reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(4),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~45_combout\);

-- Location: LC_X11_Y8_N6
\Equal0~48\ : cyclone_lcell
-- Equation(s):
-- \Equal0~48_combout\ = (\Equal0~45_combout\ & (!\reg_addr~combout\(1) & (!\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~45_combout\,
	datab => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~48_combout\);

-- Location: LC_X18_Y12_N8
\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (((C9_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C9_reg_num[2])))
-- \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~48_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(2),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2));

-- Location: LC_X19_Y12_N5
\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & (((C9_reg_num[0])))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((C9_reg_num[0] & (\addr_fx~combout\(1))) # (!C9_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~48_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0));

-- Location: LC_X18_Y12_N6
\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (((C9_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C9_reg_num[1])))
-- \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~48_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1));

-- Location: LC_X18_Y12_N9
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X19_Y12_N6
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \addr_fx~combout\(4),
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X19_Y12_N7
\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout\) # ((C9_reg_num[3])))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (((!C9_reg_num[3] & \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~48_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3));

-- Location: LC_X19_Y12_N0
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X20_Y10_N6
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X20_Y10_N7
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(3),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y12_N8
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y9_N0
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y9_N1
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y12_N7
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X18_Y12_N4
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X18_Y12_N5
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X18_Y12_N0
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout\)) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y5_N2
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y5_N9
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X19_Y12_N3
\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X19_Y12_N2
\GEN_MEM_MUX:8:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19\ = ((C9_reg_num[4] & (\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout\)) # (!C9_reg_num[4] & ((\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~48_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(4));

-- Location: LC_X12_Y8_N0
\GEN_MEM_MUX:8:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0\ = ((C9_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:8:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:8:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:8:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N4
\Equal0~47\ : cyclone_lcell
-- Equation(s):
-- \Equal0~47_combout\ = (\Equal0~45_combout\ & (!\reg_addr~combout\(1) & (\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~45_combout\,
	datab => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~47_combout\);

-- Location: LC_X10_Y8_N2
\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (((C10_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C10_reg_num[2])))
-- \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~47_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2));

-- Location: LC_X10_Y8_N5
\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & (((C10_reg_num[0])))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((C10_reg_num[0] & (\addr_fx~combout\(1))) # (!C10_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~47_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0));

-- Location: LC_X9_Y8_N8
\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (((C10_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C10_reg_num[1])))
-- \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~47_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1));

-- Location: LC_X10_Y8_N3
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y8_N6
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y8_N7
\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout\) # ((C10_reg_num[3])))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & (((!C10_reg_num[3] & \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~47_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3));

-- Location: LC_X22_Y8_N4
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[12]~12\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y8_N5
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X25_Y8_N8
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y8_N2
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X9_Y8_N9
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X9_Y12_N0
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X9_Y12_N7
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[2]~2\,
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X9_Y8_N1
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout\)) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X9_Y8_N2
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X9_Y8_N4
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y9_N0
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X19_Y9_N1
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X10_Y8_N8
\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout\))))) # 
-- (!\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y8_N9
\GEN_MEM_MUX:9:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19\ = ((C10_reg_num[4] & ((\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout\))) # (!C10_reg_num[4] & (\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~47_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y8_N5
\GEN_MEM_MUX:9:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0\ = ((C10_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:9:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:9:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:9:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N7
\Equal0~46\ : cyclone_lcell
-- Equation(s):
-- \Equal0~46_combout\ = (\Equal0~45_combout\ & (\reg_addr~combout\(1) & (!\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~45_combout\,
	datab => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~46_combout\);

-- Location: LC_X18_Y4_N0
\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (((C11_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C11_reg_num[2])))
-- \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~46_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2));

-- Location: LC_X18_Y4_N8
\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (((C11_reg_num[0])))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((C11_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C11_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~46_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0));

-- Location: LC_X17_Y4_N3
\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C11_reg_num[1])))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (((!C11_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~46_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1));

-- Location: LC_X18_Y4_N9
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X18_Y4_N1
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X17_Y4_N9
\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (((C11_reg_num[3]) # (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout\ & (!C11_reg_num[3])))
-- \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~46_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3));

-- Location: LC_X17_Y9_N8
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y9_N3
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X17_Y9_N2
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X17_Y4_N0
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout\) # ((!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\ & (((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3) & 
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~6\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X16_Y7_N0
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[8]~8\,
	datac => \data_fx[9]~9\,
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X16_Y7_N4
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X16_Y7_N7
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X16_Y7_N2
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X17_Y4_N4
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X8_Y11_N5
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X8_Y11_N3
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y4_N5
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X17_Y4_N1
\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y4_N2
\GEN_MEM_MUX:10:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19\ = ((C11_reg_num[4] & (\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout\)) # (!C11_reg_num[4] & ((\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~46_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(4));

-- Location: LC_X11_Y4_N1
\GEN_MEM_MUX:10:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0\ = ((C11_reg_en & ((\GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:10:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:10:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:10:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N1
\Equal0~49\ : cyclone_lcell
-- Equation(s):
-- \Equal0~49_combout\ = (\Equal0~45_combout\ & (\reg_addr~combout\(1) & (\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~45_combout\,
	datab => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~49_combout\);

-- Location: LC_X15_Y12_N6
\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((C12_reg_num[0])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((C12_reg_num[0] & (\addr_fx~combout\(1))) # (!C12_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~49_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0));

-- Location: LC_X16_Y12_N6
\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (((C12_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C12_reg_num[2])))
-- \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~49_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2));

-- Location: LC_X15_Y12_N9
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(2),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X16_Y12_N5
\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C12_reg_num[1])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (((!C12_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~49_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1));

-- Location: LC_X16_Y12_N0
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X15_Y12_N7
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X15_Y12_N8
\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout\) # ((C12_reg_num[3])))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & (((!C12_reg_num[3] & \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~49_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3));

-- Location: LC_X16_Y12_N1
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(0),
	datac => \addr_fx~combout\(8),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X16_Y12_N2
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(3),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X15_Y12_N5
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y10_N8
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X15_Y10_N5
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[15]~15\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X15_Y10_N3
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X15_Y10_N4
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[11]~11\,
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X16_Y12_N8
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X3_Y13_N6
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X3_Y13_N7
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X15_Y12_N0
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~12_combout\,
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X15_Y12_N1
\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X15_Y12_N2
\GEN_MEM_MUX:11:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19\ = ((C12_reg_num[4] & (\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout\)) # (!C12_reg_num[4] & ((\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~49_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(4));

-- Location: LC_X11_Y8_N0
\GEN_MEM_MUX:11:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0\ = ((C12_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:11:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:11:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:11:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y6_N9
\Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \Equal0~0_combout\ = (\reg_addr~combout\(3) & (!\reg_addr~combout\(4) & (!\reg_addr~combout\(5) & \reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(4),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~0_combout\);

-- Location: LC_X9_Y6_N5
\Equal0~1\ : cyclone_lcell
-- Equation(s):
-- \Equal0~1_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~0_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~0_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~1_combout\);

-- Location: LC_X22_Y13_N6
\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C13_reg_num[2])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (((!C13_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~1_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y13_N8
\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (((C13_reg_num[0])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((C13_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C13_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~1_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0));

-- Location: LC_X17_Y10_N6
\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C13_reg_num[1])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (((!C13_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~1_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y13_N4
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X22_Y13_N0
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X22_Y13_N1
\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout\) # ((C13_reg_num[3])))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (((!C13_reg_num[3] & \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~1_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3));

-- Location: LC_X17_Y10_N7
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X17_Y10_N5
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X17_Y10_N2
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y10_N3
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y10_N3
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X19_Y10_N0
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X19_Y10_N1
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y10_N6
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X17_Y10_N0
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~15_combout\,
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X22_Y10_N5
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X22_Y10_N3
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y10_N2
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y10_N8
\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~6\,
	datac => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X17_Y10_N9
\GEN_MEM_MUX:12:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19\ = ((C13_reg_num[4] & ((\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout\))) # (!C13_reg_num[4] & (\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~1_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y6_N8
\GEN_MEM_MUX:12:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0\ = ((C13_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:12:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:12:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:12:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y6_N3
\Equal0~60\ : cyclone_lcell
-- Equation(s):
-- \Equal0~60_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~0_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~0_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~60_combout\);

-- Location: LC_X17_Y11_N3
\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & (((C14_reg_num[0])))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & ((C14_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C14_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~60_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(0),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0));

-- Location: LC_X16_Y11_N4
\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (((C14_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C14_reg_num[2])))
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~60_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2));

-- Location: LC_X17_Y11_N5
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X17_Y11_N7
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X17_Y11_N0
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & 
-- \ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(2),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X16_Y11_N2
\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (((C14_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C14_reg_num[1])))
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~60_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1));

-- Location: LC_X17_Y11_N9
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X16_Y11_N5
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\ & (((\addr_fx~combout\(6) & 
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~2\,
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X16_Y11_N9
\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (((C14_reg_num[3]) # (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout\ & (!C14_reg_num[3])))
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~60_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3));

-- Location: LC_X17_Y11_N8
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~1_combout\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X22_Y9_N5
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y9_N3
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\ & (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & 
-- \data_fx[13]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~16_combout\,
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X16_Y11_N8
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\ & (((\data_fx[7]~7\)) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\ & (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & ((\data_fx[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~11\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X16_Y11_N3
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1)) # (\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\ & (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X16_Y11_N6
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X16_Y11_N7
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X22_Y9_N6
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X22_Y9_N7
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X17_Y11_N1
\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout\) # ((!\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\ & 
-- (((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~15_combout\,
	datac => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y11_N6
\GEN_MEM_MUX:13:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19\ = ((C14_reg_num[4] & (\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout\)) # (!C14_reg_num[4] & ((\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~60_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y1_N2
\GEN_MEM_MUX:13:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0\ = ((C14_reg_en & ((\GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:13:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:13:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:13:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y6_N1
\Equal0~61\ : cyclone_lcell
-- Equation(s):
-- \Equal0~61_combout\ = (\reg_addr~combout\(1) & (((\Equal0~0_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~0_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~61_combout\);

-- Location: LC_X16_Y13_N4
\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C15_reg_num[2])))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (((!C15_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~61_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2));

-- Location: LC_X16_Y13_N2
\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & (((C15_reg_num[0])))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & ((C15_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C15_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~61_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0));

-- Location: LC_X17_Y13_N6
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X16_Y13_N7
\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (((C15_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C15_reg_num[1])))
-- \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~61_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1));

-- Location: LC_X17_Y13_N8
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X17_Y13_N4
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~2\,
	datac => \addr_fx~combout\(6),
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X17_Y13_N5
\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (((C15_reg_num[3]) # (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout\ & (!C15_reg_num[3])))
-- \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~61_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3));

-- Location: LC_X16_Y13_N9
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X16_Y13_N5
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(3),
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~0_combout\,
	datad => \ctl_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X17_Y13_N3
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X22_Y9_N8
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X22_Y9_N9
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y9_N2
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y9_N4
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X16_Y13_N8
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X3_Y13_N0
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X16_Y13_N1
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~13_combout\,
	datac => \data_fx[2]~2\,
	datad => \data_fx[3]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y13_N0
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~12_combout\,
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X17_Y13_N1
\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y13_N2
\GEN_MEM_MUX:14:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19\ = ((C15_reg_num[4] & (\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout\)) # (!C15_reg_num[4] & ((\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~61_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(4));

-- Location: LC_X5_Y3_N4
\GEN_MEM_MUX:14:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0\ = ((C15_reg_en & ((\GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:14:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:14:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:14:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y6_N7
\Equal0~62\ : cyclone_lcell
-- Equation(s):
-- \Equal0~62_combout\ = (\reg_addr~combout\(1) & (((\Equal0~0_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~0_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~62_combout\);

-- Location: LC_X23_Y9_N6
\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C16_reg_num[2])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (((!C16_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~62_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2));

-- Location: LC_X18_Y9_N9
\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & (((C16_reg_num[0])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & ((C16_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C16_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~62_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0));

-- Location: LC_X19_Y10_N8
\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C16_reg_num[1])))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (((!C16_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~62_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1));

-- Location: LC_X18_Y9_N8
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X23_Y9_N7
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X18_Y9_N3
\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & (((C16_reg_num[3]) # (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout\ & (!C16_reg_num[3])))
-- \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~62_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3));

-- Location: LC_X19_Y9_N9
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y9_N7
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (((\addr_fx~combout\(8) & 
-- !\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datac => \addr_fx~combout\(8),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X17_Y9_N0
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\ & (((\ctl_fx~combout\(4)) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3) & 
-- ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \ctl_fx~combout\(4),
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~0_combout\,
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X18_Y9_N4
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X19_Y10_N4
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y10_N7
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X25_Y9_N2
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y9_N6
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\ & (((\data_fx[11]~11\)) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\ & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & 
-- (\data_fx[10]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~9_combout\,
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y9_N2
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X9_Y12_N3
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & 
-- ((\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X9_Y12_N4
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[2]~2\,
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X18_Y9_N5
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X18_Y9_N6
\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X18_Y9_N7
\GEN_MEM_MUX:15:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19\ = ((C16_reg_num[4] & (\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout\)) # (!C16_reg_num[4] & ((\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~62_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y6_N6
\GEN_MEM_MUX:15:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0\ = ((C16_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:15:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:15:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:15:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N8
\Equal0~29\ : cyclone_lcell
-- Equation(s):
-- \Equal0~29_combout\ = (!\reg_addr~combout\(3) & (!\reg_addr~combout\(5) & (!\reg_addr~combout\(2) & \reg_addr~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(5),
	datac => \reg_addr~combout\(2),
	datad => \reg_addr~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~29_combout\);

-- Location: LC_X9_Y9_N6
\Equal0~39\ : cyclone_lcell
-- Equation(s):
-- \Equal0~39_combout\ = (!\reg_addr~combout\(0) & (((\Equal0~29_combout\ & !\reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datac => \Equal0~29_combout\,
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~39_combout\);

-- Location: LC_X11_Y11_N2
\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (((C17_reg_num[0])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((C17_reg_num[0] & (\addr_fx~combout\(1))) # (!C17_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~39_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0));

-- Location: LC_X12_Y11_N7
\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C17_reg_num[2])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (((!C17_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~39_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2));

-- Location: LC_X12_Y11_N8
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X12_Y11_N1
\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C17_reg_num[1])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (((!C17_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~39_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1));

-- Location: LC_X11_Y11_N3
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y11_N1
\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout\) # ((C17_reg_num[3])))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & (((!C17_reg_num[3] & \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~39_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~3_combout\,
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3));

-- Location: LC_X11_Y11_N0
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y11_N5
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y11_N6
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X11_Y11_N8
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y13_N4
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (((\data_fx[0]~0\ & 
-- !\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[1]~1\,
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y13_N8
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[2]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X12_Y11_N9
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X11_Y11_N4
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y11_N3
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X19_Y11_N4
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X23_Y3_N2
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X23_Y3_N3
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[15]~15\,
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X11_Y11_N5
\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~15_combout\,
	datac => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X11_Y11_N6
\GEN_MEM_MUX:16:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19\ = ((C17_reg_num[4] & (\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout\)) # (!C17_reg_num[4] & ((\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~39_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(4));

-- Location: LC_X5_Y11_N3
\GEN_MEM_MUX:16:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0\ = ((C17_reg_en & ((\GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:16:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:16:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:16:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N5
\Equal0~35\ : cyclone_lcell
-- Equation(s):
-- \Equal0~35_combout\ = (\reg_addr~combout\(0) & (((\Equal0~29_combout\ & !\reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datac => \Equal0~29_combout\,
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~35_combout\);

-- Location: LC_X8_Y12_N4
\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (((C18_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C18_reg_num[2])))
-- \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~35_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2));

-- Location: LC_X11_Y12_N9
\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & (((C18_reg_num[0])))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((C18_reg_num[0] & (\addr_fx~combout\(1))) # (!C18_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~35_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0));

-- Location: LC_X8_Y12_N6
\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C18_reg_num[1])))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (((!C18_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~35_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1));

-- Location: LC_X11_Y12_N5
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y12_N7
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~2\,
	datac => \addr_fx~combout\(6),
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y12_N2
\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (((C18_reg_num[3]) # (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout\ & (!C18_reg_num[3])))
-- \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~35_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3));

-- Location: LC_X8_Y12_N7
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X15_Y10_N7
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X15_Y10_N1
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~0_combout\,
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X11_Y12_N3
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y12_N8
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y12_N2
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y12_N4
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X11_Y12_N4
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X10_Y12_N3
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X10_Y12_N8
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X26_Y6_N6
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y6_N7
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X11_Y12_N6
\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~15_combout\,
	datac => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X11_Y12_N7
\GEN_MEM_MUX:17:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19\ = ((C18_reg_num[4] & (\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout\)) # (!C18_reg_num[4] & ((\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~35_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(4));

-- Location: LC_X1_Y12_N7
\GEN_MEM_MUX:17:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0\ = ((C18_reg_en & ((\GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:17:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:17:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:17:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N1
\Equal0~30\ : cyclone_lcell
-- Equation(s):
-- \Equal0~30_combout\ = (!\reg_addr~combout\(0) & (((\Equal0~29_combout\ & \reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datac => \Equal0~29_combout\,
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~30_combout\);

-- Location: LC_X22_Y7_N5
\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & (((C19_reg_num[0])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((C19_reg_num[0] & (\addr_fx~combout\(1))) # (!C19_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~30_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0));

-- Location: LC_X22_Y7_N0
\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C19_reg_num[2])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (((!C19_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~30_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y7_N8
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~4\,
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X16_Y10_N3
\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C19_reg_num[1])))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (((!C19_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~30_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y7_N1
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X17_Y7_N5
\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (((C19_reg_num[3]) # (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout\ & (!C19_reg_num[3])))
-- \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~30_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3));

-- Location: LC_X26_Y7_N7
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1)) # (\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\ & (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[8]~8\,
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y7_N8
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y3_N1
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y3_N2
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X16_Y10_N8
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X17_Y7_N0
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X17_Y7_N1
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y7_N2
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X17_Y7_N3
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y7_N4
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & 
-- (\ctl_fx~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X20_Y10_N3
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X20_Y10_N4
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X17_Y7_N8
\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~6\,
	datac => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X17_Y7_N9
\GEN_MEM_MUX:18:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19\ = ((C19_reg_num[4] & ((\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout\))) # (!C19_reg_num[4] & (\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~30_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y9_N8
\GEN_MEM_MUX:18:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0\ = ((C19_reg_en & ((\GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:18:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:18:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:18:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N3
\Equal0~43\ : cyclone_lcell
-- Equation(s):
-- \Equal0~43_combout\ = (\reg_addr~combout\(0) & (((\Equal0~29_combout\ & \reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datac => \Equal0~29_combout\,
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~43_combout\);

-- Location: LC_X8_Y13_N6
\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\ = (C20_reg_num[2] & (((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0))))) # (!C20_reg_num[2] & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & 
-- (\addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~43_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(2),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2));

-- Location: LC_X9_Y13_N7
\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & (((C20_reg_num[0])))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((C20_reg_num[0] & (\addr_fx~combout\(1))) # (!C20_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~43_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0));

-- Location: LC_X8_Y13_N4
\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (((C20_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C20_reg_num[1])))
-- \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~43_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1));

-- Location: LC_X8_Y13_N7
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X9_Y13_N8
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X9_Y13_N2
\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout\) # ((C20_reg_num[3])))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (((!C20_reg_num[3] & \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~43_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3));

-- Location: LC_X10_Y11_N7
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X10_Y11_N3
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~9_combout\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y5_N0
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y5_N3
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[15]~15\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X8_Y13_N5
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y11_N6
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y11_N8
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X9_Y13_N3
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X9_Y13_N4
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X9_Y13_N5
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(1),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y9_N5
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X17_Y9_N6
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X9_Y13_N6
\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X9_Y13_N9
\GEN_MEM_MUX:19:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19\ = ((C20_reg_num[4] & ((\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout\))) # (!C20_reg_num[4] & (\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~43_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(4));

-- Location: LC_X8_Y13_N1
\GEN_MEM_MUX:19:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0\ = ((C20_reg_en & ((\GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:19:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:19:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:19:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y10_N9
\Equal0~25\ : cyclone_lcell
-- Equation(s):
-- \Equal0~25_combout\ = (\reg_addr~combout\(2) & (!\reg_addr~combout\(3) & (!\reg_addr~combout\(5) & \reg_addr~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(2),
	datab => \reg_addr~combout\(3),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~25_combout\);

-- Location: LC_X24_Y10_N2
\Equal0~37\ : cyclone_lcell
-- Equation(s):
-- \Equal0~37_combout\ = ((\Equal0~25_combout\ & (!\reg_addr~combout\(0) & !\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~25_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~37_combout\);

-- Location: LC_X23_Y10_N2
\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & (((C21_reg_num[0])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & ((C21_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C21_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~37_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0));

-- Location: LC_X25_Y10_N2
\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C21_reg_num[2])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (((!C21_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~37_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y10_N9
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y10_N6
\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C21_reg_num[1])))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (((!C21_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~37_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1));

-- Location: LC_X23_Y10_N5
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X25_Y10_N9
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\ & (((\addr_fx~combout\(7)) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6) & 
-- (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~2\,
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y10_N2
\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (((C21_reg_num[3]) # (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout\ & (!C21_reg_num[3])))
-- \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~37_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3));

-- Location: LC_X24_Y13_N2
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X24_Y13_N0
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\ & (((\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\ & (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & 
-- ((\ctl_fx~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~0_combout\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y10_N8
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X24_Y9_N1
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X24_Y9_N2
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y10_N2
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[12]~12\,
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y10_N7
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X21_Y10_N7
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[7]~7\,
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X22_Y10_N0
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X22_Y10_N1
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y10_N4
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~12_combout\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y10_N5
\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y10_N3
\GEN_MEM_MUX:20:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19\ = ((C21_reg_num[4] & (\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout\)) # (!C21_reg_num[4] & ((\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~37_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(4));

-- Location: LC_X7_Y10_N6
\GEN_MEM_MUX:20:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0\ = ((C21_reg_en & ((\GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:20:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:20:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:20:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y10_N5
\Equal0~34\ : cyclone_lcell
-- Equation(s):
-- \Equal0~34_combout\ = ((\Equal0~25_combout\ & (\reg_addr~combout\(0) & !\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~25_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~34_combout\);

-- Location: LC_X20_Y13_N0
\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (((C22_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C22_reg_num[2])))
-- \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~34_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(2),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y13_N5
\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & (((C22_reg_num[0])))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & ((C22_reg_num[0] & (\addr_fx~combout\(1))) # (!C22_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~34_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y13_N2
\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C22_reg_num[1])))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (((!C22_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~34_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1));

-- Location: LC_X21_Y13_N4
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)) # ((!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\ & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~4\,
	datac => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X20_Y13_N1
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y13_N2
\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (((C22_reg_num[3]) # (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout\ & (!C22_reg_num[3])))
-- \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~34_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3));

-- Location: LC_X20_Y13_N6
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(0),
	datac => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X20_Y13_N7
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y13_N8
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)) # ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (((\ctl_fx~combout\(1) & 
-- !\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(2),
	datac => \ctl_fx~combout\(1),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y13_N3
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X25_Y9_N4
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y9_N5
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X26_Y5_N1
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y5_N2
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X10_Y13_N5
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[1]~1\,
	datac => \data_fx[0]~0\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y13_N6
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y13_N6
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X21_Y13_N7
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y13_N8
\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y13_N9
\GEN_MEM_MUX:21:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19\ = ((C22_reg_num[4] & (\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout\)) # (!C22_reg_num[4] & ((\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~34_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(4));

-- Location: LC_X25_Y11_N2
\GEN_MEM_MUX:21:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0\ = ((C22_reg_en & ((\GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:21:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:21:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:21:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y11_N4
\Equal0~26\ : cyclone_lcell
-- Equation(s):
-- \Equal0~26_combout\ = (\reg_addr~combout\(1) & (((\Equal0~25_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~25_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~26_combout\);

-- Location: LC_X11_Y13_N8
\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & (((C23_reg_num[0])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((C23_reg_num[0] & (\addr_fx~combout\(1))) # (!C23_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~26_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0));

-- Location: LC_X12_Y13_N3
\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (((C23_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C23_reg_num[2])))
-- \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~26_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2));

-- Location: LC_X11_Y13_N2
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y13_N7
\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C23_reg_num[1])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (((!C23_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~26_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1));

-- Location: LC_X12_Y13_N4
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y13_N6
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y13_N5
\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout\) # ((C23_reg_num[3])))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & (((!C23_reg_num[3] & \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~26_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3));

-- Location: LC_X12_Y13_N5
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y13_N6
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X11_Y13_N3
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y13_N7
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (((\data_fx[1]~1\) # (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\ & 
-- ((!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[0]~0\,
	datac => \data_fx[1]~1\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y13_N0
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[2]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X12_Y13_N8
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[7]~7\,
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X11_Y13_N9
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y11_N1
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X19_Y11_N2
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X20_Y10_N8
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X20_Y10_N9
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[15]~15\,
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X11_Y13_N0
\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\ & (((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3)))) # (!\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~15_combout\,
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X11_Y13_N4
\GEN_MEM_MUX:22:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19\ = ((C23_reg_num[4] & (\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout\)) # (!C23_reg_num[4] & ((\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~26_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(4));

-- Location: LC_X1_Y12_N5
\GEN_MEM_MUX:22:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0\ = ((C23_reg_en & ((\GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:22:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:22:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:22:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y11_N7
\Equal0~42\ : cyclone_lcell
-- Equation(s):
-- \Equal0~42_combout\ = (\reg_addr~combout\(1) & (((\Equal0~25_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~25_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~42_combout\);

-- Location: LC_X9_Y11_N9
\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & (((C24_reg_num[0])))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & ((C24_reg_num[0] & (\addr_fx~combout\(1))) # (!C24_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~42_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y13_N3
\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (((C24_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C24_reg_num[2])))
-- \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~42_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(2),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2));

-- Location: LC_X20_Y13_N4
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X8_Y11_N2
\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\ = (C24_reg_num[1] & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0))))) # (!C24_reg_num[1] & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\))))
-- \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~42_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1));

-- Location: LC_X9_Y11_N1
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X9_Y11_N2
\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout\) # ((C24_reg_num[3])))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & (((!C24_reg_num[3] & \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~42_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~3_combout\,
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3));

-- Location: LC_X18_Y11_N7
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X18_Y11_N6
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~9_combout\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X8_Y11_N9
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\) # ((!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\ & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & \data_fx[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~11\,
	datab => \data_fx[7]~7\,
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X8_Y11_N0
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[1]~1\,
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X8_Y11_N1
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\) # ((!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\ & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~13_combout\,
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[2]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X8_Y11_N8
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X22_Y3_N7
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y3_N8
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[15]~15\,
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y11_N3
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X8_Y11_N4
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X25_Y11_N8
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X25_Y11_N9
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X9_Y11_N5
\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X9_Y11_N6
\GEN_MEM_MUX:23:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19\ = ((C24_reg_num[4] & ((\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout\))) # (!C24_reg_num[4] & (\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~42_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(4));

-- Location: LC_X1_Y13_N2
\GEN_MEM_MUX:23:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0\ = ((C24_reg_en & ((\GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:23:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:23:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:23:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y10_N1
\Equal0~27\ : cyclone_lcell
-- Equation(s):
-- \Equal0~27_combout\ = (!\reg_addr~combout\(2) & (\reg_addr~combout\(3) & (!\reg_addr~combout\(5) & \reg_addr~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(2),
	datab => \reg_addr~combout\(3),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~27_combout\);

-- Location: LC_X9_Y10_N7
\Equal0~38\ : cyclone_lcell
-- Equation(s):
-- \Equal0~38_combout\ = (\Equal0~27_combout\ & (((!\reg_addr~combout\(0) & !\reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~27_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~38_combout\);

-- Location: LC_X9_Y10_N1
\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\ = (C25_reg_num[0] & (((\addr_fx~combout\(1)) # (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2))))) # (!C25_reg_num[0] & (\addr_fx~combout\(0) & ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2)))))
-- \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~38_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0));

-- Location: LC_X8_Y10_N4
\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (((C25_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C25_reg_num[2])))
-- \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~38_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2));

-- Location: LC_X9_Y10_N8
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X9_Y10_N5
\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (((C25_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C25_reg_num[1])))
-- \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~38_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1));

-- Location: LC_X8_Y10_N0
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X8_Y10_N1
\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (((C25_reg_num[3]) # (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout\ & (!C25_reg_num[3])))
-- \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~38_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3));

-- Location: LC_X8_Y10_N7
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y9_N5
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y9_N2
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)) # ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\ & (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & 
-- \ctl_fx~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~0_combout\,
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X8_Y10_N5
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\ & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3)))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3) & 
-- ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~6\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X16_Y7_N1
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X16_Y7_N3
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y10_N4
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X9_Y12_N1
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X9_Y12_N2
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X8_Y10_N8
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X16_Y7_N8
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (((\data_fx[9]~9\) # (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\ & ((!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[8]~8\,
	datac => \data_fx[9]~9\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X16_Y7_N9
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X8_Y10_N3
\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X8_Y10_N6
\GEN_MEM_MUX:24:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19\ = ((C25_reg_num[4] & (\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout\)) # (!C25_reg_num[4] & ((\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~38_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(4));

-- Location: LC_X1_Y13_N4
\GEN_MEM_MUX:24:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0\ = ((C25_reg_en & ((\GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:24:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:24:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:24:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y11_N5
\Equal0~33\ : cyclone_lcell
-- Equation(s):
-- \Equal0~33_combout\ = ((\Equal0~27_combout\ & (!\reg_addr~combout\(1) & \reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~27_combout\,
	datac => \reg_addr~combout\(1),
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~33_combout\);

-- Location: LC_X20_Y11_N9
\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((C26_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C26_reg_num[2])))
-- \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~33_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2));

-- Location: LC_X20_Y11_N6
\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & (((C26_reg_num[0])))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & ((C26_reg_num[0] & (\addr_fx~combout\(1))) # (!C26_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~33_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y11_N7
\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C26_reg_num[1])))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((!C26_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~33_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1));

-- Location: LC_X21_Y11_N4
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X21_Y11_N6
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y11_N2
\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & (((C26_reg_num[3]) # (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout\ & (!C26_reg_num[3])))
-- \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~33_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3));

-- Location: LC_X20_Y11_N5
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(0),
	datac => \addr_fx~combout\(8),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X20_Y11_N2
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y11_N8
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y11_N3
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X22_Y10_N9
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[12]~12\,
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y10_N6
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y11_N0
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1)) # (\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\ & (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X20_Y11_N1
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y11_N0
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X21_Y11_N7
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3)) # (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout\ & (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~14_combout\,
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X26_Y10_N0
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y10_N3
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[11]~11\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X21_Y11_N5
\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y11_N8
\GEN_MEM_MUX:25:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19\ = ((C26_reg_num[4] & (\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout\)) # (!C26_reg_num[4] & ((\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~33_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y12_N4
\GEN_MEM_MUX:25:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0\ = ((C26_reg_en & ((\GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:25:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:25:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:25:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y11_N8
\Equal0~28\ : cyclone_lcell
-- Equation(s):
-- \Equal0~28_combout\ = (\reg_addr~combout\(1) & (((\Equal0~27_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~27_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~28_combout\);

-- Location: LC_X18_Y13_N5
\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\ = (C27_reg_num[0] & (((\addr_fx~combout\(1)) # (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2))))) # (!C27_reg_num[0] & (\addr_fx~combout\(0) & ((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2)))))
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~28_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0));

-- Location: LC_X18_Y13_N0
\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C27_reg_num[2])))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (((!C27_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~28_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2));

-- Location: LC_X19_Y13_N1
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X18_Y13_N6
\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\ = (C27_reg_num[1] & (((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0))))) # (!C27_reg_num[1] & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (\data_fx[5]~5\)) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\data_fx[4]~4\)))))
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~28_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1));

-- Location: LC_X19_Y13_N6
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)) # ((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\ & (((\addr_fx~combout\(6) & 
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~2\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X19_Y13_N7
\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (((C27_reg_num[3]) # (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout\ & (!C27_reg_num[3])))
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~28_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3));

-- Location: LC_X18_Y13_N4
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y13_N7
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y13_N8
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y13_N8
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X26_Y10_N5
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y10_N6
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[11]~11\,
	datab => \data_fx[10]~10\,
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X26_Y6_N1
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y6_N2
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \data_fx[15]~15\,
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X18_Y13_N2
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X18_Y13_N3
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X19_Y13_N3
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X19_Y13_N0
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y13_N5
\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X19_Y13_N9
\GEN_MEM_MUX:26:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19\ = ((C27_reg_num[4] & (\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout\)) # (!C27_reg_num[4] & ((\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~28_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y13_N2
\GEN_MEM_MUX:26:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0\ = ((C27_reg_en & ((\GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:26:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:26:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:26:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y10_N9
\Equal0~41\ : cyclone_lcell
-- Equation(s):
-- \Equal0~41_combout\ = (\Equal0~27_combout\ & (((\reg_addr~combout\(0) & \reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~27_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~41_combout\);

-- Location: LC_X10_Y9_N2
\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & (((C28_reg_num[0])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((C28_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C28_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~41_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(0),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0));

-- Location: LC_X11_Y10_N0
\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C28_reg_num[2])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (((!C28_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~41_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2));

-- Location: LC_X12_Y9_N3
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(1),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y9_N4
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y9_N6
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)) # ((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\ & (((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & 
-- \ctl_fx~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~0_combout\,
	datac => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X9_Y10_N2
\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C28_reg_num[1])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (((!C28_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~41_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1));

-- Location: LC_X11_Y10_N1
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y9_N3
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y9_N4
\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout\) # ((C28_reg_num[3])))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (((!C28_reg_num[3] & \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~41_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3));

-- Location: LC_X10_Y9_N5
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X9_Y10_N6
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\) # ((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\ & (((\data_fx[6]~6\ & \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~11\,
	datab => \data_fx[7]~7\,
	datac => \data_fx[6]~6\,
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y11_N1
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y11_N2
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X10_Y9_N9
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X15_Y11_N2
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X15_Y11_N3
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X19_Y5_N7
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y5_N8
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X10_Y9_N0
\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\ & (((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3)))) # (!\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~15_combout\,
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X10_Y9_N6
\GEN_MEM_MUX:27:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19\ = ((C28_reg_num[4] & (\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout\)) # (!C28_reg_num[4] & ((\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~41_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(4));

-- Location: LC_X10_Y9_N8
\GEN_MEM_MUX:27:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0\ = ((C28_reg_en & ((\GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:27:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:27:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:27:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N9
\Equal0~31\ : cyclone_lcell
-- Equation(s):
-- \Equal0~31_combout\ = (\reg_addr~combout\(3) & (!\reg_addr~combout\(5) & (\reg_addr~combout\(2) & \reg_addr~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(5),
	datac => \reg_addr~combout\(2),
	datad => \reg_addr~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~31_combout\);

-- Location: LC_X11_Y10_N2
\Equal0~40\ : cyclone_lcell
-- Equation(s):
-- \Equal0~40_combout\ = (!\reg_addr~combout\(1) & (((!\reg_addr~combout\(0) & \Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	datad => \Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~40_combout\);

-- Location: LC_X20_Y12_N8
\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (((C29_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C29_reg_num[2])))
-- \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~40_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2));

-- Location: LC_X18_Y11_N8
\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & (((C29_reg_num[0])))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((C29_reg_num[0] & (\addr_fx~combout\(1))) # (!C29_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~40_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y12_N3
\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (((C29_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C29_reg_num[1])))
-- \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~40_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1));

-- Location: LC_X18_Y11_N9
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X20_Y12_N6
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X17_Y12_N7
\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (((C29_reg_num[3]) # (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout\ & (!C29_reg_num[3])))
-- \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~40_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3));

-- Location: LC_X17_Y9_N1
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X17_Y9_N4
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y12_N7
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y12_N8
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y9_N3
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y9_N4
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[11]~11\,
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y5_N1
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y5_N2
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X17_Y12_N0
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X17_Y12_N9
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y12_N6
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X17_Y12_N5
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X17_Y12_N1
\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y12_N4
\GEN_MEM_MUX:28:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19\ = ((C29_reg_num[4] & (\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout\)) # (!C29_reg_num[4] & ((\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~40_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y12_N2
\GEN_MEM_MUX:28:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0\ = ((C29_reg_en & ((\GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:28:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:28:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:28:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y9_N0
\Equal0~36\ : cyclone_lcell
-- Equation(s):
-- \Equal0~36_combout\ = (\Equal0~31_combout\ & (((\reg_addr~combout\(0) & !\reg_addr~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~31_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~36_combout\);

-- Location: LC_X15_Y9_N5
\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (((C30_reg_num[0])))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & ((C30_reg_num[0] & (\addr_fx~combout\(1))) # (!C30_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~36_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0));

-- Location: LC_X15_Y13_N7
\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (((C30_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C30_reg_num[2])))
-- \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~36_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(2),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2));

-- Location: LC_X15_Y9_N6
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~4\,
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X12_Y13_N2
\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C30_reg_num[1])))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (((!C30_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~36_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1));

-- Location: LC_X15_Y13_N8
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X15_Y9_N2
\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (((C30_reg_num[3]) # (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout\ & (!C30_reg_num[3])))
-- \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~36_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3));

-- Location: LC_X15_Y13_N5
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X12_Y9_N7
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y9_N8
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(3),
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~0_combout\,
	datad => \ctl_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X15_Y9_N4
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y9_N5
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y9_N6
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[11]~11\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X16_Y7_N6
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X16_Y7_N5
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X10_Y13_N2
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[1]~1\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y13_N3
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \data_fx[2]~2\,
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X15_Y9_N0
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X15_Y9_N7
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3)) # (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout\ & (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X15_Y9_N8
\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X15_Y9_N9
\GEN_MEM_MUX:29:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19\ = ((C30_reg_num[4] & (\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout\)) # (!C30_reg_num[4] & ((\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~36_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y9_N4
\GEN_MEM_MUX:29:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0\ = ((C30_reg_en & ((\GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:29:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:29:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:29:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y10_N3
\Equal0~32\ : cyclone_lcell
-- Equation(s):
-- \Equal0~32_combout\ = (\reg_addr~combout\(1) & (((!\reg_addr~combout\(0) & \Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	datad => \Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~32_combout\);

-- Location: LC_X12_Y10_N4
\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C31_reg_num[2])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (((!C31_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~32_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2));

-- Location: LC_X12_Y10_N0
\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (((C31_reg_num[0])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((C31_reg_num[0] & (\addr_fx~combout\(1))) # (!C31_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~32_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0));

-- Location: LC_X12_Y10_N5
\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C31_reg_num[1])))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (((!C31_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~32_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1));

-- Location: LC_X12_Y10_N1
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y10_N8
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y7_N7
\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (((C31_reg_num[3]) # (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout\ & (!C31_reg_num[3])))
-- \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~32_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3));

-- Location: LC_X12_Y7_N4
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X12_Y7_N5
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X6_Y11_N2
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[1]~1\,
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X6_Y11_N3
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X11_Y7_N6
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & 
-- (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~11\,
	datac => \data_fx[7]~7\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X11_Y7_N2
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X24_Y3_N7
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X24_Y3_N8
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X11_Y7_N3
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X12_Y9_N0
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y9_N9
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~0_combout\,
	datac => \ctl_fx~combout\(4),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X12_Y9_N1
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X11_Y7_N8
\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y7_N9
\GEN_MEM_MUX:30:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19\ = ((C31_reg_num[4] & ((\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout\))) # (!C31_reg_num[4] & (\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~32_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(4));

-- Location: LC_X11_Y7_N4
\GEN_MEM_MUX:30:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0\ = (C31_reg_en & ((\GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(4)) # ((GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:30:MEM_MUX_X|reg_num\(4),
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:30:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:30:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y10_N7
\Equal0~44\ : cyclone_lcell
-- Equation(s):
-- \Equal0~44_combout\ = (\reg_addr~combout\(1) & (((\reg_addr~combout\(0) & \Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	datad => \Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~44_combout\);

-- Location: LC_X12_Y10_N2
\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & (((C32_reg_num[0])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((C32_reg_num[0] & (\addr_fx~combout\(1))) # (!C32_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~44_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0));

-- Location: LC_X24_Y6_N4
\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C32_reg_num[2])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (((!C32_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~44_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2));

-- Location: LC_X12_Y10_N3
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X12_Y10_N9
\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C32_reg_num[1])))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (((!C32_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~44_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1));

-- Location: LC_X24_Y6_N5
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y6_N2
\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & (((C32_reg_num[3]) # (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout\ & (!C32_reg_num[3])))
-- \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~44_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3));

-- Location: LC_X11_Y6_N8
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y6_N0
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[1]~1\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y6_N1
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X11_Y6_N3
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X18_Y5_N4
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y5_N7
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[15]~15\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X10_Y6_N7
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X10_Y6_N2
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\) # ((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\ & (((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[10]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~9_combout\,
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X11_Y6_N4
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~15_combout\,
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X12_Y10_N6
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(0),
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X12_Y10_N7
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X11_Y6_N1
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X11_Y6_N5
\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X11_Y6_N6
\GEN_MEM_MUX:31:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19\ = ((C32_reg_num[4] & ((\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout\))) # (!C32_reg_num[4] & (\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~44_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y5_N1
\GEN_MEM_MUX:31:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0\ = ((C32_reg_en & ((\GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:31:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:31:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:31:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y10_N5
\Equal0~15\ : cyclone_lcell
-- Equation(s):
-- \Equal0~15_combout\ = (!\reg_addr~combout\(2) & (!\reg_addr~combout\(3) & (\reg_addr~combout\(5) & !\reg_addr~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(2),
	datab => \reg_addr~combout\(3),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~15_combout\);

-- Location: LC_X10_Y10_N6
\Equal0~18\ : cyclone_lcell
-- Equation(s):
-- \Equal0~18_combout\ = (!\reg_addr~combout\(1) & (\Equal0~15_combout\ & ((!\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datab => \Equal0~15_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~18_combout\);

-- Location: LC_X25_Y13_N1
\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C33_reg_num[2])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (((!C33_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~18_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y13_N9
\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (((C33_reg_num[0])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & ((C33_reg_num[0] & (\addr_fx~combout\(1))) # (!C33_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~18_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0));

-- Location: LC_X18_Y10_N9
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y10_N5
\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C33_reg_num[1])))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (((!C33_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~18_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y13_N5
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X25_Y13_N2
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X18_Y10_N2
\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (((C33_reg_num[3]) # (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout\ & (!C33_reg_num[3])))
-- \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~18_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3));

-- Location: LC_X22_Y12_N5
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X22_Y12_N8
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~0_combout\,
	datac => \ctl_fx~combout\(4),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X18_Y10_N3
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X19_Y10_N2
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y10_N9
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X19_Y9_N2
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X19_Y9_N3
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[11]~11\,
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X3_Y10_N4
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X18_Y10_N8
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[3]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X18_Y10_N5
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1) & 
-- (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~11\,
	datac => \data_fx[7]~7\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X18_Y10_N6
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X18_Y10_N0
\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X18_Y10_N4
\GEN_MEM_MUX:32:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19\ = ((C33_reg_num[4] & (\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout\)) # (!C33_reg_num[4] & ((\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~18_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(4));

-- Location: LC_X3_Y5_N6
\GEN_MEM_MUX:32:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0\ = ((C33_reg_en & ((\GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:32:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:32:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:32:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N5
\Equal0~16\ : cyclone_lcell
-- Equation(s):
-- \Equal0~16_combout\ = (\Equal0~15_combout\ & (!\reg_addr~combout\(1) & (\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~15_combout\,
	datab => \reg_addr~combout\(1),
	datac => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~16_combout\);

-- Location: LC_X19_Y6_N8
\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (((C34_reg_num[0])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((C34_reg_num[0] & (\addr_fx~combout\(1))) # (!C34_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~16_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0));

-- Location: LC_X23_Y6_N5
\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C34_reg_num[2])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (((!C34_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~16_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2));

-- Location: LC_X19_Y6_N9
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y6_N7
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(0),
	datac => \addr_fx~combout\(8),
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y6_N2
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~0_combout\,
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y6_N3
\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C34_reg_num[1])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (((!C34_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~16_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1));

-- Location: LC_X23_Y6_N1
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~2\,
	datac => \addr_fx~combout\(6),
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X19_Y6_N5
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~4\,
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X19_Y6_N6
\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout\) # ((C34_reg_num[3])))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & (((!C34_reg_num[3] & \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~16_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3));

-- Location: LC_X19_Y6_N0
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X18_Y6_N5
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[12]~12\,
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y6_N3
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[13]~13\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y6_N1
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y6_N2
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X20_Y6_N4
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X18_Y6_N8
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1)) # (\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\ & (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X18_Y6_N9
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X19_Y6_N2
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y6_N3
\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X19_Y6_N4
\GEN_MEM_MUX:33:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19\ = ((C34_reg_num[4] & (\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout\)) # (!C34_reg_num[4] & ((\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~16_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y1_N6
\GEN_MEM_MUX:33:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0\ = ((C34_reg_en & ((\GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:33:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:33:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:33:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y10_N0
\Equal0~17\ : cyclone_lcell
-- Equation(s):
-- \Equal0~17_combout\ = (\reg_addr~combout\(1) & (\Equal0~15_combout\ & ((!\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datab => \Equal0~15_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~17_combout\);

-- Location: LC_X11_Y10_N5
\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (((C35_reg_num[0])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((C35_reg_num[0] & (\addr_fx~combout\(1))) # (!C35_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~17_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0));

-- Location: LC_X11_Y10_N6
\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C35_reg_num[2])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (((!C35_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~17_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2));

-- Location: LC_X11_Y10_N4
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X10_Y10_N4
\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (((C35_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C35_reg_num[1])))
-- \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~17_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[4]~4\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1));

-- Location: LC_X11_Y10_N9
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X11_Y9_N8
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~4\,
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X11_Y9_N9
\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout\) # ((C35_reg_num[3])))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (((!C35_reg_num[3] & \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~17_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3));

-- Location: LC_X19_Y9_N6
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(0),
	datac => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X19_Y9_N5
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X11_Y9_N3
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X24_Y9_N7
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X24_Y9_N8
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X24_Y9_N4
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X24_Y9_N5
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[15]~15\,
	datac => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X10_Y10_N3
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y10_N7
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[2]~2\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X11_Y9_N6
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X11_Y9_N0
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X11_Y9_N1
\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X11_Y9_N5
\GEN_MEM_MUX:34:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19\ = ((C35_reg_num[4] & (\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout\)) # (!C35_reg_num[4] & ((\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~17_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(4));

-- Location: LC_X2_Y4_N4
\GEN_MEM_MUX:34:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0\ = ((C35_reg_en & ((\GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:34:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:34:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:34:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X10_Y10_N2
\Equal0~19\ : cyclone_lcell
-- Equation(s):
-- \Equal0~19_combout\ = (\reg_addr~combout\(1) & (\Equal0~15_combout\ & ((\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datab => \Equal0~15_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~19_combout\);

-- Location: LC_X16_Y9_N5
\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C36_reg_num[2])))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (((!C36_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~19_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2));

-- Location: LC_X12_Y12_N5
\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & (((C36_reg_num[0])))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & ((C36_reg_num[0] & (\addr_fx~combout\(1))) # (!C36_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~19_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0));

-- Location: LC_X10_Y12_N9
\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (((C36_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C36_reg_num[1])))
-- \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~19_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1));

-- Location: LC_X10_Y12_N5
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X10_Y12_N6
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[11]~11\,
	datac => \data_fx[10]~10\,
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X12_Y12_N6
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(4),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X16_Y9_N0
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X12_Y12_N0
\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & (((C36_reg_num[3]) # (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout\ & (!C36_reg_num[3])))
-- \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~19_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~5_combout\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3));

-- Location: LC_X10_Y12_N0
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X10_Y12_N1
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X12_Y12_N8
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X12_Y12_N9
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~14_combout\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X26_Y6_N8
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y6_N9
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \data_fx[15]~15\,
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X12_Y12_N3
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X22_Y12_N4
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & 
-- ((\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X22_Y12_N0
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X22_Y12_N1
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X12_Y12_N1
\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X12_Y12_N2
\GEN_MEM_MUX:35:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19\ = ((C36_reg_num[4] & ((\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout\))) # (!C36_reg_num[4] & (\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~19_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y8_N6
\GEN_MEM_MUX:35:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0\ = ((C36_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:35:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:35:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:35:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X11_Y8_N8
\Equal0~5\ : cyclone_lcell
-- Equation(s):
-- \Equal0~5_combout\ = (!\reg_addr~combout\(3) & (!\reg_addr~combout\(4) & (\reg_addr~combout\(5) & \reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(4),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~5_combout\);

-- Location: LC_X16_Y8_N2
\Equal0~8\ : cyclone_lcell
-- Equation(s):
-- \Equal0~8_combout\ = ((\Equal0~5_combout\ & (!\reg_addr~combout\(0) & !\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~5_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~8_combout\);

-- Location: LC_X16_Y8_N9
\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C37_reg_num[2])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (((!C37_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~8_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2));

-- Location: LC_X15_Y11_N0
\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & (((C37_reg_num[0])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & ((C37_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C37_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~8_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(0),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0));

-- Location: LC_X18_Y8_N7
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X16_Y8_N3
\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (((C37_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C37_reg_num[1])))
-- \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~8_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1));

-- Location: LC_X16_Y8_N4
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X15_Y11_N9
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X15_Y8_N4
\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout\) # ((C37_reg_num[3])))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (((!C37_reg_num[3] & \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~8_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3));

-- Location: LC_X18_Y8_N5
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y8_N6
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X15_Y8_N5
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y10_N0
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X15_Y10_N9
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y5_N6
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y5_N5
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X16_Y8_N5
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X3_Y10_N9
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X15_Y8_N3
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~13_combout\,
	datac => \data_fx[2]~2\,
	datad => \data_fx[3]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X15_Y8_N0
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X15_Y8_N7
\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X15_Y8_N8
\GEN_MEM_MUX:36:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19\ = ((C37_reg_num[4] & (\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout\)) # (!C37_reg_num[4] & ((\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~8_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(4));

-- Location: LC_X15_Y8_N1
\GEN_MEM_MUX:36:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0\ = ((C37_reg_en & ((\GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:36:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:36:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:36:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y7_N1
\Equal0~7\ : cyclone_lcell
-- Equation(s):
-- \Equal0~7_combout\ = ((\Equal0~5_combout\ & (!\reg_addr~combout\(1) & \reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~5_combout\,
	datac => \reg_addr~combout\(1),
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~7_combout\);

-- Location: LC_X9_Y7_N8
\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (((C38_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C38_reg_num[2])))
-- \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~7_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2));

-- Location: LC_X10_Y7_N9
\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((C38_reg_num[0])))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((C38_reg_num[0] & ((\addr_fx~combout\(1)))) # (!C38_reg_num[0] & (\addr_fx~combout\(0)))))
-- \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~7_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(0),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0));

-- Location: LC_X9_Y7_N3
\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (((C38_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C38_reg_num[1])))
-- \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~7_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1));

-- Location: LC_X10_Y7_N5
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X10_Y7_N6
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X10_Y7_N7
\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout\) # ((C38_reg_num[3])))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & (((!C38_reg_num[3] & \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~7_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3));

-- Location: LC_X18_Y7_N6
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y7_N1
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(8),
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y7_N2
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \ctl_fx~combout\(3),
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X10_Y7_N8
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y6_N3
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1)) # (\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (\data_fx[8]~8\ & (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[8]~8\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X10_Y6_N6
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y5_N8
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y5_N9
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y12_N5
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X9_Y12_N6
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X9_Y7_N9
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1) & 
-- (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~11\,
	datac => \data_fx[6]~6\,
	datad => \data_fx[7]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X10_Y7_N0
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3)) # (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout\ & (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X10_Y7_N1
\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X10_Y7_N3
\GEN_MEM_MUX:37:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19\ = ((C38_reg_num[4] & (\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout\)) # (!C38_reg_num[4] & ((\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~7_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y7_N5
\GEN_MEM_MUX:37:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0\ = ((C38_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:37:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:37:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:37:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y7_N4
\Equal0~6\ : cyclone_lcell
-- Equation(s):
-- \Equal0~6_combout\ = ((\Equal0~5_combout\ & (\reg_addr~combout\(1) & !\reg_addr~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~5_combout\,
	datac => \reg_addr~combout\(1),
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~6_combout\);

-- Location: LC_X24_Y10_N7
\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C39_reg_num[2])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (((!C39_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~6_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2));

-- Location: LC_X17_Y6_N6
\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & (((C39_reg_num[0])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((C39_reg_num[0] & (\addr_fx~combout\(1))) # (!C39_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~6_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0));

-- Location: LC_X9_Y7_N6
\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (((C39_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C39_reg_num[1])))
-- \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~6_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1));

-- Location: LC_X16_Y6_N5
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X16_Y6_N6
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[11]~11\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X24_Y10_N8
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X17_Y6_N2
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X17_Y6_N3
\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout\) # ((C39_reg_num[3])))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & (((!C39_reg_num[3] & \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~6_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~3_combout\,
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3));

-- Location: LC_X25_Y6_N1
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\) # ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & (((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & 
-- \data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[14]~14\,
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X25_Y6_N2
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X17_Y6_N9
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X16_Y6_N1
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X16_Y6_N2
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X17_Y6_N7
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3)) # ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X17_Y6_N8
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X18_Y7_N8
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & 
-- (\ctl_fx~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y7_N3
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y7_N4
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \ctl_fx~combout\(3),
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X17_Y6_N0
\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout\) # ((!\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\ & 
-- (((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout\ & \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~6\,
	datac => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X17_Y6_N5
\GEN_MEM_MUX:38:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19\ = ((C39_reg_num[4] & ((\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout\))) # (!C39_reg_num[4] & (\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~6_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(4));

-- Location: LC_X9_Y7_N0
\GEN_MEM_MUX:38:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0\ = ((C39_reg_en & ((GLOBAL(\data_dir~combout\)) # (\GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \data_dir~combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_MEM_MUX:38:MEM_MUX_X|reg_num\(4),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:38:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:38:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X16_Y8_N8
\Equal0~9\ : cyclone_lcell
-- Equation(s):
-- \Equal0~9_combout\ = ((\Equal0~5_combout\ & (\reg_addr~combout\(0) & \reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~5_combout\,
	datac => \reg_addr~combout\(0),
	datad => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~9_combout\);

-- Location: LC_X18_Y8_N3
\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & (((C40_reg_num[0])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & ((C40_reg_num[0] & (\addr_fx~combout\(1))) # (!C40_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~9_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0));

-- Location: LC_X16_Y8_N0
\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C40_reg_num[2])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (((!C40_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~9_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2));

-- Location: LC_X18_Y8_N0
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & 
-- (\addr_fx~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(8),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y8_N1
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X16_Y8_N1
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X16_Y8_N6
\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C40_reg_num[1])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (((!C40_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~9_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1));

-- Location: LC_X18_Y8_N4
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X17_Y8_N3
\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout\) # ((C40_reg_num[3])))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & (((!C40_reg_num[3] & \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~9_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~3_combout\,
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3));

-- Location: LC_X18_Y8_N2
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X17_Y8_N4
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~1_combout\,
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X17_Y8_N8
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X17_Y8_N9
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X3_Y10_N2
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X12_Y8_N6
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[3]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X16_Y8_N7
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X17_Y8_N2
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~14_combout\,
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X18_Y11_N2
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X18_Y11_N1
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\ & (((\data_fx[11]~11\) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\ & 
-- (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~9_combout\,
	datab => \data_fx[10]~10\,
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X17_Y8_N5
\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X17_Y8_N6
\GEN_MEM_MUX:39:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19\ = ((C40_reg_num[4] & (\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout\)) # (!C40_reg_num[4] & ((\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~9_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(4));

-- Location: LC_X15_Y7_N8
\GEN_MEM_MUX:39:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0\ = ((C40_reg_en & ((\GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:39:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:39:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:39:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N1
\Equal0~10\ : cyclone_lcell
-- Equation(s):
-- \Equal0~10_combout\ = (!\reg_addr~combout\(4) & (\reg_addr~combout\(5) & (\reg_addr~combout\(3) & !\reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(4),
	datab => \reg_addr~combout\(5),
	datac => \reg_addr~combout\(3),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~10_combout\);

-- Location: LC_X21_Y7_N3
\Equal0~13\ : cyclone_lcell
-- Equation(s):
-- \Equal0~13_combout\ = (!\reg_addr~combout\(0) & (\Equal0~10_combout\ & (!\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datab => \Equal0~10_combout\,
	datac => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~13_combout\);

-- Location: LC_X22_Y7_N9
\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & (((C41_reg_num[0])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((C41_reg_num[0] & (\addr_fx~combout\(1))) # (!C41_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~13_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0));

-- Location: LC_X22_Y7_N2
\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C41_reg_num[2])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (((!C41_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~13_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y7_N7
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X19_Y7_N8
\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C41_reg_num[1])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (((!C41_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~13_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y7_N6
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(5),
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X22_Y7_N4
\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout\) # ((C41_reg_num[3])))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (((!C41_reg_num[3] & \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~13_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~3_combout\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3));

-- Location: LC_X19_Y7_N2
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(8),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X19_Y7_N3
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X22_Y7_N3
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)) # ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & 
-- \ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y7_N0
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X19_Y5_N5
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X19_Y5_N6
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X26_Y6_N3
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y6_N4
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X19_Y7_N9
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \data_fx[7]~7\,
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X3_Y10_N3
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X3_Y10_N5
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[2]~2\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X19_Y7_N6
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X19_Y7_N4
\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X19_Y7_N5
\GEN_MEM_MUX:40:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19\ = ((C41_reg_num[4] & (\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout\)) # (!C41_reg_num[4] & ((\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~13_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(4));

-- Location: LC_X18_Y4_N6
\GEN_MEM_MUX:40:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0\ = ((C41_reg_en & ((\GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:40:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:40:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:40:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N8
\Equal0~11\ : cyclone_lcell
-- Equation(s):
-- \Equal0~11_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~10_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~10_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~11_combout\);

-- Location: LC_X25_Y13_N4
\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C42_reg_num[2])))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (((!C42_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~11_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y8_N9
\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & (((C42_reg_num[0])))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & ((C42_reg_num[0] & (\addr_fx~combout\(1))) # (!C42_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~11_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0));

-- Location: LC_X21_Y7_N6
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & 
-- (\ctl_fx~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(1),
	datad => \ctl_fx~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y7_N1
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8) & 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(8),
	datac => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X21_Y7_N2
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(4),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X20_Y8_N8
\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (((C42_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C42_reg_num[1])))
-- \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~11_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1));

-- Location: LC_X21_Y8_N8
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X25_Y13_N5
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y8_N4
\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (((C42_reg_num[3]) # (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout\ & (!C42_reg_num[3])))
-- \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~11_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3));

-- Location: LC_X21_Y8_N5
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y8_N3
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X20_Y8_N1
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[15]~15\,
	datac => \data_fx[13]~13\,
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y8_N9
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1)) # ((\data_fx[9]~9\)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (\data_fx[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[8]~8\,
	datad => \data_fx[9]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y8_N4
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\ & (((\data_fx[11]~11\)) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\ & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & 
-- ((\data_fx[10]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~9_combout\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[11]~11\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X16_Y10_N5
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X20_Y8_N0
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[3]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y8_N1
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\ & (((\data_fx[7]~7\)) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1)))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\ & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1) & ((\data_fx[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~11\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X21_Y8_N2
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & 
-- ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout\))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y8_N3
\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~17_combout\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y8_N6
\GEN_MEM_MUX:41:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19\ = ((C42_reg_num[4] & (\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout\)) # (!C42_reg_num[4] & ((\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~11_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(4));

-- Location: LC_X19_Y4_N8
\GEN_MEM_MUX:41:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0\ = ((C42_reg_en & ((\GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:41:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:41:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:41:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X21_Y7_N9
\Equal0~12\ : cyclone_lcell
-- Equation(s):
-- \Equal0~12_combout\ = (!\reg_addr~combout\(0) & (\Equal0~10_combout\ & (\reg_addr~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(0),
	datab => \Equal0~10_combout\,
	datac => \reg_addr~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~12_combout\);

-- Location: LC_X20_Y5_N5
\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C43_reg_num[2])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (((!C43_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~12_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y4_N5
\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & (((C43_reg_num[0])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & ((C43_reg_num[0] & (\addr_fx~combout\(1))) # (!C43_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~12_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y5_N3
\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C43_reg_num[1])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (((!C43_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~12_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1));

-- Location: LC_X20_Y5_N6
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(7),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y4_N1
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)) # ((!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\ & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~4\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X21_Y4_N6
\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout\) # ((C43_reg_num[3])))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (((!C43_reg_num[3] & \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~12_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3));

-- Location: LC_X21_Y5_N8
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(2))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & 
-- ((\ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X18_Y7_N5
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X18_Y7_N7
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y4_N7
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~1_combout\,
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y8_N5
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X20_Y8_N2
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[15]~15\,
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X25_Y9_N0
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y9_N3
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X20_Y5_N4
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X20_Y8_N6
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X20_Y8_N7
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y4_N2
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~12_combout\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(2),
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y4_N3
\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y4_N9
\GEN_MEM_MUX:42:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19\ = ((C43_reg_num[4] & (\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout\)) # (!C43_reg_num[4] & ((\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~12_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(4));

-- Location: LC_X21_Y4_N0
\GEN_MEM_MUX:42:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0\ = ((C43_reg_en & ((\GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:42:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:42:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:42:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X24_Y7_N6
\Equal0~14\ : cyclone_lcell
-- Equation(s):
-- \Equal0~14_combout\ = (\reg_addr~combout\(1) & (((\Equal0~10_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~10_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~14_combout\);

-- Location: LC_X23_Y12_N4
\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C44_reg_num[2])))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (((!C44_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~14_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2));

-- Location: LC_X23_Y12_N9
\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (((C44_reg_num[0])))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((C44_reg_num[0] & (\addr_fx~combout\(1))) # (!C44_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~14_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0));

-- Location: LC_X22_Y11_N4
\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (((C44_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C44_reg_num[1])))
-- \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~14_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1));

-- Location: LC_X23_Y12_N8
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(4),
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X23_Y12_N5
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X23_Y12_N6
\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & (((C44_reg_num[3]) # (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout\ & (!C44_reg_num[3])))
-- \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~14_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3));

-- Location: LC_X22_Y10_N8
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & 
-- (\data_fx[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y10_N4
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[15]~15\)) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[13]~13\))))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[15]~15\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[13]~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X22_Y11_N6
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & 
-- (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~11\,
	datac => \data_fx[7]~7\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X22_Y11_N0
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & 
-- \data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[1]~1\,
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X22_Y11_N1
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[3]~3\,
	datac => \data_fx[2]~2\,
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X22_Y11_N7
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & 
-- (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) & \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~12_combout\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X22_Y12_N9
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X22_Y11_N2
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y11_N3
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~15_combout\,
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X22_Y12_N3
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X22_Y12_N7
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~0_combout\,
	datac => \ctl_fx~combout\(4),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X22_Y12_N2
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X22_Y12_N6
\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~1_combout\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X22_Y11_N5
\GEN_MEM_MUX:43:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19\ = ((C44_reg_num[4] & ((\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout\))) # (!C44_reg_num[4] & (\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~14_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(4));

-- Location: LC_X19_Y1_N2
\GEN_MEM_MUX:43:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0\ = ((C44_reg_en & ((\GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:43:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:43:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:43:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X23_Y5_N7
\Equal0~20\ : cyclone_lcell
-- Equation(s):
-- \Equal0~20_combout\ = (!\reg_addr~combout\(4) & (\reg_addr~combout\(3) & (\reg_addr~combout\(5) & \reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(4),
	datab => \reg_addr~combout\(3),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~20_combout\);

-- Location: LC_X23_Y5_N5
\Equal0~23\ : cyclone_lcell
-- Equation(s):
-- \Equal0~23_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~20_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~20_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~23_combout\);

-- Location: LC_X21_Y6_N4
\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & (((C45_reg_num[0])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & ((C45_reg_num[0] & (\addr_fx~combout\(1))) # (!C45_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~23_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0));

-- Location: LC_X24_Y6_N8
\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C45_reg_num[2])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((!C45_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~23_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2));

-- Location: LC_X21_Y5_N5
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2)) # (\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(8) & 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(8),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X21_Y5_N1
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~0_combout\,
	datac => \ctl_fx~combout\(4),
	datad => \ctl_fx~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X16_Y6_N4
\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C45_reg_num[1])))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((!C45_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~23_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1));

-- Location: LC_X21_Y6_N5
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(4)))))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(5),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~4\,
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X24_Y6_N2
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~2\,
	datad => \addr_fx~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X21_Y6_N3
\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (((C45_reg_num[3]) # (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout\ & (!C45_reg_num[3])))
-- \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~23_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3));

-- Location: LC_X21_Y6_N2
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((\ctl_fx~combout\(2)) # (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- ((!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X21_Y6_N0
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~1_combout\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X16_Y6_N3
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\data_fx[9]~9\) # ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & \data_fx[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[9]~9\,
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X16_Y6_N0
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[11]~11\)) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[10]~10\))))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[11]~11\,
	datad => \data_fx[10]~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X22_Y8_N8
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (\data_fx[14]~14\)) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & ((\data_fx[12]~12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[14]~14\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y8_N3
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[13]~13\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X16_Y6_N9
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[7]~7\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X16_Y6_N7
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & (\data_fx[1]~1\)) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0) & ((\data_fx[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[1]~1\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X16_Y6_N8
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \data_fx[2]~2\,
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X21_Y6_N7
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout\) # ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3))))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2) & 
-- (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout\ & !\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~12_combout\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~14_combout\,
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X21_Y6_N8
\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(3),
	datac => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X21_Y6_N9
\GEN_MEM_MUX:44:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19\ = ((C45_reg_num[4] & (\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout\)) # (!C45_reg_num[4] & ((\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~23_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(4));

-- Location: LC_X20_Y1_N5
\GEN_MEM_MUX:44:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0\ = ((C45_reg_en & ((\GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:44:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:44:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:44:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X23_Y5_N8
\Equal0~22\ : cyclone_lcell
-- Equation(s):
-- \Equal0~22_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~20_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~20_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~22_combout\);

-- Location: LC_X23_Y5_N3
\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (((C46_reg_num[2]) # (\addr_fx~combout\(3))))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\addr_fx~combout\(2) & (!C46_reg_num[2])))
-- \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~22_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(2),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(3),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2));

-- Location: LC_X22_Y6_N9
\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\ = (C46_reg_num[0] & (((\addr_fx~combout\(1)) # (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2))))) # (!C46_reg_num[0] & (\addr_fx~combout\(0) & ((!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2)))))
-- \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~22_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(0),
	datab => \addr_fx~combout\(1),
	datac => \reg_data~combout\(0),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0));

-- Location: LC_X20_Y6_N8
\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C46_reg_num[1])))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (((!C46_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~22_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[5]~5\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1));

-- Location: LC_X22_Y6_N3
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\ & (((\addr_fx~combout\(5))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2)))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\ & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~4\,
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \addr_fx~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X23_Y5_N4
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(7))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(6)))))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(7),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(6),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X22_Y6_N1
\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (((C46_reg_num[3]) # (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout\ & (!C46_reg_num[3])))
-- \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~22_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3));

-- Location: LC_X21_Y9_N6
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(0))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X21_Y9_N7
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(4))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(3)))))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(4),
	datac => \ctl_fx~combout\(3),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X21_Y9_N5
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(2))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X22_Y6_N2
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\ & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\ & 
-- (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout\)))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~7_combout\,
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X20_Y6_N5
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X20_Y6_N6
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[10]~10\,
	datab => \data_fx[11]~11\,
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X18_Y6_N0
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[12]~12\,
	datad => \data_fx[14]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X18_Y6_N4
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~16_combout\,
	datac => \data_fx[13]~13\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X20_Y6_N9
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[6]~6\,
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X3_Y10_N7
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[0]~0\,
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X22_Y6_N5
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X22_Y6_N6
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout\)) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~12_combout\,
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X22_Y6_N7
\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~10_combout\,
	datac => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~17_combout\,
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X22_Y6_N8
\GEN_MEM_MUX:45:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19\ = ((C46_reg_num[4] & (\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout\)) # (!C46_reg_num[4] & ((\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~22_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(4));

-- Location: LC_X22_Y4_N1
\GEN_MEM_MUX:45:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0\ = ((C46_reg_en & ((\GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:45:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:45:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:45:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X23_Y5_N9
\Equal0~21\ : cyclone_lcell
-- Equation(s):
-- \Equal0~21_combout\ = (\reg_addr~combout\(1) & (((\Equal0~20_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~20_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~21_combout\);

-- Location: LC_X24_Y8_N8
\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C47_reg_num[2])))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (((!C47_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~21_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datab => \addr_fx~combout\(3),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2));

-- Location: LC_X24_Y8_N6
\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & (((C47_reg_num[0])))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & ((C47_reg_num[0] & (\addr_fx~combout\(1))) # (!C47_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~21_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0));

-- Location: LC_X23_Y8_N2
\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (((C47_reg_num[1]) # (\data_fx[5]~5\)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (\data_fx[4]~4\ & (!C47_reg_num[1])))
-- \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~21_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[4]~4\,
	datac => \reg_data~combout\(1),
	datad => \data_fx[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1));

-- Location: LC_X24_Y8_N5
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X24_Y8_N9
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datab => \addr_fx~combout\(6),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X23_Y8_N9
\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (((C47_reg_num[3]) # (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout\)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout\ & (!C47_reg_num[3])))
-- \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~21_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~5_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3));

-- Location: LC_X23_Y10_N1
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\data_fx[14]~14\) # ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (((!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & 
-- \data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[14]~14\,
	datac => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X22_Y8_N9
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datab => \data_fx[13]~13\,
	datac => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~16_combout\,
	datad => \data_fx[15]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X25_Y8_N5
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[9]~9\,
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X25_Y8_N7
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~9_combout\,
	datac => \data_fx[10]~10\,
	datad => \data_fx[11]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X16_Y10_N0
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & ((\data_fx[1]~1\))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (\data_fx[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X16_Y10_N6
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[3]~3\))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[2]~2\)))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[2]~2\,
	datac => \data_fx[3]~3\,
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X23_Y8_N3
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\ & ((\data_fx[7]~7\))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\ & (\data_fx[6]~6\)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[6]~6\,
	datac => \data_fx[7]~7\,
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X23_Y8_N4
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3)) # (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout\ & (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~14_combout\,
	datac => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X23_Y8_N5
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\ & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout\)) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\ & 
-- ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout\))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~10_combout\,
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X23_Y8_N8
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (((\ctl_fx~combout\(2)) # (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (\ctl_fx~combout\(1) & 
-- ((!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(1),
	datac => \ctl_fx~combout\(2),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X23_Y10_N0
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2)) # ((\ctl_fx~combout\(0))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & 
-- ((\addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(0),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X23_Y10_N6
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X23_Y8_N6
\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(3),
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~7_combout\,
	datac => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~6\,
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X23_Y8_N7
\GEN_MEM_MUX:46:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19\ = ((C47_reg_num[4] & ((\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout\))) # (!C47_reg_num[4] & (\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout\)))
-- \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~21_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~18_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(4));

-- Location: LC_X23_Y5_N6
\GEN_MEM_MUX:46:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0\ = ((C47_reg_en & ((\GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:46:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:46:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:46:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X23_Y5_N2
\Equal0~24\ : cyclone_lcell
-- Equation(s):
-- \Equal0~24_combout\ = (\reg_addr~combout\(1) & (((\Equal0~20_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~20_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~24_combout\);

-- Location: LC_X24_Y11_N8
\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\addr_fx~combout\(3)) # ((C48_reg_num[2])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (((!C48_reg_num[2] & \addr_fx~combout\(2)))))
-- \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~24_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(3),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(2),
	datad => \addr_fx~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2));

-- Location: LC_X24_Y11_N4
\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & (((C48_reg_num[0])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & ((C48_reg_num[0] & (\addr_fx~combout\(1))) # (!C48_reg_num[0] & ((\addr_fx~combout\(0))))))
-- \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~24_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \addr_fx~combout\(1),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(0),
	datad => \addr_fx~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0));

-- Location: LC_X23_Y11_N1
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(2)) # ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & 
-- \ctl_fx~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datab => \ctl_fx~combout\(2),
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datad => \ctl_fx~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout\);

-- Location: LC_X23_Y11_N3
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\ctl_fx~combout\(0)) # ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (((!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & 
-- \addr_fx~combout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(0),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datad => \addr_fx~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\);

-- Location: LC_X23_Y11_N4
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\ & ((\ctl_fx~combout\(4)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\ & (\ctl_fx~combout\(3))))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctl_fx~combout\(3),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datac => \ctl_fx~combout\(4),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout\);

-- Location: LC_X24_Y11_N9
\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\data_fx[5]~5\) # ((C48_reg_num[1])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (((!C48_reg_num[1] & \data_fx[4]~4\))))
-- \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~24_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \data_fx[5]~5\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \data_fx[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1));

-- Location: LC_X24_Y11_N0
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\ & ((\addr_fx~combout\(7)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\ & (\addr_fx~combout\(6))))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(6),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(7),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout\);

-- Location: LC_X24_Y11_N5
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\ & ((\addr_fx~combout\(5)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\ & (\addr_fx~combout\(4))))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \addr_fx~combout\(4),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datac => \addr_fx~combout\(5),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout\);

-- Location: LC_X24_Y11_N6
\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout\) # ((C48_reg_num[3])))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (((!C48_reg_num[3] & \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout\))))
-- \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3) = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~24_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~3_combout\,
	datac => \reg_data~combout\(3),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~5_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3));

-- Location: LC_X23_Y11_N5
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\ & (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout\)) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\ & 
-- ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout\))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~7_combout\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~1_combout\,
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout\);

-- Location: LC_X26_Y10_N8
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (\data_fx[9]~9\)) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\data_fx[8]~8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[9]~9\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datad => \data_fx[8]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\);

-- Location: LC_X26_Y10_N9
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\ & ((\data_fx[11]~11\))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\ & (\data_fx[10]~10\)))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[10]~10\,
	datac => \data_fx[11]~11\,
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout\);

-- Location: LC_X26_Y10_N1
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0)) # ((\data_fx[14]~14\)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & 
-- ((\data_fx[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datac => \data_fx[14]~14\,
	datad => \data_fx[12]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\);

-- Location: LC_X26_Y10_N2
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\ & ((\data_fx[15]~15\))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\ & (\data_fx[13]~13\)))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[13]~13\,
	datab => \data_fx[15]~15\,
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout\);

-- Location: LC_X23_Y11_N2
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1)) # ((\data_fx[1]~1\)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0) & (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (\data_fx[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(0),
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datac => \data_fx[0]~0\,
	datad => \data_fx[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\);

-- Location: LC_X23_Y11_N7
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\ & (\data_fx[3]~3\)) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\ & ((\data_fx[2]~2\))))) # 
-- (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_fx[3]~3\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~13_combout\,
	datad => \data_fx[2]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout\);

-- Location: LC_X24_Y11_N3
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\ & (\data_fx[7]~7\)) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\ & ((\data_fx[6]~6\))))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1) & 
-- (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(1),
	datab => \data_fx[7]~7\,
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~11\,
	datad => \data_fx[6]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout\);

-- Location: LC_X23_Y11_N0
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & (((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3)) # (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout\)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2) & 
-- (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout\ & (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~14_combout\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(2),
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\);

-- Location: LC_X23_Y11_N6
\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout\ = (\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3) & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\ & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout\))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\ & 
-- (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout\)))) # (!\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3) & (((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~10_combout\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~17_combout\,
	datac => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(3),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout\);

-- Location: LC_X23_Y11_N9
\GEN_MEM_MUX:47:MEM_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19\ = ((C48_reg_num[4] & (\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout\)) # (!C48_reg_num[4] & ((\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout\))))
-- \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(4) = DFFEAS(\GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~24_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~8_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~18_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|Mux0~19\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(4));

-- Location: LC_X25_Y6_N4
\GEN_MEM_MUX:47:MEM_MUX_X|reg_en\ : cyclone_lcell
-- Equation(s):
-- \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0\ = ((C48_reg_en & ((\GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(4)) # (GLOBAL(\data_dir~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	datab => \GEN_MEM_MUX:47:MEM_MUX_X|reg_num\(4),
	datac => \reg_data~combout\(5),
	datad => \data_dir~combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_MEM_MUX:47:MEM_MUX_X|mem_mux_oe~0\,
	regout => \GEN_MEM_MUX:47:MEM_MUX_X|reg_en~regout\);

-- Location: LC_X9_Y6_N4
\Equal0~2\ : cyclone_lcell
-- Equation(s):
-- \Equal0~2_combout\ = (!\reg_addr~combout\(3) & (\reg_addr~combout\(4) & (\reg_addr~combout\(5) & !\reg_addr~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(3),
	datab => \reg_addr~combout\(4),
	datac => \reg_addr~combout\(5),
	datad => \reg_addr~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~2_combout\);

-- Location: LC_X9_Y6_N0
\Equal0~3\ : cyclone_lcell
-- Equation(s):
-- \Equal0~3_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~2_combout\ & !\reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~2_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~3_combout\);

-- Location: LC_X6_Y1_N0
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (((D1_reg_num[1])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((D1_reg_num[1] & (\mem_pin[34]~9\)) # (!D1_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[34]~9\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \reg_data~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1));

-- Location: LC_X10_Y1_N7
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (((D1_reg_num[0]) # (\mem_pin[42]~5\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\mem_pin[40]~6\ & (!D1_reg_num[0])))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[40]~6\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(0),
	datad => \mem_pin[42]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0));

-- Location: LC_X2_Y1_N4
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1))))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & 
-- ((\mem_pin[14]~45\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[12]~46\,
	datac => \mem_pin[14]~45\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X2_Y1_N5
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[13]~44\,
	datac => \mem_pin[15]~47\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X7_Y1_N6
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[9]~33\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\mem_pin[8]~34\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[9]~33\,
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X7_Y1_N0
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\ & (((\mem_pin[11]~35\) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1))))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[10]~32\ & 
-- ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~21_combout\,
	datab => \mem_pin[10]~32\,
	datac => \mem_pin[11]~35\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X5_Y9_N8
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\mem_pin[24]~25\) # ((D1_reg_num[2])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (((!D1_reg_num[2] & \mem_pin[16]~26\))))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[24]~25\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datac => \reg_data~combout\(2),
	datad => \mem_pin[16]~26\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2));

-- Location: LC_X5_Y9_N0
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\mem_pin[21]~21\) # ((D1_reg_num[3])))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & (((!D1_reg_num[3] & \mem_pin[17]~22\))))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[21]~21\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(3),
	datad => \mem_pin[17]~22\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3));

-- Location: LC_X7_Y1_N1
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0)) # ((\mem_pin[6]~37\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (\mem_pin[4]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[4]~38\,
	datad => \mem_pin[6]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X7_Y1_N2
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[7]~39\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[5]~36\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X20_Y1_N7
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1)) # ((\mem_pin[1]~41\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[1]~41\,
	datad => \mem_pin[0]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X20_Y1_N8
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[2]~40\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[3]~43\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X7_Y1_N8
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3)) # ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~24_combout\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X7_Y1_N9
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\ & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\ & 
-- ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout\))))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~29_combout\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~22_combout\,
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X10_Y1_N5
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X10_Y1_N6
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[39]~3\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[38]~0\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[39]~3\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[38]~0\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X19_Y1_N3
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[45]~13\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\mem_pin[44]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[45]~13\,
	datad => \mem_pin[44]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X19_Y1_N4
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[47]~15\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[46]~12\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[47]~15\,
	datac => \mem_pin[46]~12\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X10_Y1_N4
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\ & (((\mem_pin[43]~7\) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0))))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\ & 
-- ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[41]~4\,
	datab => \mem_pin[43]~7\,
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~2\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X6_Y1_N1
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\ & (\mem_pin[35]~11\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\ & ((\mem_pin[33]~8\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[35]~11\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[33]~8\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X6_Y1_N4
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & 
-- (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X6_Y1_N5
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\ & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\ & 
-- (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X5_Y9_N5
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2)) # (\mem_pin[26]~17\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (\mem_pin[18]~18\ & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[18]~18\,
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datad => \mem_pin[26]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X5_Y9_N6
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[22]~16\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X7_Y1_N4
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (\mem_pin[19]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[19]~30\,
	datad => \mem_pin[23]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X7_Y1_N5
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[31]~31\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[27]~28\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X5_Y9_N9
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\ & (\mem_pin[28]~27\)) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\ & ((\mem_pin[20]~24\))))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[28]~27\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[20]~24\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X5_Y9_N2
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X5_Y9_N3
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & 
-- ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(0),
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X6_Y1_N7
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\ & ((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout\))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\ & 
-- (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~11_combout\,
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(1),
	datac => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X6_Y1_N8
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(5) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout\ & (!D1_reg_num[4]))) # (!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(5) & (((D1_reg_num[4] & 
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(5),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(4));

-- Location: LC_X6_Y1_N9
\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31\ = (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\) # ((!\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(4) & (\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout\ & !D1_reg_num[5])))
-- \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~3_combout\, \reg_data~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(4),
	datab => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31\,
	regout => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|reg_num\(5));

-- Location: LC_X9_Y6_N2
\Equal0~4\ : cyclone_lcell
-- Equation(s):
-- \Equal0~4_combout\ = (!\reg_addr~combout\(1) & (((\Equal0~2_combout\ & \reg_addr~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_addr~combout\(1),
	datac => \Equal0~2_combout\,
	datad => \reg_addr~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Equal0~4_combout\);

-- Location: LC_X15_Y1_N1
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[0]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\mem_pin[42]~5\) # ((D2_reg_num[0])))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((!D2_reg_num[0] & \mem_pin[40]~6\))))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[42]~5\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datac => \reg_data~combout\(0),
	datad => \mem_pin[40]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0));

-- Location: LC_X8_Y1_N2
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[1]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (((D2_reg_num[1])))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((D2_reg_num[1] & (\mem_pin[34]~9\)) # (!D2_reg_num[1] & ((\mem_pin[32]~10\)))))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[34]~9\,
	datac => \reg_data~combout\(1),
	datad => \mem_pin[32]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1));

-- Location: LC_X9_Y1_N8
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0))))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[9]~33\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\mem_pin[8]~34\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[9]~33\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[8]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\);

-- Location: LC_X9_Y1_N9
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\ & (\mem_pin[11]~35\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\ & ((\mem_pin[10]~32\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[11]~35\,
	datac => \mem_pin[10]~32\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout\);

-- Location: LC_X5_Y5_N8
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[2]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (((D2_reg_num[2]) # (\mem_pin[24]~25\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (\mem_pin[16]~26\ & (!D2_reg_num[2])))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[16]~26\,
	datac => \reg_data~combout\(2),
	datad => \mem_pin[24]~25\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2));

-- Location: LC_X5_Y5_N3
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[3]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (((D2_reg_num[3]) # (\mem_pin[21]~21\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (\mem_pin[17]~22\ & (!D2_reg_num[3])))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \mem_pin[17]~22\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datac => \reg_data~combout\(3),
	datad => \mem_pin[21]~21\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3));

-- Location: LC_X9_Y1_N3
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\mem_pin[14]~45\) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0))))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & 
-- (((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & \mem_pin[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[14]~45\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[12]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\);

-- Location: LC_X9_Y1_N4
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\ & ((\mem_pin[15]~47\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\ & (\mem_pin[13]~44\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[13]~44\,
	datab => \mem_pin[15]~47\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout\);

-- Location: LC_X18_Y1_N3
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & 
-- ((\mem_pin[1]~41\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (\mem_pin[0]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datac => \mem_pin[0]~42\,
	datad => \mem_pin[1]~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\);

-- Location: LC_X18_Y1_N4
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\ & ((\mem_pin[3]~43\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\ & (\mem_pin[2]~40\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[2]~40\,
	datac => \mem_pin[3]~43\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout\);

-- Location: LC_X9_Y1_N0
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\mem_pin[6]~37\) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0))))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & 
-- (((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & \mem_pin[4]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[6]~37\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\);

-- Location: LC_X9_Y1_N1
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\ & (\mem_pin[7]~39\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\ & ((\mem_pin[5]~36\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[7]~39\,
	datac => \mem_pin[5]~36\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout\);

-- Location: LC_X9_Y1_N6
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3)) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~26_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\);

-- Location: LC_X9_Y1_N5
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\ & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\ & 
-- (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~22_combout\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~29_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout\);

-- Location: LC_X11_Y1_N7
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1)) # ((\mem_pin[37]~1\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (\mem_pin[36]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datac => \mem_pin[36]~2\,
	datad => \mem_pin[37]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\);

-- Location: LC_X11_Y1_N8
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\ & ((\mem_pin[39]~3\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\ & (\mem_pin[38]~0\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[38]~0\,
	datab => \mem_pin[39]~3\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout\);

-- Location: LC_X23_Y1_N5
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0))))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & 
-- (\mem_pin[45]~13\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\mem_pin[44]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[45]~13\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datad => \mem_pin[44]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\);

-- Location: LC_X23_Y1_N8
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\ & ((\mem_pin[47]~15\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\ & (\mem_pin[46]~12\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \mem_pin[46]~12\,
	datac => \mem_pin[47]~15\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout\);

-- Location: LC_X15_Y1_N2
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\ & ((\mem_pin[43]~7\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\ & (\mem_pin[41]~4\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[41]~4\,
	datac => \mem_pin[43]~7\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout\);

-- Location: LC_X8_Y1_N3
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\ & (\mem_pin[35]~11\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\ & ((\mem_pin[33]~8\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \mem_pin[35]~11\,
	datac => \mem_pin[33]~8\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout\);

-- Location: LC_X8_Y1_N5
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & 
-- (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~3_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\);

-- Location: LC_X8_Y1_N0
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\ & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\ & 
-- (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~1_combout\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~8_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout\);

-- Location: LC_X5_Y5_N6
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\mem_pin[26]~17\) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2))))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (((\mem_pin[18]~18\ & 
-- !\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[26]~17\,
	datac => \mem_pin[18]~18\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\);

-- Location: LC_X5_Y5_N7
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\ & (\mem_pin[30]~19\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\ & ((\mem_pin[22]~16\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[30]~19\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[22]~16\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout\);

-- Location: LC_X9_Y9_N7
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3)) # ((\mem_pin[23]~29\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\mem_pin[19]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datac => \mem_pin[23]~29\,
	datad => \mem_pin[19]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\);

-- Location: LC_X9_Y1_N7
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\ & (\mem_pin[31]~31\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\ & ((\mem_pin[27]~28\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[31]~31\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~17_combout\,
	datad => \mem_pin[27]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout\);

-- Location: LC_X5_Y5_N9
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\ & (\mem_pin[28]~27\)) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\ & ((\mem_pin[20]~24\))))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mem_pin[28]~27\,
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(2),
	datac => \mem_pin[20]~24\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout\);

-- Location: LC_X5_Y5_N0
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\ & ((\mem_pin[29]~23\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\ & (\mem_pin[25]~20\)))) # 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(3),
	datab => \mem_pin[25]~20\,
	datac => \mem_pin[29]~23\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout\);

-- Location: LC_X5_Y5_N1
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1)) # ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0) & 
-- (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(0),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~15_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\);

-- Location: LC_X8_Y1_N7
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\ & ((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout\))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\ & 
-- (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout\)))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1) & (((\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(1),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~11_combout\,
	datac => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~18_combout\,
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout\);

-- Location: LC_X8_Y1_N8
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[4]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(5) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout\ & (!D2_reg_num[4]))) # (!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(5) & (((D2_reg_num[4] & 
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout\))))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(4) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5808",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(5),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~9_combout\,
	datac => \reg_data~combout\(4),
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(4));

-- Location: LC_X8_Y1_N9
\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num[5]\ : cyclone_lcell
-- Equation(s):
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31\ = (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\) # ((!\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(4) & (\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout\ & !D2_reg_num[5])))
-- \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(5) = DFFEAS(\GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31\, GLOBAL(\reg_wr~combout\), VCC, , \Equal0~4_combout\, \reg_data~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \reg_wr~combout\,
	dataa => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(4),
	datab => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~30_combout\,
	datac => \reg_data~combout\(5),
	datad => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31\,
	regout => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|reg_num\(5));

-- Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: JTAG_X1_Y6_N1
altera_internal_jtag : cyclone_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LC_X22_Y2_N5
\auto_hub|shadow_jsm|state[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|node_ena_proc~0\,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LC_X22_Y2_N0
\auto_hub|shadow_jsm|state[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LC_X22_Y2_N1
\auto_hub|shadow_jsm|state[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(11),
	datac => \auto_hub|shadow_jsm|state\(14),
	datad => \auto_hub|shadow_jsm|state\(10),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LC_X22_Y3_N6
\auto_hub|shadow_jsm|state[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LC_X22_Y2_N6
\auto_hub|shadow_jsm|state[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LC_X22_Y2_N8
\auto_hub|shadow_jsm|state[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LC_X22_Y2_N7
\auto_hub|shadow_jsm|state[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(12),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|virtual_ir_dr_scan_proc~0\,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LC_X26_Y1_N9
\auto_hub|shadow_jsm|state[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefe",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LC_X26_Y1_N2
\auto_hub|shadow_jsm|state[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LC_X26_Y1_N4
\auto_hub|shadow_jsm|state[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|shadow_jsm|state\(6),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LC_X26_Y1_N0
\auto_hub|shadow_jsm|state[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(6),
	datad => \altera_internal_jtag~TMSUTAP\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LC_X26_Y1_N1
\auto_hub|shadow_jsm|state[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a8a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irf_proc~0\,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LC_X23_Y2_N2
\auto_hub|shadow_jsm|tms_cnt[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LC_X23_Y2_N4
\auto_hub|shadow_jsm|tms_cnt[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LC_X23_Y2_N6
\auto_hub|shadow_jsm|tms_cnt[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \auto_hub|shadow_jsm|tms_cnt\(2),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LC_X22_Y2_N4
\auto_hub|shadow_jsm|state[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3373",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|state\(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: LC_X22_Y2_N9
\auto_hub|shadow_jsm|state[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffb",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|shadow_jsm|state\(0),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(8),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LC_X23_Y2_N1
\auto_hub|shadow_jsm|state[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(1),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LC_X23_Y2_N7
\auto_hub|shadow_jsm|state[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LC_X22_Y1_N2
\auto_hub|jtag_ir_reg[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LC_X22_Y1_N7
\auto_hub|jtag_ir_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_ir_reg\(7),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LC_X22_Y1_N8
\auto_hub|jtag_ir_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_ir_reg\(9),
	datab => \auto_hub|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(6),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal0~0\,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LC_X22_Y1_N3
\auto_hub|jtag_ir_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_ir_reg\(8),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LC_X22_Y1_N1
\auto_hub|jtag_ir_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_ir_reg\(6),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LC_X22_Y1_N6
\auto_hub|jtag_ir_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_ir_reg\(5),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LC_X22_Y1_N4
\auto_hub|jtag_ir_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_ir_reg\(5),
	datab => \auto_hub|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_ir_reg\(4),
	datad => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal0~1\,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LC_X22_Y1_N0
\auto_hub|jtag_ir_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_ir_reg\(3),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LC_X22_Y1_N9
\auto_hub|jtag_ir_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_ir_reg\(2),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LC_X22_Y1_N5
\auto_hub|jtag_ir_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_ir_reg\(1),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LC_X23_Y1_N9
\auto_hub|virtual_ir_scan_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|Equal0~0\,
	datab => \auto_hub|Equal0~1\,
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_ir_reg\(1),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LC_X26_Y1_N5
\auto_hub|node_ena~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LC_X23_Y1_N0
\auto_hub|virtual_dr_scan_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|Equal0~0\,
	datab => \auto_hub|Equal0~1\,
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_ir_reg\(1),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LC_X23_Y1_N4
\auto_hub|node_ena~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LC_X26_Y3_N2
\~QIC_CREATED_GND~I\ : cyclone_lcell
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LC_X26_Y1_N3
\auto_hub|shadow_irf_reg[1][7]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|irf_proc~0\,
	datad => \auto_hub|shadow_jsm|state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|shadow_irf_reg[1][7]~0_combout\);

-- Location: LC_X25_Y2_N2
\auto_hub|shadow_irf_reg[1][7]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|shadow_irf_reg[1][7]~1_combout\);

-- Location: LC_X25_Y2_N3
\auto_hub|shadow_irf_reg[1][7]~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][7]~0_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_irf_reg[1][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|shadow_irf_reg[1][7]~3_combout\);

-- Location: LC_X25_Y2_N6
\auto_hub|shadow_irf_reg[1][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(0),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LC_X25_Y2_N4
\auto_hub|irf_reg[1][7]~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][7]~0_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irf_reg[1][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irf_reg[1][7]~3_combout\);

-- Location: LC_X25_Y2_N1
\auto_hub|irf_reg[1][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][3]~11_combout\,
	datab => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|shadow_irf_reg[1][0]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LC_X25_Y2_N7
\auto_hub|shadow_irf_reg[1][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LC_X25_Y2_N8
\auto_hub|Equal6~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal6~1_combout\);

-- Location: LC_X25_Y2_N9
\auto_hub|irf_reg[1][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_irf_reg[1][1]~regout\,
	datab => \auto_hub|Equal6~1_combout\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(1),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LC_X26_Y1_N6
\auto_hub|reset_ena_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a800",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|reset_ena_reg_proc~0\,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LC_X26_Y2_N0
\auto_hub|hub_mode_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|Equal6~2_combout\,
	datab => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|reset_ena_reg_proc~0\,
	datad => \auto_hub|irsr_reg\(8),
	aclr => \auto_hub|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LC_X24_Y2_N3
\auto_hub|shadow_irf_reg[1][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irf_reg[1][4]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][4]~regout\);

-- Location: LC_X24_Y2_N5
\auto_hub|irf_reg[1][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|shadow_irf_reg[1][4]~regout\,
	datad => \auto_hub|irf_reg[1][3]~11_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][4]~regout\);

-- Location: LC_X24_Y2_N9
\auto_hub|shadow_irf_reg[1][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][5]~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(5),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][5]~regout\);

-- Location: LC_X24_Y2_N6
\auto_hub|irf_reg[1][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|shadow_irf_reg[1][5]~regout\,
	datad => \auto_hub|irf_reg[1][3]~11_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][5]~regout\);

-- Location: LC_X24_Y2_N8
\auto_hub|shadow_irf_reg[1][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(7),
	datad => \auto_hub|irf_reg[1][7]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][7]~regout\);

-- Location: LC_X24_Y2_N0
\auto_hub|irf_reg[1][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|irsr_reg\(7),
	datac => \auto_hub|shadow_irf_reg[1][7]~regout\,
	datad => \auto_hub|irf_reg[1][3]~11_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][7]~regout\);

-- Location: LC_X24_Y3_N2
\auto_hub|irsr_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irf_reg[1][7]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(7));

-- Location: LC_X24_Y2_N2
\auto_hub|shadow_irf_reg[1][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][6]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][6]~regout\);

-- Location: LC_X24_Y2_N7
\auto_hub|irf_reg[1][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|shadow_irf_reg[1][6]~regout\,
	datad => \auto_hub|irf_reg[1][3]~11_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][6]~regout\);

-- Location: LC_X24_Y3_N4
\auto_hub|irsr_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(7),
	datad => \auto_hub|irf_reg[1][6]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(6));

-- Location: LC_X24_Y3_N6
\auto_hub|irsr_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][5]~regout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(5));

-- Location: LC_X24_Y3_N0
\auto_hub|irsr_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|irf_reg[1][4]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(5),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LC_X24_Y2_N4
\auto_hub|shadow_irf_reg[1][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(3),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LC_X24_Y2_N1
\auto_hub|irf_reg[1][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|irf_reg[1][3]~11_combout\,
	datac => \auto_hub|shadow_irf_reg[1][3]~regout\,
	datad => \auto_hub|irsr_reg\(3),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LC_X25_Y3_N7
\auto_hub|irsr_reg[3]~22\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[7]~14_combout\,
	datab => \auto_hub|irf_reg[1][3]~regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[3]~22_combout\);

-- Location: LC_X26_Y3_N4
\auto_hub|irsr_reg[3]~9\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0353",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: LC_X26_Y3_N7
\auto_hub|irsr_reg[3]~24\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg[3]~9_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|irsr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[3]~24_combout\);

-- Location: LC_X26_Y3_N5
\auto_hub|irsr_reg[7]~13\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[7]~13_combout\);

-- Location: LC_X26_Y3_N6
\auto_hub|irsr_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irsr_reg[3]~22_combout\,
	datac => \auto_hub|irsr_reg[3]~24_combout\,
	datad => \auto_hub|irsr_reg[7]~13_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LC_X26_Y3_N1
\auto_hub|irsr_reg[7]~14\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[7]~14_combout\);

-- Location: LC_X26_Y3_N8
\auto_hub|irsr_reg[7]~23\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[7]~14_combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irsr_reg[7]~23_combout\);

-- Location: LC_X24_Y3_N5
\auto_hub|irsr_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LC_X24_Y3_N3
\auto_hub|irsr_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LC_X26_Y2_N7
\auto_hub|Equal6~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal6~3_combout\);

-- Location: LC_X26_Y2_N1
\auto_hub|hub_mode_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|Equal6~3_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	sclr => \auto_hub|irsr_reg\(8),
	ena => \auto_hub|reset_ena_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LC_X23_Y2_N9
\auto_hub|clr_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(1),
	datac => \auto_hub|hub_mode_reg\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: LC_X26_Y3_N3
\auto_hub|irsr_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \auto_hub|irsr_reg\(8),
	aclr => \auto_hub|clr_reg~regout\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(8));

-- Location: LC_X24_Y3_N1
\auto_hub|irf_reg[1][3]~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(8),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|irf_reg[1][3]~11_combout\);

-- Location: LC_X25_Y2_N5
\auto_hub|shadow_irf_reg[1][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irf_reg[1][2]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|shadow_irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LC_X25_Y2_N0
\auto_hub|irf_reg[1][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|irf_reg[1][3]~11_combout\,
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|shadow_irf_reg[1][2]~regout\,
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irf_reg[1][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LC_X24_Y3_N9
\auto_hub|irsr_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][2]~regout\,
	datad => \auto_hub|irsr_reg\(3),
	aclr => \auto_hub|clr_reg~regout\,
	ena => \auto_hub|irsr_reg[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LC_X26_Y2_N6
\auto_hub|Equal6~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal6~2_combout\);

-- Location: LC_X26_Y2_N4
\auto_hub|Equal6~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LC_X26_Y2_N5
\auto_hub|hub_mode_reg[1]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal6~2_combout\,
	datab => \auto_hub|reset_ena_reg_proc~0\,
	datac => \auto_hub|Equal6~0_combout\,
	datad => \auto_hub|irsr_reg\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LC_X26_Y2_N8
\auto_hub|hub_mode_reg[1]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LC_X26_Y2_N9
\auto_hub|hub_mode_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eea2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|Equal6~3_combout\,
	datad => \auto_hub|hub_mode_reg[1]~0_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LC_X26_Y3_N9
\auto_hub|node_ena~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|node_ena~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LC_X22_Y2_N2
\auto_hub|node_ena[1]~reg0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|node_ena~2_combout\,
	datac => \auto_hub|node_ena_proc~0\,
	datad => \auto_hub|node_ena~1_combout\,
	aclr => \auto_hub|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LC_X25_Y3_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|irf_reg[1][7]~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

-- Location: LC_X21_Y4_N8
\auto_signaltap_0|~GND\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LC_X26_Y4_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\);

-- Location: LC_X26_Y4_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\);

-- Location: LC_X26_Y4_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\);

-- Location: LC_X26_Y4_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT\);

-- Location: LC_X26_Y4_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\);

-- Location: LC_X26_Y4_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_bit\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella3~COUT\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|modulus_trigger\);

-- Location: LC_X26_Y4_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LC_X25_Y4_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\);

-- Location: LC_X23_Y3_N5
\auto_signaltap_0|sld_signaltap_body|reset_all\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datac => \auto_hub|clr_reg~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\);

-- Location: LC_X25_Y3_N8
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: LC_X6_Y9_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LC_X6_Y9_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LC_X6_Y9_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LC_X6_Y9_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LC_X6_Y9_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LC_X6_Y9_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LC_X6_Y9_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LC_X6_Y9_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LC_X6_Y9_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LC_X7_Y12_N8
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LC_X7_Y12_N4
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LC_X7_Y12_N9
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LC_X7_Y12_N3
\auto_signaltap_0|sld_signaltap_body|run\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_hub|irf_reg[1][1]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|run~regout\);

-- Location: LC_X7_Y12_N2
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LC_X7_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LC_X6_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\);

-- Location: LC_X12_Y7_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LC_X12_Y7_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LC_X12_Y7_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LC_X12_Y7_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LC_X6_Y9_N5
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LC_X6_Y10_N7
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LC_X6_Y10_N2
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LC_X6_Y10_N9
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LC_X6_Y10_N5
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LC_X6_Y10_N4
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LC_X6_Y10_N1
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LC_X6_Y10_N3
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LC_X20_Y2_N6
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irf_reg[1][6]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\);

-- Location: LC_X20_Y2_N0
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\);

-- Location: LC_X20_Y2_N7
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|irf_reg[1][6]~regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LC_X22_Y2_N3
\auto_signaltap_0|sld_signaltap_body|status_load_on~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\);

-- Location: LC_X7_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\);

-- Location: LC_X23_Y3_N4
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\);

-- Location: LC_X6_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\);

-- Location: LC_X5_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60\);

-- Location: LC_X5_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62\);

-- Location: LC_X5_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64\);

-- Location: LC_X5_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66\);

-- Location: LC_X5_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\);

-- Location: LC_X7_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\);

-- Location: LC_X6_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LC_X5_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68\);

-- Location: LC_X5_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37COUT1_68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70\);

-- Location: LC_X6_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LC_X5_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72\);

-- Location: LC_X6_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LC_X6_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\);

-- Location: LC_X5_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~47COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74\);

-- Location: LC_X6_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LC_X5_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\);

-- Location: LC_X6_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: LC_X6_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\);

-- Location: LC_X6_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1333",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LC_X6_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout\);

-- Location: LC_X6_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LC_X6_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LC_X6_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "008c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LC_X6_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LC_X6_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LC_X6_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\);

-- Location: LC_X7_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\);

-- Location: LC_X7_Y11_N5
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffae",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LC_X25_Y3_N5
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: LC_X20_Y2_N4
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|irf_reg[1][6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\);

-- Location: LC_X23_Y2_N0
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \altera_internal_jtag~TDIUTAP\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LC_X23_Y2_N5
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LC_X23_Y2_N8
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LC_X23_Y2_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LC_X21_Y2_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LC_X21_Y2_N4
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LC_X21_Y2_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "7070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LC_X21_Y2_N8
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "7070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: LC_X21_Y2_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "7070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LC_X21_Y2_N0
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "7700",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LC_X21_Y2_N5
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LC_X21_Y2_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LC_X7_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\);

-- Location: LC_X6_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LC_X6_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LC_X7_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\);

-- Location: LC_X23_Y3_N9
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c080",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datad => \auto_hub|irf_reg[1][2]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	regout => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LC_X21_Y2_N6
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LC_X21_Y2_N2
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LC_X20_Y2_N2
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LC_X23_Y3_N7
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LC_X20_Y2_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "30b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LC_X20_Y2_N8
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: LC_X20_Y2_N3
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LC_X20_Y2_N9
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	datac => \auto_hub|irf_reg[1][7]~regout\,
	datad => \auto_hub|irf_reg[1][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: LC_X18_Y7_N9
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "faee",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => \auto_hub|irf_reg[1][3]~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4\,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LC_X5_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54\);

-- Location: LC_X5_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~12COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56\);

-- Location: LC_X5_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~17COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58\);

-- Location: LC_X5_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~22COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60\);

-- Location: LC_X5_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~27COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\);

-- Location: LC_X5_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62\);

-- Location: LC_X5_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~37COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64\);

-- Location: LC_X5_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~42COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66\);

-- Location: LC_X5_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: LC_X5_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~32\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~2COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout\);

-- Location: LC_X6_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: LC_X6_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1248",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LC_X7_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\);

-- Location: LC_X4_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\);

-- Location: LC_X4_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54\);

-- Location: LC_X7_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LC_X4_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "004c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LC_X4_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\);

-- Location: LC_X4_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56\);

-- Location: LC_X6_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LC_X6_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\);

-- Location: LC_X4_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58\);

-- Location: LC_X4_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "002a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\);

-- Location: LC_X4_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60\);

-- Location: LC_X4_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\);

-- Location: LC_X4_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\);

-- Location: LC_X4_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62\);

-- Location: LC_X4_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\);

-- Location: LC_X4_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~32COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64\);

-- Location: LC_X4_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "002a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\);

-- Location: LC_X4_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~37COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout\,
	cout0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66\);

-- Location: LC_X4_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "002a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\);

-- Location: LC_X4_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a5a5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~42COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\);

-- Location: LC_X4_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~40_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LC_X4_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LC_X3_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LC_X7_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3130",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\);

-- Location: LC_X7_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\);

-- Location: LC_X7_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \Equal0~1_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1));

-- Location: LC_X7_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_wr~combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: LC_X7_Y9_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a\(0));

-- Location: LC_X7_Y10_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output1a\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\);

-- Location: LC_X6_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LC_X6_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LC_X5_Y11_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~30_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LC_X5_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LC_X5_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0660",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LC_X5_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LC_X5_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0660",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LC_X5_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~35_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LC_X5_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~40_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LC_X5_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1428",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LC_X5_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LC_X5_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add0~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LC_X5_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1428",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LC_X5_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\);

-- Location: LC_X4_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "002a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\);

-- Location: LC_X3_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\);

-- Location: LC_X19_Y11_N5
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LC_X23_Y3_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4440",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datad => \auto_hub|irf_reg[1][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: LC_X25_Y5_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\);

-- Location: LC_X25_Y5_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\);

-- Location: LC_X25_Y3_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datac => \auto_hub|irf_reg[1][7]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

-- Location: LC_X26_Y4_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: LC_X26_Y4_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\);

-- Location: LC_X25_Y3_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\);

-- Location: LC_X25_Y3_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_bit\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|modulus_trigger\);

-- Location: LC_X25_Y4_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LC_X24_Y5_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LC_X5_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\);

-- Location: LC_X5_Y12_N2
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LC_X25_Y5_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\);

-- Location: LC_X25_Y5_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\);

-- Location: LC_X24_Y5_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LC_X3_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\);

-- Location: LC_X4_Y10_N4
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: LC_X22_Y5_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\);

-- Location: LC_X22_Y5_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\);

-- Location: LC_X24_Y5_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LC_X11_Y6_N7
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LC_X22_Y5_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\);

-- Location: LC_X22_Y5_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\);

-- Location: LC_X23_Y4_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LC_X10_Y6_N5
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LC_X22_Y5_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\);

-- Location: LC_X22_Y5_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\);

-- Location: LC_X23_Y4_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LC_X12_Y7_N2
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LC_X22_Y5_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\);

-- Location: LC_X22_Y5_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\);

-- Location: LC_X23_Y4_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LC_X12_Y7_N6
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: LC_X24_Y4_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\);

-- Location: LC_X24_Y4_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\);

-- Location: LC_X23_Y4_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LC_X12_Y11_N0
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: LC_X24_Y4_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\);

-- Location: LC_X24_Y4_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\);

-- Location: LC_X25_Y4_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LC_X12_Y7_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LC_X24_Y4_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\);

-- Location: LC_X24_Y4_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\);

-- Location: LC_X25_Y4_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LC_X12_Y5_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: LC_X24_Y4_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\);

-- Location: LC_X24_Y4_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\);

-- Location: LC_X25_Y4_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LC_X25_Y4_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ceee",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: LC_X11_Y6_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: LC_X16_Y4_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\);

-- Location: LC_X25_Y5_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\);

-- Location: LC_X25_Y4_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LC_X25_Y4_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: LC_X25_Y4_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: LC_X25_Y4_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "acaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: LC_X23_Y4_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LC_X12_Y7_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: LC_X22_Y5_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\);

-- Location: LC_X22_Y5_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\);

-- Location: LC_X23_Y4_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LC_X23_Y4_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LC_X23_Y4_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LC_X23_Y4_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LC_X23_Y4_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LC_X24_Y5_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LC_X3_Y11_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\);

-- Location: LC_X4_Y10_N3
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: LC_X25_Y5_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\);

-- Location: LC_X25_Y5_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\);

-- Location: LC_X24_Y5_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LC_X24_Y5_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LC_X24_Y5_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LC_X3_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\);

-- Location: LC_X12_Y11_N3
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LC_X25_Y5_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\);

-- Location: LC_X25_Y5_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\);

-- Location: LC_X24_Y5_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LC_X24_Y5_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LC_X24_Y5_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LC_X3_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\);

-- Location: LC_X4_Y11_N4
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LC_X26_Y9_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\);

-- Location: LC_X26_Y9_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\);

-- Location: LC_X26_Y8_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LC_X26_Y8_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LC_X3_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\);

-- Location: LC_X4_Y11_N0
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LC_X26_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\);

-- Location: LC_X26_Y9_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\);

-- Location: LC_X26_Y8_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LC_X26_Y8_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LC_X6_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\);

-- Location: LC_X18_Y11_N4
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LC_X26_Y9_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\);

-- Location: LC_X26_Y9_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\);

-- Location: LC_X26_Y8_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LC_X26_Y8_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LC_X5_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\);

-- Location: LC_X5_Y12_N3
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LC_X26_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\);

-- Location: LC_X26_Y9_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\);

-- Location: LC_X26_Y8_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LC_X26_Y8_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LC_X7_Y11_N3
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\);

-- Location: LC_X26_Y9_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\);

-- Location: LC_X26_Y9_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	aclr => GND,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\);

-- Location: LC_X26_Y8_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\,
	aclr => GND,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LC_X26_Y8_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LC_X20_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LC_X7_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LC_X7_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|collect_data\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\);

-- Location: LC_X3_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LC_X3_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LC_X3_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LC_X3_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LC_X3_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\auto_signaltap_0|acq_clk~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_fx,
	combout => \clk_fx~combout\);

-- Location: LC_X2_Y3_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: LC_X2_Y4_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\);

-- Location: LC_X2_Y4_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\);

-- Location: LC_X2_Y4_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\);

-- Location: LC_X2_Y4_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

-- Location: LC_X25_Y3_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datac => \auto_hub|irf_reg[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LC_X20_Y3_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

-- Location: LC_X19_Y3_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\);

-- Location: LC_X19_Y3_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\);

-- Location: LC_X19_Y3_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\);

-- Location: LC_X19_Y3_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT\);

-- Location: LC_X19_Y3_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(4),
	datac => \auto_signaltap_0|~GND~combout\,
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(4),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\);

-- Location: LC_X19_Y3_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LC_X18_Y3_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LC_X19_Y3_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_bit\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella3~COUT\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_cella4~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|modulus_trigger\);

-- Location: LC_X18_Y4_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: LC_X16_Y5_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella0~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella1~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella2~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella3~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\);

-- Location: LC_X16_Y5_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella5~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella6~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7),
	cout0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT\,
	cout1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3\);

-- Location: LC_X16_Y5_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella8\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c3c3",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella4~COUT\,
	cin0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUT\,
	cin1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_cella7~COUTCOUT1_3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8));

-- Location: LC_X5_Y3_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1));

-- Location: LC_X5_Y3_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\);

-- Location: LC_X5_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\);

-- Location: LC_X5_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\);

-- Location: LC_X5_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\);

-- Location: LC_X4_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2));

-- Location: LC_X2_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\);

-- Location: LC_X2_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\);

-- Location: LC_X2_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\);

-- Location: LC_X2_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\);

-- Location: LC_X2_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3));

-- Location: LC_X2_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\);

-- Location: LC_X2_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\);

-- Location: LC_X2_Y10_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\);

-- Location: LC_X2_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\);

-- Location: LC_X2_Y4_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4));

-- Location: LC_X2_Y4_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\);

-- Location: LC_X2_Y4_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\);

-- Location: LC_X2_Y4_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\);

-- Location: LC_X10_Y6_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\);

-- Location: LC_X4_Y10_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \GEN_DATA_FX_MUX:0:DATA_FX_MUX_X|reg_num\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5));

-- Location: LC_X4_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\);

-- Location: LC_X4_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\);

-- Location: LC_X4_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\);

-- Location: LC_X4_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\);

-- Location: LC_X7_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_wr~combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6));

-- Location: LC_X7_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\);

-- Location: LC_X7_Y10_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\);

-- Location: LC_X7_Y10_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\);

-- Location: LC_X7_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\);

-- Location: LC_X7_Y9_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \Equal0~1_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7));

-- Location: LC_X7_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\);

-- Location: LC_X7_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\);

-- Location: LC_X7_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\);

-- Location: LC_X7_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\);

-- Location: LC_X25_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_addr~combout\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8));

-- Location: LC_X25_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\);

-- Location: LC_X26_Y7_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\);

-- Location: LC_X26_Y7_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\);

-- Location: LC_X26_Y7_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\);

-- Location: M4K_X13_Y6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 24,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	portbrewe => VCC,
	clk0 => \clk_fx~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	ena1 => \auto_hub|irf_reg[1][4]~regout\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LC_X26_Y5_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_addr~combout\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9));

-- Location: LC_X26_Y5_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\);

-- Location: LC_X26_Y5_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\);

-- Location: LC_X26_Y5_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\);

-- Location: LC_X26_Y5_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\);

-- Location: LC_X3_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_addr~combout\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10));

-- Location: LC_X2_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\);

-- Location: LC_X2_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\);

-- Location: LC_X2_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\);

-- Location: LC_X2_Y10_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\);

-- Location: LC_X5_Y4_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_addr~combout\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11));

-- Location: LC_X5_Y4_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\);

-- Location: LC_X18_Y3_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\);

-- Location: LC_X18_Y3_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\);

-- Location: LC_X18_Y3_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\);

-- Location: LC_X15_Y3_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_addr~combout\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12));

-- Location: LC_X18_Y3_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\);

-- Location: LC_X18_Y3_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\);

-- Location: LC_X18_Y3_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\);

-- Location: LC_X18_Y3_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\);

-- Location: LC_X8_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_addr~combout\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13));

-- Location: LC_X8_Y9_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\);

-- Location: LC_X12_Y5_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\);

-- Location: LC_X12_Y5_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\);

-- Location: LC_X12_Y5_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\);

-- Location: LC_X9_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data~combout\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14));

-- Location: LC_X8_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout\);

-- Location: LC_X8_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout\);

-- Location: LC_X8_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout\);

-- Location: LC_X8_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout\);

-- Location: LC_X19_Y2_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data~combout\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15));

-- Location: LC_X19_Y2_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout\);

-- Location: LC_X19_Y2_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout\);

-- Location: LC_X15_Y4_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout\);

-- Location: LC_X15_Y4_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout\);

-- Location: LC_X18_Y2_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data~combout\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16));

-- Location: LC_X18_Y2_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout\);

-- Location: LC_X18_Y2_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout\);

-- Location: LC_X18_Y2_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout\);

-- Location: LC_X18_Y3_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout\);

-- Location: LC_X12_Y8_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_data~combout\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17));

-- Location: LC_X12_Y8_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout\);

-- Location: LC_X15_Y8_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout\);

-- Location: LC_X15_Y8_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout\);

-- Location: LC_X15_Y8_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout\);

-- Location: M4K_X13_Y5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 24,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	portbrewe => VCC,
	clk0 => \clk_fx~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	ena1 => \auto_hub|irf_reg[1][4]~regout\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LC_X12_Y8_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data~combout\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18));

-- Location: LC_X12_Y8_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout\);

-- Location: LC_X12_Y8_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout\);

-- Location: LC_X12_Y8_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout\);

-- Location: LC_X12_Y8_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout\);

-- Location: LC_X8_Y7_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_data~combout\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19));

-- Location: LC_X8_Y7_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout\);

-- Location: LC_X8_Y7_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout\);

-- Location: LC_X8_Y7_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout\);

-- Location: LC_X8_Y7_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout\);

-- Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\auto_signaltap_0|acq_data_in[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(6),
	combout => \reg_data~combout\(6));

-- Location: LC_X8_Y12_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data~combout\(6),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20));

-- Location: LC_X8_Y12_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout\);

-- Location: LC_X8_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout\);

-- Location: LC_X8_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout\);

-- Location: LC_X8_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout\);

-- Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\auto_signaltap_0|acq_data_in[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_data(7),
	combout => \reg_data~combout\(7));

-- Location: LC_X19_Y4_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \reg_data~combout\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21));

-- Location: LC_X19_Y4_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout\);

-- Location: LC_X19_Y4_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout\);

-- Location: LC_X19_Y4_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout\);

-- Location: LC_X12_Y4_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout\);

-- Location: LC_X11_Y3_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \Equal50~1_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22));

-- Location: LC_X11_Y3_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout\);

-- Location: LC_X12_Y4_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout\);

-- Location: LC_X12_Y4_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout\);

-- Location: LC_X12_Y4_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout\);

-- Location: LC_X9_Y5_N8
\reg_data_decoder_en~0_wirecell\ : cyclone_lcell
-- Equation(s):
-- \reg_data_decoder_en~0_wirecell_combout\ = (((!\reg_data_decoder_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_data_decoder_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \reg_data_decoder_en~0_wirecell_combout\);

-- Location: LC_X7_Y5_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \reg_data_decoder_en~0_wirecell_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23));

-- Location: LC_X7_Y5_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout\);

-- Location: LC_X7_Y5_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout\);

-- Location: LC_X7_Y5_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout\);

-- Location: LC_X7_Y5_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout\);

-- Location: M4K_X13_Y4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 6,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 6,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 24,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	portbrewe => VCC,
	clk0 => \clk_fx~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	ena1 => \auto_hub|irf_reg[1][4]~regout\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y3_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: LC_X11_Y4_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LC_X11_Y4_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LC_X11_Y4_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LC_X15_Y5_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LC_X15_Y5_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: LC_X15_Y5_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LC_X15_Y5_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LC_X15_Y5_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LC_X15_Y5_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LC_X15_Y5_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LC_X15_Y5_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LC_X15_Y5_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LC_X15_Y5_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LC_X12_Y6_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LC_X12_Y6_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LC_X12_Y6_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LC_X12_Y6_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LC_X12_Y6_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LC_X12_Y6_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LC_X12_Y6_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LC_X12_Y6_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LC_X12_Y6_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LC_X12_Y6_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LC_X4_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LC_X4_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: LC_X4_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LC_X4_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: LC_X4_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LC_X4_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LC_X4_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LC_X4_Y11_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LC_X2_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LC_X3_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: LC_X2_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LC_X3_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: LC_X2_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LC_X2_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LC_X2_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LC_X2_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LC_X2_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LC_X2_Y11_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LC_X2_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LC_X2_Y11_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LC_X20_Y3_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LC_X21_Y3_N9
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LC_X25_Y3_N9
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

-- Location: LC_X21_Y3_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0333",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\);

-- Location: LC_X21_Y3_N5
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "152a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LC_X21_Y3_N7
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LC_X21_Y3_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LC_X21_Y3_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout\);

-- Location: LC_X21_Y3_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0102",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LC_X21_Y3_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout\);

-- Location: LC_X21_Y3_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "010a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LC_X21_Y3_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffda",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout\);

-- Location: LC_X20_Y3_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LC_X20_Y3_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout\);

-- Location: LC_X22_Y3_N9
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LC_X20_Y3_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LC_X20_Y3_N5
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LC_X20_Y3_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LC_X20_Y3_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	aclr => GND,
	sclr => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	sload => \auto_hub|shadow_jsm|state\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LC_X20_Y3_N7
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3101",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Mux3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	aclr => GND,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LC_X20_Y2_N5
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "d888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datad => \auto_hub|irf_reg[1][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: LC_X21_Y7_N7
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datab => \auto_hub|irf_reg[1][3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: LC_X24_Y8_N2
\auto_hub|tdo_bypass_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LC_X23_Y1_N2
\auto_hub|hub_info_reg|clear_signal\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LC_X24_Y1_N0
\auto_hub|hub_info_reg|Add0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Add0~0_combout\,
	cout0 => \auto_hub|hub_info_reg|Add0~2\,
	cout1 => \auto_hub|hub_info_reg|Add0~2COUT1_31\);

-- Location: LC_X24_Y1_N1
\auto_hub|hub_info_reg|Add0~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	cin0 => \auto_hub|hub_info_reg|Add0~2\,
	cin1 => \auto_hub|hub_info_reg|Add0~2COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Add0~15_combout\,
	cout0 => \auto_hub|hub_info_reg|Add0~17\,
	cout1 => \auto_hub|hub_info_reg|Add0~17COUT1_33\);

-- Location: LC_X24_Y1_N2
\auto_hub|hub_info_reg|Add0~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	cin0 => \auto_hub|hub_info_reg|Add0~17\,
	cin1 => \auto_hub|hub_info_reg|Add0~17COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Add0~5_combout\,
	cout0 => \auto_hub|hub_info_reg|Add0~7\,
	cout1 => \auto_hub|hub_info_reg|Add0~7COUT1_35\);

-- Location: LC_X23_Y1_N1
\auto_hub|hub_info_reg|word_counter~7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|word_counter~7_combout\);

-- Location: LC_X24_Y1_N7
\auto_hub|hub_info_reg|word_counter[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_info_reg|Add0~5_combout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	aclr => GND,
	ena => \auto_hub|hub_info_reg|word_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LC_X24_Y1_N3
\auto_hub|hub_info_reg|Add0~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	cin0 => \auto_hub|hub_info_reg|Add0~7\,
	cin1 => \auto_hub|hub_info_reg|Add0~7COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Add0~10_combout\,
	cout0 => \auto_hub|hub_info_reg|Add0~12\,
	cout1 => \auto_hub|hub_info_reg|Add0~12COUT1_37\);

-- Location: LC_X24_Y1_N5
\auto_hub|hub_info_reg|word_counter[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|hub_info_reg|Add0~10_combout\,
	aclr => GND,
	ena => \auto_hub|hub_info_reg|word_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LC_X24_Y1_N4
\auto_hub|hub_info_reg|Add0~20\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin0 => \auto_hub|hub_info_reg|Add0~12\,
	cin1 => \auto_hub|hub_info_reg|Add0~12COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Add0~20_combout\);

-- Location: LC_X25_Y1_N9
\auto_hub|hub_info_reg|Equal0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Equal0~0_combout\);

-- Location: LC_X24_Y1_N6
\auto_hub|hub_info_reg|word_counter[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1030",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|Add0~20_combout\,
	datad => \auto_hub|hub_info_reg|Equal0~0_combout\,
	aclr => GND,
	ena => \auto_hub|hub_info_reg|word_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LC_X24_Y1_N9
\auto_hub|hub_info_reg|word_counter[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "040c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|Add0~0_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|hub_info_reg|Equal0~0_combout\,
	aclr => GND,
	ena => \auto_hub|hub_info_reg|word_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LC_X24_Y1_N8
\auto_hub|hub_info_reg|word_counter[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|hub_info_reg|Add0~15_combout\,
	aclr => GND,
	ena => \auto_hub|hub_info_reg|word_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LC_X25_Y1_N1
\auto_hub|hub_info_reg|Mux2~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a222",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Mux2~0_combout\);

-- Location: LC_X25_Y1_N4
\auto_hub|hub_info_reg|Mux0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffd0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|Mux0~0_combout\);

-- Location: LC_X25_Y1_N3
\auto_hub|hub_info_reg|WORD_SR~7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|Mux0~0_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LC_X23_Y1_N3
\auto_hub|hub_info_reg|WORD_SR~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LC_X25_Y1_N7
\auto_hub|hub_info_reg|WORD_SR[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => GND,
	ena => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LC_X25_Y1_N8
\auto_hub|hub_info_reg|WORD_SR~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LC_X25_Y1_N0
\auto_hub|hub_info_reg|WORD_SR[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "50f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	aclr => GND,
	ena => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LC_X25_Y1_N6
\auto_hub|hub_info_reg|WORD_SR[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_info_reg|Mux2~0_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => GND,
	ena => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LC_X25_Y1_N5
\auto_hub|hub_info_reg|WORD_SR~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: LC_X25_Y1_N2
\auto_hub|hub_info_reg|WORD_SR[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|hub_info_reg|WORD_SR~2_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	aclr => GND,
	ena => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LC_X26_Y2_N2
\auto_hub|tdo~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo_bypass_reg~regout\,
	datab => \auto_hub|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|Equal6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LC_X26_Y2_N3
\auto_hub|tdo~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~4\,
	datac => \auto_hub|tdo~2_combout\,
	datad => \auto_hub|irsr_reg\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LC_X26_Y1_N7
\auto_hub|tdo~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|tdo~3_combout\,
	datac => \auto_hub|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|tdo~4_combout\);

-- Location: LC_X26_Y1_N8
\auto_hub|tdo\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "04fe",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|tdo~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|tdo~4_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LC_X26_Y4_N0
\auto_hub|tdo~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LC_X23_Y3_N0
\auto_hub|clr_reg~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LC_X21_Y5_N2
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: LC_X8_Y9_N0
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "870f",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk_fx~combout\,
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\);

-- Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\rdy_fx[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_RDY_FX_MUX:0:RDY_FX_MUX_X|Mux0~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rdy_fx(0));

-- Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\rdy_fx[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \GEN_RDY_FX_MUX:1:RDY_FX_MUX_X|Mux0~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rdy_fx(1));

-- Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reg_rd~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reg_rd);

-- Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


